Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Mon Sep 30 01:43:56 2024
| Host              : ratio running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_bus_skew -max_path 1 -delay_type min -sort_by_slack -file reports/report_bus_skew.txt
| Design            : shell_top_xilinx_u200_u250_mem_eth_dyn
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
32  325       [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       1.284      1.819
34  334       [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       1.221      1.882
35  338       [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       1.070      2.033
33  329       [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.805      2.298
5   200       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D}]]
                                                                              Fast              3.103       0.682      2.421
6   204       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D}]]
                                                                              Fast              3.103       0.573      2.530
7   209       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D}]]
                                                                              Fast              3.103       0.564      2.539
4   196       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]]
                                                                              Fast              3.103       0.520      2.583
1   183       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]]
                                                                              Fast              3.103       0.516      2.587
8   213       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D}]]
                                                                              Fast              3.103       0.514      2.589
3   192       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]]
                                                                              Fast              3.103       0.513      2.590
2   187       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]]
                                                                              Fast              3.103       0.444      2.659
25  291       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.400      2.703
30  313       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.391      2.712
27  300       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.385      2.718
21  273       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.343      2.760
23  282       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.341      2.762
26  295       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.334      2.769
24  286       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.332      2.771
22  277       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.325      2.778
20  268       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.315      2.788
12  232       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.311      2.792
19  264       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.310      2.793
17  255       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.300      2.803
37  347       [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.298      2.805
38  352       [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.269      2.834
18  259       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.269      2.834
28  304       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.267      2.836
43  449       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.262      2.841
31  318       [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.259      2.844
11  228       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.257      2.846
36  343       [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.254      2.849
44  453       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.253      2.850
40  373       [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.248      2.855
29  309       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.246      2.857
39  356       [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.230      2.873
13  237       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.416      3.584
14  241       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.406      3.594
9   219       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.285      3.715
15  246       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.277      3.723
42  384       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.274      3.726
41  380       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.247      3.753
10  223       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.240      3.760
16  250       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.208      3.792


2. Bus Skew Report Per Constraint
---------------------------------

Id: 32
set_bus_skew -from [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      w_xhip_pcie_user_clk  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                                                            Fast         1.284      1.819


Slack (MET) :             1.819ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.549ns
  Reference Relative Delay:   1.743ns
  Relative CRPR:              0.253ns
  Uncertainty:                0.046ns
  Inter-SLR Compensation:     0.297ns
  Actual Bus Skew:            1.284ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty + Inter-SLR Compensation)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.528     1.653    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X190Y506       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y506       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.693 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.282     1.975    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X188Y509       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.240     1.379    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X188Y509       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.379    
    SLICE_X188Y509       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.426    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.975    
                         clock arrival                          1.426    
  -------------------------------------------------------------------
                         relative delay                         0.549    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.717     1.856    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X190Y506       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y506       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.052     1.908 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=2, routed)           1.069     2.977    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLR Crossing[2->1]   
    SLICE_X184Y450       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.085     1.210    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X184Y450       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     1.210    
    SLICE_X184Y450       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.024     1.234    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.977    
                         clock arrival                          1.234    
  -------------------------------------------------------------------
                         relative delay                         1.743    



Id: 34
set_bus_skew -from [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      w_xhip_pcie_user_clk  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                                                                                                            Fast         1.221      1.882


Slack (MET) :             1.882ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.538ns
  Reference Relative Delay:   1.675ns
  Relative CRPR:              0.254ns
  Uncertainty:                0.046ns
  Inter-SLR Compensation:     0.292ns
  Actual Bus Skew:            1.221ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty + Inter-SLR Compensation)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.535     1.660    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X187Y496       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y496       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.699 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.278     1.977    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X188Y496       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.253     1.392    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X188Y496       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.392    
    SLICE_X188Y496       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.439    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.977    
                         clock arrival                          1.439    
  -------------------------------------------------------------------
                         relative delay                         0.538    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.729     1.868    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X187Y496       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y496       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.052     1.920 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/Q
                         net (fo=3, routed)           1.016     2.936    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[3]
    SLR Crossing[2->1]   
    SLICE_X178Y426       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.112     1.237    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X178Y426       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.237    
    SLICE_X178Y426       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     1.261    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.936    
                         clock arrival                          1.261    
  -------------------------------------------------------------------
                         relative delay                         1.675    



Id: 35
set_bus_skew -from [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Fast         1.070      2.033


Slack (MET) :             2.033ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.178ns
  Reference Relative Delay:   0.949ns
  Relative CRPR:              0.287ns
  Uncertainty:                0.046ns
  Inter-SLR Compensation:     0.184ns
  Actual Bus Skew:            1.070ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty + Inter-SLR Compensation)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.107     1.232    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X181Y430       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y430       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.272 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=6, routed)           0.439     1.711    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLR Crossing[1->2]   
    SLICE_X179Y495       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.703     1.842    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X179Y495       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.842    
    SLICE_X179Y495       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.889    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.711    
                         clock arrival                          1.889    
  -------------------------------------------------------------------
                         relative delay                        -0.178    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.247     1.386    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X181Y430       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y430       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.054     1.440 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           1.120     2.560    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLR Crossing[1->2]   
    SLICE_X166Y519       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.462     1.587    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X166Y519       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.587    
    SLICE_X166Y519       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     1.611    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.560    
                         clock arrival                          1.611    
  -------------------------------------------------------------------
                         relative delay                         0.949    



Id: 33
set_bus_skew -from [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                                                            Fast         0.805      2.298


Slack (MET) :             2.298ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.169ns
  Reference Relative Delay:   0.727ns
  Relative CRPR:              0.294ns
  Uncertainty:                0.046ns
  Inter-SLR Compensation:     0.157ns
  Actual Bus Skew:            0.805ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty + Inter-SLR Compensation)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.095     1.220    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X181Y442       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y442       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.260 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=6, routed)           0.443     1.703    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLR Crossing[1->2]   
    SLICE_X181Y510       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.686     1.825    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X181Y510       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.825    
    SLICE_X181Y510       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.872    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.703    
                         clock arrival                          1.872    
  -------------------------------------------------------------------
                         relative delay                        -0.169    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.233     1.372    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X181Y442       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y442       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.053     1.425 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.946     2.371    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLR Crossing[1->2]   
    SLICE_X181Y509       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.495     1.620    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X181Y509       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.620    
    SLICE_X181Y509       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.644    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.371    
                         clock arrival                          1.644    
  -------------------------------------------------------------------
                         relative delay                         0.727    



Id: 5
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Fast         0.682      2.421


Slack (MET) :             2.421ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.390ns
  Reference Relative Delay:   1.065ns
  Relative CRPR:              0.292ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.682ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.296     1.772    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.557     0.215 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.361    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.378 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.629     2.007    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X170Y573       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y573       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.046 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/Q
                         net (fo=2, routed)           0.149     2.195    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[7]
    SLICE_X170Y573       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.619     1.758    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X170Y573       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/C
                         clock pessimism              0.000     1.758    
    SLICE_X170Y573       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.805    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]
  -------------------------------------------------------------------
                         data arrival                           2.195    
                         clock arrival                          1.805    
  -------------------------------------------------------------------
                         relative delay                         0.390    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.453     2.077    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.877     0.200 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.366    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.385 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.823     2.208    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X172Y575       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y575       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     2.263 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=6, routed)           0.394     2.657    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X172Y574       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.443     1.568    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X172Y574       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.568    
    SLICE_X172Y574       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.024     1.592    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.657    
                         clock arrival                          1.592    
  -------------------------------------------------------------------
                         relative delay                         1.065    



Id: 6
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
                                                                                                            Fast         0.573      2.530


Slack (MET) :             2.530ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.495ns
  Reference Relative Delay:   0.104ns
  Relative CRPR:              0.325ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.573ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.438     1.563    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X172Y577       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y577       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.602 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/Q
                         net (fo=2, routed)           0.160     1.762    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[7]
    SLICE_X172Y577       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.453     2.077    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.877     0.200 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.366    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.385 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.825     2.210    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X172Y577       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/C
                         clock pessimism              0.000     2.210    
    SLICE_X172Y577       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.257    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]
  -------------------------------------------------------------------
                         data arrival                           1.762    
                         clock arrival                          2.257    
  -------------------------------------------------------------------
                         relative delay                        -0.495    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.626     1.765    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X172Y578       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y578       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.052     1.817 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/Q
                         net (fo=5, routed)           0.329     2.146    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[4]
    SLICE_X169Y577       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.296     1.772    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.557     0.215 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.361    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.378 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.640     2.018    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X169Y577       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/C
                         clock pessimism              0.000     2.018    
    SLICE_X169Y577       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.024     2.042    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.146    
                         clock arrival                          2.042    
  -------------------------------------------------------------------
                         relative delay                         0.104    



Id: 7
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 7

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D
                                                                                                            Fast         0.564      2.539


Slack (MET) :             2.539ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.562ns
  Reference Relative Delay:   0.067ns
  Relative CRPR:              0.363ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.564ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.464     1.589    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X162Y625       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y625       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.629 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=6, routed)           0.086     1.715    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X163Y624       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.453     2.077    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.877     0.200 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.366    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.385 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.845     2.230    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X163Y624       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.230    
    SLICE_X163Y624       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.277    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.715    
                         clock arrival                          2.277    
  -------------------------------------------------------------------
                         relative delay                        -0.562    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.651     1.790    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X162Y623       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y623       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.841 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/Q
                         net (fo=3, routed)           0.274     2.115    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[5]
    SLICE_X162Y623       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.296     1.772    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.557     0.215 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.361    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.378 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.646     2.024    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X162Y623       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/C
                         clock pessimism              0.000     2.024    
    SLICE_X162Y623       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.024     2.048    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]
  -------------------------------------------------------------------
                         data arrival                           2.115    
                         clock arrival                          2.048    
  -------------------------------------------------------------------
                         relative delay                         0.067    



Id: 4
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Fast         0.520      2.583


Slack (MET) :             2.583ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.454ns
  Reference Relative Delay:   0.109ns
  Relative CRPR:              0.342ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.520ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.467     1.592    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/wrclk
    SLICE_X169Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y629       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.632 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.182     1.814    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X169Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.453     2.077    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.877     0.200 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.366    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.385 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.836     2.221    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X169Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     2.221    
    SLICE_X169Y629       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.268    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           1.814    
                         clock arrival                          2.268    
  -------------------------------------------------------------------
                         relative delay                        -0.454    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.650     1.789    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/wrclk
    SLICE_X169Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y629       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.052     1.841 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           0.316     2.157    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X171Y630       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.296     1.772    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.557     0.215 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.361    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.378 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.646     2.024    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X171Y630       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.024    
    SLICE_X171Y630       FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.024     2.048    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.157    
                         clock arrival                          2.048    
  -------------------------------------------------------------------
                         relative delay                         0.109    



Id: 1
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                                                                                                            Fast         0.516      2.587


Slack (MET) :             2.587ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.315ns
  Reference Relative Delay:   0.875ns
  Relative CRPR:              0.343ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.516ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.296     1.772    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.557     0.215 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.361    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.378 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.652     2.030    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X171Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y607       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.069 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=5, routed)           0.086     2.155    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X170Y606       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.654     1.793    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X170Y606       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.793    
    SLICE_X170Y606       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.840    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.155    
                         clock arrival                          1.840    
  -------------------------------------------------------------------
                         relative delay                         0.315    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.453     2.077    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.877     0.200 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.366    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.385 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.848     2.233    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X171Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y607       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.052     2.285 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/Q
                         net (fo=2, routed)           0.223     2.508    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[3]
    SLICE_X171Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.484     1.609    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X171Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.609    
    SLICE_X171Y607       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.024     1.633    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.508    
                         clock arrival                          1.633    
  -------------------------------------------------------------------
                         relative delay                         0.875    



Id: 8
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 7

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
                                                                                                            Fast         0.514      2.589


Slack (MET) :             2.589ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.364ns
  Reference Relative Delay:   0.877ns
  Relative CRPR:              0.298ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.514ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.296     1.772    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.557     0.215 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.361    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.378 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.634     2.012    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X160Y630       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y630       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.051 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/Q
                         net (fo=2, routed)           0.131     2.182    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[6]
    SLICE_X160Y630       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.632     1.771    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X160Y630       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/C
                         clock pessimism              0.000     1.771    
    SLICE_X160Y630       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.818    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]
  -------------------------------------------------------------------
                         data arrival                           2.182    
                         clock arrival                          1.818    
  -------------------------------------------------------------------
                         relative delay                         0.364    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.453     2.077    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.877     0.200 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.366    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.385 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.836     2.221    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X160Y628       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y628       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.052     2.273 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/Q
                         net (fo=4, routed)           0.220     2.493    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[4]
    SLICE_X159Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.467     1.592    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X159Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/C
                         clock pessimism              0.000     1.592    
    SLICE_X159Y629       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     1.616    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.493    
                         clock arrival                          1.616    
  -------------------------------------------------------------------
                         relative delay                         0.877    



Id: 3
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.513      2.590


Slack (MET) :             2.590ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.404ns
  Reference Relative Delay:   0.995ns
  Relative CRPR:              0.376ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.513ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.296     1.772    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.557     0.215 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.361    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.378 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.649     2.027    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X173Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y629       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.066 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=5, routed)           0.185     2.251    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X173Y628       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.661     1.800    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/wrclk
    SLICE_X173Y628       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.800    
    SLICE_X173Y628       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.847    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.251    
                         clock arrival                          1.847    
  -------------------------------------------------------------------
                         relative delay                         0.404    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.453     2.077    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.877     0.200 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.366    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.385 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.845     2.230    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X173Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y629       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.053     2.283 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=3, routed)           0.322     2.605    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X173Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.461     1.586    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/wrclk
    SLICE_X173Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.586    
    SLICE_X173Y629       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.610    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.605    
                         clock arrival                          1.610    
  -------------------------------------------------------------------
                         relative delay                         0.995    



Id: 2
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Fast         0.444      2.659


Slack (MET) :             2.659ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.505ns
  Reference Relative Delay:   0.014ns
  Relative CRPR:              0.374ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.444ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.471     1.596    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X170Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y607       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.636 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=2, routed)           0.147     1.783    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X170Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.453     2.077    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.877     0.200 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.366    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.385 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.856     2.241    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X170Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     2.241    
    SLICE_X170Y607       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.288    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           1.783    
                         clock arrival                          2.288    
  -------------------------------------------------------------------
                         relative delay                        -0.505    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.654     1.793    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X170Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y607       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.052     1.845 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=4, routed)           0.227     2.072    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X170Y608       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.296     1.772    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.557     0.215 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.361    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.378 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.656     2.034    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X170Y608       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.034    
    SLICE_X170Y608       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.024     2.058    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.072    
                         clock arrival                          2.058    
  -------------------------------------------------------------------
                         relative delay                         0.014    



Id: 25
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2
                      CLKOUT0               g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.400      2.703


Slack (MET) :             2.703ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.382ns
  Reference Relative Delay:   0.245ns
  Relative CRPR:              0.362ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.400ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        1.352     1.477    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[2->1]   
    SLICE_X173Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y466       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.517 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.064     1.581    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X173Y465       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.706     1.916    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X173Y465       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.916    
    SLICE_X173Y465       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.963    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.581    
                         clock arrival                          1.963    
  -------------------------------------------------------------------
                         relative delay                        -0.382    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        1.531     1.670    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[2->1]   
    SLICE_X173Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y466       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.054     1.724 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.262     1.986    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X173Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.517     1.717    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X173Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.717    
    SLICE_X173Y466       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     1.741    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.986    
                         clock arrival                          1.741    
  -------------------------------------------------------------------
                         relative delay                         0.245    



Id: 30
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Fast         0.391      2.712


Slack (MET) :             2.712ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.296ns
  Reference Relative Delay:   1.136ns
  Relative CRPR:              0.495ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.391ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.450     1.926    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X152Y595       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y595       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.965 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.119     2.084    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X152Y596       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.602     1.741    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X152Y596       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.741    
    SLICE_X152Y596       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.788    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.084    
                         clock arrival                          1.788    
  -------------------------------------------------------------------
                         relative delay                         0.296    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.629     2.253    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X152Y595       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y595       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.052     2.305 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.399     2.704    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X152Y595       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.419     1.544    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X152Y595       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.544    
    SLICE_X152Y595       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.024     1.568    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.704    
                         clock arrival                          1.568    
  -------------------------------------------------------------------
                         relative delay                         1.136    



Id: 27
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1
                      CLKOUT0               g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         0.385      2.718


Slack (MET) :             2.718ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.482ns
  Reference Relative Delay:   0.032ns
  Relative CRPR:              0.263ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.385ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.192     1.317    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X179Y540       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y540       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.356 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.127     1.483    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X179Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.708     1.918    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X179Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.918    
    SLICE_X179Y532       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.965    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.483    
                         clock arrival                          1.965    
  -------------------------------------------------------------------
                         relative delay                        -0.482    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.351     1.490    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X179Y540       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y540       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.051     1.541 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.273     1.814    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X179Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.558     1.758    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X179Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.758    
    SLICE_X179Y541       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     1.782    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.814    
                         clock arrival                          1.782    
  -------------------------------------------------------------------
                         relative delay                         0.032    



Id: 21
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1
                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.343      2.760


Slack (MET) :             2.760ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.343ns
  Reference Relative Delay:   0.874ns
  Relative CRPR:              0.322ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.343ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.597     1.797    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X204Y607       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y607       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.837 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.097     1.934    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X202Y605       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.405     1.544    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X202Y605       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.544    
    SLICE_X202Y605       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.591    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.934    
                         clock arrival                          1.591    
  -------------------------------------------------------------------
                         relative delay                         0.343    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.788     1.998    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X204Y607       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y607       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.054     2.052 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.210     2.262    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X204Y607       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.239     1.364    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X204Y607       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.364    
    SLICE_X204Y607       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     1.388    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.262    
                         clock arrival                          1.388    
  -------------------------------------------------------------------
                         relative delay                         0.874    



Id: 23
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      CLKOUT0               g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.341      2.762


Slack (MET) :             2.762ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.206ns
  Reference Relative Delay:   0.336ns
  Relative CRPR:              0.335ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.341ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.463     1.588    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X172Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y533       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.628 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.088     1.716    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X173Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.665     1.875    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X173Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.875    
    SLICE_X173Y532       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.922    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.716    
                         clock arrival                          1.922    
  -------------------------------------------------------------------
                         relative delay                        -0.206    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.649     1.788    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X172Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y533       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.054     1.842 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.205     2.047    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X172Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.487     1.687    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X172Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.687    
    SLICE_X172Y533       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     1.711    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.047    
                         clock arrival                          1.711    
  -------------------------------------------------------------------
                         relative delay                         0.336    



Id: 26
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2
                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Fast         0.334      2.769


Slack (MET) :             2.769ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.164ns
  Reference Relative Delay:   0.729ns
  Relative CRPR:              0.365ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.334ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.516     1.716    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X172Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y466       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.756 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.126     1.882    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X172Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        1.532     1.671    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[2->1]   
    SLICE_X172Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.671    
    SLICE_X172Y466       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.718    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.882    
                         clock arrival                          1.718    
  -------------------------------------------------------------------
                         relative delay                         0.164    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.702     1.912    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X172Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y466       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.054     1.966 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.272     2.238    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X172Y467       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        1.360     1.485    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[2->1]   
    SLICE_X172Y467       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.485    
    SLICE_X172Y467       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.509    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.238    
                         clock arrival                          1.509    
  -------------------------------------------------------------------
                         relative delay                         0.729    



Id: 24
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Fast         0.332      2.771


Slack (MET) :             2.771ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.056ns
  Reference Relative Delay:   0.624ns
  Relative CRPR:              0.370ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.332ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.481     1.681    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X174Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y533       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.721 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.179     1.900    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X174Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.658     1.797    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X174Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.797    
    SLICE_X174Y533       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.844    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.900    
                         clock arrival                          1.844    
  -------------------------------------------------------------------
                         relative delay                         0.056    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.658     1.868    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X174Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y533       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.052     1.920 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.319     2.239    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X173Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.466     1.591    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X173Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.591    
    SLICE_X173Y533       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.615    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.239    
                         clock arrival                          1.615    
  -------------------------------------------------------------------
                         relative delay                         0.624    



Id: 22
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1
                      CLKOUT0               g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Fast         0.325      2.778


Slack (MET) :             2.778ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.482ns
  Reference Relative Delay:   0.032ns
  Relative CRPR:              0.323ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.325ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.238     1.363    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X197Y601       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y601       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.402 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.164     1.566    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X197Y601       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.791     2.001    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X197Y601       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.001    
    SLICE_X197Y601       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.048    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.566    
                         clock arrival                          2.048    
  -------------------------------------------------------------------
                         relative delay                        -0.482    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.402     1.541    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X197Y601       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y601       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.051     1.592 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.258     1.850    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X191Y601       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.594     1.794    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X191Y601       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.794    
    SLICE_X191Y601       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     1.818    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.850    
                         clock arrival                          1.818    
  -------------------------------------------------------------------
                         relative delay                         0.032    



Id: 20
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2
                      CLKOUT0               g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Fast         0.315      2.788


Slack (MET) :             2.788ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.390ns
  Reference Relative Delay:   0.125ns
  Relative CRPR:              0.334ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.315ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        1.320     1.445    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[2->1]   
    SLICE_X178Y470       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y470       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.485 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.138     1.623    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X180Y471       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.756     1.966    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X180Y471       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.966    
    SLICE_X180Y471       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.013    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.623    
                         clock arrival                          2.013    
  -------------------------------------------------------------------
                         relative delay                        -0.390    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        1.495     1.634    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[2->1]   
    SLICE_X178Y470       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y470       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.053     1.687 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.210     1.897    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X178Y470       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.548     1.748    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X178Y470       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.748    
    SLICE_X178Y470       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.772    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.897    
                         clock arrival                          1.772    
  -------------------------------------------------------------------
                         relative delay                         0.125    



Id: 12
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      CLKOUT0               g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Fast         0.311      2.792


Slack (MET) :             2.792ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.183ns
  Reference Relative Delay:   0.368ns
  Relative CRPR:              0.374ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.311ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.446     1.571    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X170Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y541       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.611 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.162     1.773    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X170Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.699     1.909    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X170Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.909    
    SLICE_X170Y541       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.956    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.773    
                         clock arrival                          1.956    
  -------------------------------------------------------------------
                         relative delay                        -0.183    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.627     1.766    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X170Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y541       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.054     1.820 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.289     2.109    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X170Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.517     1.717    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X170Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.717    
    SLICE_X170Y541       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     1.741    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.109    
                         clock arrival                          1.741    
  -------------------------------------------------------------------
                         relative delay                         0.368    



Id: 19
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2
                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         0.310      2.793


Slack (MET) :             2.793ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.238ns
  Reference Relative Delay:   0.777ns
  Relative CRPR:              0.363ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.310ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.551     1.751    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X178Y471       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y471       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.791 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.124     1.915    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X178Y471       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        1.491     1.630    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[2->1]   
    SLICE_X178Y471       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.630    
    SLICE_X178Y471       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.677    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.915    
                         clock arrival                          1.677    
  -------------------------------------------------------------------
                         relative delay                         0.238    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.740     1.950    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X178Y471       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y471       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.054     2.004 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.246     2.250    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X178Y472       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        1.324     1.449    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[2->1]   
    SLICE_X178Y472       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.449    
    SLICE_X178Y472       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     1.473    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.250    
                         clock arrival                          1.473    
  -------------------------------------------------------------------
                         relative delay                         0.777    



Id: 17
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         0.300      2.803


Slack (MET) :             2.803ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.286ns
  Reference Relative Delay:   0.976ns
  Relative CRPR:              0.435ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.300ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.472     1.948    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X153Y600       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y600       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.988 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.109     2.097    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X153Y600       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.625     1.764    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X153Y600       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.764    
    SLICE_X153Y600       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.811    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.097    
                         clock arrival                          1.811    
  -------------------------------------------------------------------
                         relative delay                         0.286    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.657     2.281    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X153Y600       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y600       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.054     2.335 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.211     2.546    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X153Y599       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.421     1.546    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X153Y599       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.546    
    SLICE_X153Y599       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.570    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.546    
                         clock arrival                          1.570    
  -------------------------------------------------------------------
                         relative delay                         0.976    



Id: 37
set_bus_skew -from [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      w_xhip_pcie_user_clk  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                                                            Fast         0.298      2.805


Slack (MET) :             2.805ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.325ns
  Reference Relative Delay:   0.912ns
  Relative CRPR:              0.336ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.298ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.525     1.650    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X189Y500       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y500       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.691 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=5, routed)           0.077     1.768    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X190Y501       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.257     1.396    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X190Y501       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.396    
    SLICE_X190Y501       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.443    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.768    
                         clock arrival                          1.443    
  -------------------------------------------------------------------
                         relative delay                         0.325    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.717     1.856    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X189Y500       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y500       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.054     1.910 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.267     2.177    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X189Y500       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.116     1.241    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X189Y500       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.241    
    SLICE_X189Y500       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     1.265    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.177    
                         clock arrival                          1.265    
  -------------------------------------------------------------------
                         relative delay                         0.912    



Id: 38
set_bus_skew -from [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.269      2.834


Slack (MET) :             2.834ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.598ns
  Reference Relative Delay:  -0.072ns
  Relative CRPR:              0.304ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.269ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.096     1.221    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X198Y483       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y483       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.262 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.060     1.322    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X198Y484       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.734     1.873    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X198Y484       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.873    
    SLICE_X198Y484       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.920    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.322    
                         clock arrival                          1.920    
  -------------------------------------------------------------------
                         relative delay                        -0.598    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.235     1.374    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X198Y483       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y483       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.052     1.426 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=4, routed)           0.188     1.614    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X199Y483       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.537     1.662    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X199Y483       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.662    
    SLICE_X199Y483       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.686    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.614    
                         clock arrival                          1.686    
  -------------------------------------------------------------------
                         relative delay                        -0.072    



Id: 18
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      user_clk_p            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Fast         0.269      2.834


Slack (MET) :             2.834ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.648ns
  Reference Relative Delay:   0.077ns
  Relative CRPR:              0.502ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.269ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.447     1.572    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X153Y602       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y602       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.612 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.064     1.676    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X153Y601       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.653     2.277    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X153Y601       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.277    
    SLICE_X153Y601       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.324    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.676    
                         clock arrival                          2.324    
  -------------------------------------------------------------------
                         relative delay                        -0.648    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.629     1.768    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X153Y602       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y602       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.054     1.822 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.220     2.042    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X153Y602       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.465     1.941    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X153Y602       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.941    
    SLICE_X153Y602       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     1.965    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.042    
                         clock arrival                          1.965    
  -------------------------------------------------------------------
                         relative delay                         0.077    



Id: 28
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1
                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Fast         0.267      2.836


Slack (MET) :             2.836ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.322ns
  Reference Relative Delay:   0.798ns
  Relative CRPR:              0.343ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.267ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.519     1.719    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X178Y518       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y518       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.759 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.102     1.861    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X178Y518       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.353     1.492    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X178Y518       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.492    
    SLICE_X178Y518       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.539    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.861    
                         clock arrival                          1.539    
  -------------------------------------------------------------------
                         relative delay                         0.322    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.700     1.910    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X178Y518       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y518       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.053     1.963 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.180     2.143    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X178Y519       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.196     1.321    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X178Y519       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.321    
    SLICE_X178Y519       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.345    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.143    
                         clock arrival                          1.345    
  -------------------------------------------------------------------
                         relative delay                         0.798    



Id: 43
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42
                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                                                                                                            Fast         0.262      2.841


Slack (MET) :             2.841ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.672ns
  Reference Relative Delay:   1.215ns
  Relative CRPR:              0.327ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.262ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.621     1.746    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X224Y635       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y635       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.785 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.058     1.843    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X224Y636       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42
    BUFG_GT_X1Y271       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         0.985     1.124    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X224Y636       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.124    
    SLICE_X224Y636       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.171    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.843    
                         clock arrival                          1.171    
  -------------------------------------------------------------------
                         relative delay                         0.672    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.821     1.960    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X224Y635       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y635       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.053     2.013 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/Q
                         net (fo=3, routed)           0.210     2.223    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[3]
    SLICE_X224Y635       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42
    BUFG_GT_X1Y271       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         0.858     0.984    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X224Y635       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/C
                         clock pessimism              0.000     0.984    
    SLICE_X224Y635       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.008    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.223    
                         clock arrival                          1.008    
  -------------------------------------------------------------------
                         relative delay                         1.215    



Id: 31
set_bus_skew -from [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1
                                            template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                            template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         0.259      2.844


Slack (MET) :             2.844ns  (requirement - actual skew)
  Endpoint Source:        template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Reference Source:       template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.199ns
  Reference Relative Delay:   0.309ns
  Relative CRPR:              0.296ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.259ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.110     1.235    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X190Y490       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y490       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.274 r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=2, routed)           0.099     1.373    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLICE_X190Y490       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.386     1.525    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X190Y490       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     1.525    
    SLICE_X190Y490       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.572    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           1.373    
                         clock arrival                          1.572    
  -------------------------------------------------------------------
                         relative delay                        -0.199    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.261     1.400    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X190Y494       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y494       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.053     1.453 r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.227     1.680    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X190Y492       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.222     1.347    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X190Y492       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.347    
    SLICE_X190Y492       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.371    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.680    
                         clock arrival                          1.371    
  -------------------------------------------------------------------
                         relative delay                         0.309    



Id: 11
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.257      2.846


Slack (MET) :             2.846ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.053ns
  Reference Relative Delay:   0.537ns
  Relative CRPR:              0.361ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.257ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.510     1.710    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X172Y540       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y540       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.750 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.124     1.874    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X172Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.635     1.774    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X172Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.774    
    SLICE_X172Y541       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.821    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.874    
                         clock arrival                          1.821    
  -------------------------------------------------------------------
                         relative delay                         0.053    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.691     1.901    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X172Y540       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y540       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.053     1.954 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.178     2.132    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X172Y540       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.446     1.571    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X172Y540       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.571    
    SLICE_X172Y540       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.595    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.132    
                         clock arrival                          1.595    
  -------------------------------------------------------------------
                         relative delay                         0.537    



Id: 36
set_bus_skew -from [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Fast         0.254      2.849


Slack (MET) :             2.849ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.522ns
  Reference Relative Delay:   0.023ns
  Relative CRPR:              0.337ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.254ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.112     1.237    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X190Y502       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y502       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.276 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.116     1.392    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X190Y503       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.728     1.867    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X190Y503       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.867    
    SLICE_X190Y503       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.914    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.392    
                         clock arrival                          1.914    
  -------------------------------------------------------------------
                         relative delay                        -0.522    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.252     1.391    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X189Y502       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y502       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.446 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.260     1.706    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X189Y503       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.534     1.659    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X189Y503       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.659    
    SLICE_X189Y503       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.683    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.706    
                         clock arrival                          1.683    
  -------------------------------------------------------------------
                         relative delay                         0.023    



Id: 44
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42
                      gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                                                            Fast         0.253      2.850


Slack (MET) :             2.850ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.872ns
  Reference Relative Delay:  -0.373ns
  Relative CRPR:              0.292ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.253ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42
    BUFG_GT_X1Y271       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         0.843     0.969    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X216Y635       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y635       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.008 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           0.103     1.111    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X217Y633       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.797     1.936    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X217Y633       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.936    
    SLICE_X217Y633       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.983    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.111    
                         clock arrival                          1.983    
  -------------------------------------------------------------------
                         relative delay                        -0.872    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42
    BUFG_GT_X1Y271       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         0.965     1.104    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X216Y635       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y635       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.052     1.156 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.206     1.362    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X216Y633       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.586     1.711    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X216Y633       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.711    
    SLICE_X216Y633       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     1.735    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           1.362    
                         clock arrival                          1.735    
  -------------------------------------------------------------------
                         relative delay                        -0.373    



Id: 40
set_bus_skew -from [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                                                            Fast         0.248      2.855


Slack (MET) :             2.855ns  (requirement - actual skew)
  Endpoint Source:        template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.574ns
  Reference Relative Delay:  -0.035ns
  Relative CRPR:              0.337ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.248ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.111     1.236    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X189Y497       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y497       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.277 r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.061     1.338    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X189Y498       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.726     1.865    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X189Y498       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.865    
    SLICE_X189Y498       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.912    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.338    
                         clock arrival                          1.912    
  -------------------------------------------------------------------
                         relative delay                        -0.574    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.251     1.390    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X189Y497       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y497       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.052     1.442 r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=2, routed)           0.205     1.647    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLICE_X189Y497       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.533     1.658    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X189Y497       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     1.658    
    SLICE_X189Y497       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     1.682    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           1.647    
                         clock arrival                          1.682    
  -------------------------------------------------------------------
                         relative delay                        -0.035    



Id: 29
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      user_clk_p            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Fast         0.246      2.857


Slack (MET) :             2.857ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.616ns
  Reference Relative Delay:   0.091ns
  Relative CRPR:              0.506ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.246ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.418     1.543    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X151Y594       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y594       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.583 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.102     1.685    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X151Y594       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.630     2.254    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X151Y594       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.254    
    SLICE_X151Y594       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.301    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.685    
                         clock arrival                          2.301    
  -------------------------------------------------------------------
                         relative delay                        -0.616    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.596     1.735    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X151Y594       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y594       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.054     1.789 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.253     2.042    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X151Y594       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.451     1.927    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X151Y594       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.927    
    SLICE_X151Y594       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     1.951    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.042    
                         clock arrival                          1.951    
  -------------------------------------------------------------------
                         relative delay                         0.091    



Id: 39
set_bus_skew -from [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      w_xhip_pcie_user_clk  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                                                            Fast         0.230      2.873


Slack (MET) :             2.873ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.396ns
  Reference Relative Delay:   0.890ns
  Relative CRPR:              0.310ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.230ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.541     1.666    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X196Y482       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y482       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.707 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=5, routed)           0.125     1.832    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X195Y481       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.250     1.389    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X195Y481       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.389    
    SLICE_X195Y481       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.436    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.832    
                         clock arrival                          1.436    
  -------------------------------------------------------------------
                         relative delay                         0.396    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.737     1.876    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X196Y482       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y482       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.053     1.929 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.212     2.141    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X196Y482       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.102     1.227    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X196Y482       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.227    
    SLICE_X196Y482       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.024     1.251    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.141    
                         clock arrival                          1.251    
  -------------------------------------------------------------------
                         relative delay                         0.890    



Id: 13
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  CLKOUT0               inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.416      3.584


Slack (MET) :             3.584ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -0.705ns
  Reference Relative Delay:  -0.086ns
  Relative CRPR:              0.337ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.416ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.062     1.187    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X185Y412       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y412       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.227 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.107     1.334    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X185Y412       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.782     1.992    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X185Y412       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.992    
    SLICE_X185Y412       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.039    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.334    
                         clock arrival                          2.039    
  -------------------------------------------------------------------
                         relative delay                        -0.705    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.193     1.332    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X185Y412       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y412       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.054     1.386 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.339     1.725    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X185Y412       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.587     1.787    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X185Y412       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.787    
    SLICE_X185Y412       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     1.811    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.725    
                         clock arrival                          1.811    
  -------------------------------------------------------------------
                         relative delay                        -0.086    



Id: 14
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Fast         0.406      3.594


Slack (MET) :             3.594ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    0.579ns
  Reference Relative Delay:   1.179ns
  Relative CRPR:              0.328ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.406ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.589     1.789    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X186Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y413       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.828 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.138     1.966    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X186Y411       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.201     1.340    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X186Y411       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.340    
    SLICE_X186Y411       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.387    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.966    
                         clock arrival                          1.387    
  -------------------------------------------------------------------
                         relative delay                         0.579    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.786     1.996    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X186Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y413       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.052     2.048 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.343     2.391    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X186Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.063     1.188    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X186Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.188    
    SLICE_X186Y413       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.024     1.212    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.391    
                         clock arrival                          1.212    
  -------------------------------------------------------------------
                         relative delay                         1.179    



Id: 9
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Fast         0.285      3.715


Slack (MET) :             3.715ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    0.540ns
  Reference Relative Delay:   1.230ns
  Relative CRPR:              0.450ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.285ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.410     1.886    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X167Y448       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y448       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.925 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.091     2.016    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X167Y446       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.290     1.429    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X167Y446       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.429    
    SLICE_X167Y446       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.476    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.016    
                         clock arrival                          1.476    
  -------------------------------------------------------------------
                         relative delay                         0.540    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.582     2.206    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X167Y448       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y448       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.053     2.259 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.253     2.512    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X167Y448       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.133     1.258    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X167Y448       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.258    
    SLICE_X167Y448       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.024     1.282    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.512    
                         clock arrival                          1.282    
  -------------------------------------------------------------------
                         relative delay                         1.230    



Id: 15
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  user_clk_p            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.277      3.723


Slack (MET) :             3.723ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -0.896ns
  Reference Relative Delay:  -0.198ns
  Relative CRPR:              0.466ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.277ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.134     1.259    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X159Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y413       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.299 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.080     1.379    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X159Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.604     2.228    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X159Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.228    
    SLICE_X159Y413       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.275    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.379    
                         clock arrival                          2.275    
  -------------------------------------------------------------------
                         relative delay                        -0.896    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.274     1.413    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X159Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y413       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.054     1.467 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.262     1.729    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X159Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.427     1.903    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X159Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.903    
    SLICE_X159Y413       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     1.927    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.729    
                         clock arrival                          1.927    
  -------------------------------------------------------------------
                         relative delay                        -0.198    



Id: 42
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  CLKOUT0               inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Fast         0.274      3.726


Slack (MET) :             3.726ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -0.514ns
  Reference Relative Delay:  -0.050ns
  Relative CRPR:              0.324ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.274ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.133     1.258    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X172Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y442       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.298 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.141     1.439    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X172Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.696     1.906    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X172Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.906    
    SLICE_X172Y442       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.953    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.439    
                         clock arrival                          1.953    
  -------------------------------------------------------------------
                         relative delay                        -0.514    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.273     1.412    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X172Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y442       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.052     1.464 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.217     1.681    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X172Y443       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.507     1.707    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X172Y443       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.707    
    SLICE_X172Y443       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.731    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.681    
                         clock arrival                          1.731    
  -------------------------------------------------------------------
                         relative delay                        -0.050    



Id: 41
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.247      3.753


Slack (MET) :             3.753ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    0.393ns
  Reference Relative Delay:   0.831ns
  Relative CRPR:              0.325ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.247ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.513     1.713    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X173Y444       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y444       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.753 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.102     1.855    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X173Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.276     1.415    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X173Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.415    
    SLICE_X173Y442       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.462    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.855    
                         clock arrival                          1.462    
  -------------------------------------------------------------------
                         relative delay                         0.393    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.698     1.908    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X173Y444       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y444       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.053     1.961 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.145     2.106    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X173Y444       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.126     1.251    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X173Y444       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.251    
    SLICE_X173Y444       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.275    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.106    
                         clock arrival                          1.275    
  -------------------------------------------------------------------
                         relative delay                         0.831    



Id: 10
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  user_clk_p            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Fast         0.240      3.760


Slack (MET) :             3.760ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -0.790ns
  Reference Relative Delay:  -0.179ns
  Relative CRPR:              0.417ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.240ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.133     1.258    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X167Y449       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y449       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.297 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.163     1.460    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X165Y450       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.579     2.203    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X165Y450       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.203    
    SLICE_X165Y450       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.250    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.460    
                         clock arrival                          2.250    
  -------------------------------------------------------------------
                         relative delay                        -0.790    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.274     1.413    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X167Y449       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y449       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.052     1.465 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.266     1.731    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X167Y449       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.410     1.886    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X167Y449       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.886    
    SLICE_X167Y449       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     1.910    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.731    
                         clock arrival                          1.910    
  -------------------------------------------------------------------
                         relative delay                        -0.179    



Id: 16
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Fast         0.208      3.792


Slack (MET) :             3.792ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    0.568ns
  Reference Relative Delay:   1.182ns
  Relative CRPR:              0.452ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.208ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.428     1.904    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X160Y414       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y414       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.944 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.088     2.032    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X160Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.278     1.417    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X160Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.417    
    SLICE_X160Y413       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.464    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.032    
                         clock arrival                          1.464    
  -------------------------------------------------------------------
                         relative delay                         0.568    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.604     2.228    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X160Y414       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y414       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.053     2.281 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.178     2.459    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X160Y414       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.128     1.253    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X160Y414       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.253    
    SLICE_X160Y414       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.277    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.459    
                         clock arrival                          1.277    
  -------------------------------------------------------------------
                         relative delay                         1.182    



Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Mon Sep 30 01:44:13 2024
| Host              : ratio running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_bus_skew -max_path 1 -delay_type max -sort_by_slack -file reports/report_bus_skew.txt -append
| Design            : shell_top_xilinx_u200_u250_mem_eth_dyn
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
32  325       [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       1.284      1.819
34  334       [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       1.221      1.882
35  338       [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       1.070      2.033
33  329       [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.805      2.298
5   200       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D}]]
                                                                              Fast              3.103       0.682      2.421
6   204       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D}]]
                                                                              Fast              3.103       0.573      2.530
7   209       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D}]]
                                                                              Fast              3.103       0.564      2.539
4   196       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]]
                                                                              Fast              3.103       0.520      2.583
1   183       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]]
                                                                              Fast              3.103       0.516      2.587
8   213       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D}]]
                                                                              Fast              3.103       0.514      2.589
3   192       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]]
                                                                              Fast              3.103       0.513      2.590
2   187       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]]
                                                                              Fast              3.103       0.444      2.659
25  291       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.400      2.703
30  313       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.391      2.712
27  300       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.385      2.718
21  273       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.343      2.760
23  282       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.341      2.762
26  295       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.334      2.769
24  286       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.332      2.771
22  277       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.325      2.778
20  268       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.315      2.788
12  232       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.311      2.792
19  264       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.310      2.793
17  255       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.300      2.803
37  347       [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.298      2.805
38  352       [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.269      2.834
18  259       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.269      2.834
28  304       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.267      2.836
43  449       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.262      2.841
31  318       [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.259      2.844
11  228       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.257      2.846
36  343       [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.254      2.849
44  453       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.253      2.850
40  373       [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.248      2.855
29  309       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              3.103       0.246      2.857
39  356       [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Fast              3.103       0.230      2.873
13  237       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.416      3.584
14  241       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.406      3.594
9   219       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.285      3.715
15  246       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.277      3.723
42  384       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.274      3.726
41  380       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.247      3.753
10  223       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.240      3.760
16  250       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Fast              4.000       0.208      3.792


2. Bus Skew Report Per Constraint
---------------------------------

Id: 32
set_bus_skew -from [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      w_xhip_pcie_user_clk  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                            template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         1.284      1.819


Slack (MET) :             1.819ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.743ns
  Reference Relative Delay:   0.549ns
  Relative CRPR:              0.253ns
  Uncertainty:                0.046ns
  Inter-SLR Compensation:     0.297ns
  Actual Bus Skew:            1.284ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty + Inter-SLR Compensation)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.717     1.856    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X190Y506       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y506       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.052     1.908 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=2, routed)           1.069     2.977    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLR Crossing[2->1]   
    SLICE_X184Y450       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.085     1.210    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X184Y450       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     1.210    
    SLICE_X184Y450       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.024     1.234    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.977    
                         clock arrival                          1.234    
  -------------------------------------------------------------------
                         relative delay                         1.743    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.528     1.653    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X190Y506       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y506       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.693 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.282     1.975    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X188Y509       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.240     1.379    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X188Y509       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.379    
    SLICE_X188Y509       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.426    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.975    
                         clock arrival                          1.426    
  -------------------------------------------------------------------
                         relative delay                         0.549    



Id: 34
set_bus_skew -from [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      w_xhip_pcie_user_clk  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                                                                            template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         1.221      1.882


Slack (MET) :             1.882ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.675ns
  Reference Relative Delay:   0.538ns
  Relative CRPR:              0.254ns
  Uncertainty:                0.046ns
  Inter-SLR Compensation:     0.292ns
  Actual Bus Skew:            1.221ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty + Inter-SLR Compensation)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.729     1.868    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X187Y496       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y496       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.052     1.920 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/Q
                         net (fo=3, routed)           1.016     2.936    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[3]
    SLR Crossing[2->1]   
    SLICE_X178Y426       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.112     1.237    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X178Y426       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.237    
    SLICE_X178Y426       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     1.261    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.936    
                         clock arrival                          1.261    
  -------------------------------------------------------------------
                         relative delay                         1.675    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.535     1.660    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X187Y496       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y496       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.699 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.278     1.977    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X188Y496       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.253     1.392    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X188Y496       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.392    
    SLICE_X188Y496       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.439    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.977    
                         clock arrival                          1.439    
  -------------------------------------------------------------------
                         relative delay                         0.538    



Id: 35
set_bus_skew -from [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Fast         1.070      2.033


Slack (MET) :             2.033ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.949ns
  Reference Relative Delay:  -0.178ns
  Relative CRPR:              0.287ns
  Uncertainty:                0.046ns
  Inter-SLR Compensation:     0.184ns
  Actual Bus Skew:            1.070ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty + Inter-SLR Compensation)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.247     1.386    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X181Y430       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y430       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.054     1.440 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           1.120     2.560    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLR Crossing[1->2]   
    SLICE_X166Y519       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.462     1.587    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X166Y519       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.587    
    SLICE_X166Y519       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     1.611    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.560    
                         clock arrival                          1.611    
  -------------------------------------------------------------------
                         relative delay                         0.949    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.107     1.232    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X181Y430       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y430       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.272 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=6, routed)           0.439     1.711    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLR Crossing[1->2]   
    SLICE_X179Y495       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.703     1.842    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X179Y495       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.842    
    SLICE_X179Y495       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.889    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.711    
                         clock arrival                          1.889    
  -------------------------------------------------------------------
                         relative delay                        -0.178    



Id: 33
set_bus_skew -from [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                            template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Fast         0.805      2.298


Slack (MET) :             2.298ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.727ns
  Reference Relative Delay:  -0.169ns
  Relative CRPR:              0.294ns
  Uncertainty:                0.046ns
  Inter-SLR Compensation:     0.157ns
  Actual Bus Skew:            0.805ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty + Inter-SLR Compensation)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.233     1.372    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X181Y442       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y442       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.053     1.425 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.946     2.371    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLR Crossing[1->2]   
    SLICE_X181Y509       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.495     1.620    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X181Y509       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.620    
    SLICE_X181Y509       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.644    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.371    
                         clock arrival                          1.644    
  -------------------------------------------------------------------
                         relative delay                         0.727    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.095     1.220    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X181Y442       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y442       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.260 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=6, routed)           0.443     1.703    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLR Crossing[1->2]   
    SLICE_X181Y510       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.686     1.825    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X181Y510       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.825    
    SLICE_X181Y510       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.872    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.703    
                         clock arrival                          1.872    
  -------------------------------------------------------------------
                         relative delay                        -0.169    



Id: 5
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D
                                                                                                            Fast         0.682      2.421


Slack (MET) :             2.421ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.065ns
  Reference Relative Delay:   0.390ns
  Relative CRPR:              0.292ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.682ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.453     2.077    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.877     0.200 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.366    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.385 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.823     2.208    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X172Y575       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y575       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     2.263 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=6, routed)           0.394     2.657    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X172Y574       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.443     1.568    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X172Y574       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.568    
    SLICE_X172Y574       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.024     1.592    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.657    
                         clock arrival                          1.592    
  -------------------------------------------------------------------
                         relative delay                         1.065    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.296     1.772    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.557     0.215 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.361    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.378 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.629     2.007    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X170Y573       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y573       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.046 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/Q
                         net (fo=2, routed)           0.149     2.195    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[7]
    SLICE_X170Y573       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.619     1.758    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X170Y573       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/C
                         clock pessimism              0.000     1.758    
    SLICE_X170Y573       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.805    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]
  -------------------------------------------------------------------
                         data arrival                           2.195    
                         clock arrival                          1.805    
  -------------------------------------------------------------------
                         relative delay                         0.390    



Id: 6
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D
                                                                                                            Fast         0.573      2.530


Slack (MET) :             2.530ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.104ns
  Reference Relative Delay:  -0.495ns
  Relative CRPR:              0.325ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.573ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.626     1.765    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X172Y578       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y578       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.052     1.817 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/Q
                         net (fo=5, routed)           0.329     2.146    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[4]
    SLICE_X169Y577       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.296     1.772    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.557     0.215 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.361    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.378 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.640     2.018    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X169Y577       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/C
                         clock pessimism              0.000     2.018    
    SLICE_X169Y577       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.024     2.042    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.146    
                         clock arrival                          2.042    
  -------------------------------------------------------------------
                         relative delay                         0.104    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.438     1.563    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X172Y577       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y577       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.602 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/Q
                         net (fo=2, routed)           0.160     1.762    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[7]
    SLICE_X172Y577       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.453     2.077    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.877     0.200 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.366    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.385 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.825     2.210    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X172Y577       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/C
                         clock pessimism              0.000     2.210    
    SLICE_X172Y577       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.257    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]
  -------------------------------------------------------------------
                         data arrival                           1.762    
                         clock arrival                          2.257    
  -------------------------------------------------------------------
                         relative delay                        -0.495    



Id: 7
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 7

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Fast         0.564      2.539


Slack (MET) :             2.539ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.067ns
  Reference Relative Delay:  -0.562ns
  Relative CRPR:              0.363ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.564ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.651     1.790    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X162Y623       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y623       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.841 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/Q
                         net (fo=3, routed)           0.274     2.115    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[5]
    SLICE_X162Y623       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.296     1.772    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.557     0.215 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.361    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.378 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.646     2.024    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X162Y623       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/C
                         clock pessimism              0.000     2.024    
    SLICE_X162Y623       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.024     2.048    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]
  -------------------------------------------------------------------
                         data arrival                           2.115    
                         clock arrival                          2.048    
  -------------------------------------------------------------------
                         relative delay                         0.067    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.464     1.589    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X162Y625       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y625       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.629 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=6, routed)           0.086     1.715    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X163Y624       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.453     2.077    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.877     0.200 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.366    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.385 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.845     2.230    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X163Y624       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.230    
    SLICE_X163Y624       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.277    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.715    
                         clock arrival                          2.277    
  -------------------------------------------------------------------
                         relative delay                        -0.562    



Id: 4
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                                                            Fast         0.520      2.583


Slack (MET) :             2.583ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.109ns
  Reference Relative Delay:  -0.454ns
  Relative CRPR:              0.342ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.520ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.650     1.789    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/wrclk
    SLICE_X169Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y629       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.052     1.841 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           0.316     2.157    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X171Y630       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.296     1.772    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.557     0.215 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.361    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.378 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.646     2.024    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X171Y630       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.024    
    SLICE_X171Y630       FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.024     2.048    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.157    
                         clock arrival                          2.048    
  -------------------------------------------------------------------
                         relative delay                         0.109    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.467     1.592    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/wrclk
    SLICE_X169Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y629       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.632 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.182     1.814    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X169Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.453     2.077    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.877     0.200 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.366    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.385 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.836     2.221    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X169Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     2.221    
    SLICE_X169Y629       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.268    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           1.814    
                         clock arrival                          2.268    
  -------------------------------------------------------------------
                         relative delay                        -0.454    



Id: 1
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         0.516      2.587


Slack (MET) :             2.587ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.875ns
  Reference Relative Delay:   0.315ns
  Relative CRPR:              0.343ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.516ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.453     2.077    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.877     0.200 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.366    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.385 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.848     2.233    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X171Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y607       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.052     2.285 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/Q
                         net (fo=2, routed)           0.223     2.508    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[3]
    SLICE_X171Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.484     1.609    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X171Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.609    
    SLICE_X171Y607       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.024     1.633    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.508    
                         clock arrival                          1.633    
  -------------------------------------------------------------------
                         relative delay                         0.875    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.296     1.772    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.557     0.215 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.361    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.378 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.652     2.030    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X171Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y607       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.069 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=5, routed)           0.086     2.155    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X170Y606       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.654     1.793    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X170Y606       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.793    
    SLICE_X170Y606       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.840    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.155    
                         clock arrival                          1.840    
  -------------------------------------------------------------------
                         relative delay                         0.315    



Id: 8
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 7

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D
                                                                                                            Fast         0.514      2.589


Slack (MET) :             2.589ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.877ns
  Reference Relative Delay:   0.364ns
  Relative CRPR:              0.298ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.514ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.453     2.077    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.877     0.200 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.366    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.385 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.836     2.221    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X160Y628       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y628       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.052     2.273 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/Q
                         net (fo=4, routed)           0.220     2.493    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[4]
    SLICE_X159Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.467     1.592    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X159Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/C
                         clock pessimism              0.000     1.592    
    SLICE_X159Y629       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     1.616    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.493    
                         clock arrival                          1.616    
  -------------------------------------------------------------------
                         relative delay                         0.877    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.296     1.772    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.557     0.215 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.361    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.378 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.634     2.012    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X160Y630       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y630       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.051 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/Q
                         net (fo=2, routed)           0.131     2.182    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[6]
    SLICE_X160Y630       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.632     1.771    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X160Y630       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/C
                         clock pessimism              0.000     1.771    
    SLICE_X160Y630       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.818    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]
  -------------------------------------------------------------------
                         data arrival                           2.182    
                         clock arrival                          1.818    
  -------------------------------------------------------------------
                         relative delay                         0.364    



Id: 3
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         0.513      2.590


Slack (MET) :             2.590ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.995ns
  Reference Relative Delay:   0.404ns
  Relative CRPR:              0.376ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.513ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.453     2.077    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.877     0.200 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.366    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.385 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.845     2.230    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X173Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y629       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.053     2.283 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=3, routed)           0.322     2.605    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X173Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.461     1.586    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/wrclk
    SLICE_X173Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.586    
    SLICE_X173Y629       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.610    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.605    
                         clock arrival                          1.610    
  -------------------------------------------------------------------
                         relative delay                         0.995    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.296     1.772    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.557     0.215 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.361    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.378 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.649     2.027    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X173Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y629       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.066 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=5, routed)           0.185     2.251    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X173Y628       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.661     1.800    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/wrclk
    SLICE_X173Y628       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.800    
    SLICE_X173Y628       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.847    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.251    
                         clock arrival                          1.847    
  -------------------------------------------------------------------
                         relative delay                         0.404    



Id: 2
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                                                            Fast         0.444      2.659


Slack (MET) :             2.659ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.014ns
  Reference Relative Delay:  -0.505ns
  Relative CRPR:              0.374ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.444ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.654     1.793    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X170Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y607       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.052     1.845 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=4, routed)           0.227     2.072    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X170Y608       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.296     1.772    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.557     0.215 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.361    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.378 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.656     2.034    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X170Y608       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.034    
    SLICE_X170Y608       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.024     2.058    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.072    
                         clock arrival                          2.058    
  -------------------------------------------------------------------
                         relative delay                         0.014    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.471     1.596    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X170Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y607       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.636 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=2, routed)           0.147     1.783    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X170Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.453     2.077    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.877     0.200 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.366    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.385 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        1.856     2.241    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X170Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     2.241    
    SLICE_X170Y607       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.288    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           1.783    
                         clock arrival                          2.288    
  -------------------------------------------------------------------
                         relative delay                        -0.505    



Id: 25
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2
                      CLKOUT0               g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         0.400      2.703


Slack (MET) :             2.703ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.245ns
  Reference Relative Delay:  -0.382ns
  Relative CRPR:              0.362ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.400ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        1.531     1.670    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[2->1]   
    SLICE_X173Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y466       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.054     1.724 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.262     1.986    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X173Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.517     1.717    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X173Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.717    
    SLICE_X173Y466       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     1.741    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.986    
                         clock arrival                          1.741    
  -------------------------------------------------------------------
                         relative delay                         0.245    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        1.352     1.477    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[2->1]   
    SLICE_X173Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y466       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.517 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.064     1.581    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X173Y465       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.706     1.916    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X173Y465       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.916    
    SLICE_X173Y465       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.963    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.581    
                         clock arrival                          1.963    
  -------------------------------------------------------------------
                         relative delay                        -0.382    



Id: 30
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Fast         0.391      2.712


Slack (MET) :             2.712ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.136ns
  Reference Relative Delay:   0.296ns
  Relative CRPR:              0.495ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.391ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.629     2.253    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X152Y595       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y595       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.052     2.305 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.399     2.704    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X152Y595       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.419     1.544    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X152Y595       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.544    
    SLICE_X152Y595       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.024     1.568    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.704    
                         clock arrival                          1.568    
  -------------------------------------------------------------------
                         relative delay                         1.136    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.450     1.926    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X152Y595       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y595       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.965 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.119     2.084    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X152Y596       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.602     1.741    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X152Y596       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.741    
    SLICE_X152Y596       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.788    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.084    
                         clock arrival                          1.788    
  -------------------------------------------------------------------
                         relative delay                         0.296    



Id: 27
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1
                      CLKOUT0               g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.385      2.718


Slack (MET) :             2.718ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.032ns
  Reference Relative Delay:  -0.482ns
  Relative CRPR:              0.263ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.385ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.351     1.490    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X179Y540       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y540       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.051     1.541 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.273     1.814    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X179Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.558     1.758    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X179Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.758    
    SLICE_X179Y541       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     1.782    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.814    
                         clock arrival                          1.782    
  -------------------------------------------------------------------
                         relative delay                         0.032    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.192     1.317    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X179Y540       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y540       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.356 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.127     1.483    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X179Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.708     1.918    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X179Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.918    
    SLICE_X179Y532       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.965    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.483    
                         clock arrival                          1.965    
  -------------------------------------------------------------------
                         relative delay                        -0.482    



Id: 21
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1
                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         0.343      2.760


Slack (MET) :             2.760ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.874ns
  Reference Relative Delay:   0.343ns
  Relative CRPR:              0.322ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.343ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.788     1.998    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X204Y607       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y607       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.054     2.052 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.210     2.262    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X204Y607       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.239     1.364    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X204Y607       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.364    
    SLICE_X204Y607       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     1.388    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.262    
                         clock arrival                          1.388    
  -------------------------------------------------------------------
                         relative delay                         0.874    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.597     1.797    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X204Y607       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y607       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.837 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.097     1.934    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X202Y605       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.405     1.544    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X202Y605       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.544    
    SLICE_X202Y605       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.591    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.934    
                         clock arrival                          1.591    
  -------------------------------------------------------------------
                         relative delay                         0.343    



Id: 23
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      CLKOUT0               g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         0.341      2.762


Slack (MET) :             2.762ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.336ns
  Reference Relative Delay:  -0.206ns
  Relative CRPR:              0.335ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.341ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.649     1.788    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X172Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y533       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.054     1.842 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.205     2.047    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X172Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.487     1.687    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X172Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.687    
    SLICE_X172Y533       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     1.711    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.047    
                         clock arrival                          1.711    
  -------------------------------------------------------------------
                         relative delay                         0.336    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.463     1.588    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X172Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y533       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.628 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.088     1.716    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X173Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.665     1.875    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X173Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.875    
    SLICE_X173Y532       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.922    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.716    
                         clock arrival                          1.922    
  -------------------------------------------------------------------
                         relative delay                        -0.206    



Id: 26
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2
                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Fast         0.334      2.769


Slack (MET) :             2.769ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.729ns
  Reference Relative Delay:   0.164ns
  Relative CRPR:              0.365ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.334ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.702     1.912    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X172Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y466       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.054     1.966 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.272     2.238    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X172Y467       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        1.360     1.485    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[2->1]   
    SLICE_X172Y467       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.485    
    SLICE_X172Y467       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.509    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.238    
                         clock arrival                          1.509    
  -------------------------------------------------------------------
                         relative delay                         0.729    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.516     1.716    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X172Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y466       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.756 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.126     1.882    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X172Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        1.532     1.671    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[2->1]   
    SLICE_X172Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.671    
    SLICE_X172Y466       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.718    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.882    
                         clock arrival                          1.718    
  -------------------------------------------------------------------
                         relative delay                         0.164    



Id: 24
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Fast         0.332      2.771


Slack (MET) :             2.771ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.624ns
  Reference Relative Delay:   0.056ns
  Relative CRPR:              0.370ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.332ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.658     1.868    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X174Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y533       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.052     1.920 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.319     2.239    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X173Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.466     1.591    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X173Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.591    
    SLICE_X173Y533       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.615    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.239    
                         clock arrival                          1.615    
  -------------------------------------------------------------------
                         relative delay                         0.624    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.481     1.681    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X174Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y533       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.721 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.179     1.900    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X174Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.658     1.797    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X174Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.797    
    SLICE_X174Y533       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.844    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.900    
                         clock arrival                          1.844    
  -------------------------------------------------------------------
                         relative delay                         0.056    



Id: 22
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1
                      CLKOUT0               g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Fast         0.325      2.778


Slack (MET) :             2.778ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.032ns
  Reference Relative Delay:  -0.482ns
  Relative CRPR:              0.323ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.325ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.402     1.541    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X197Y601       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y601       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.051     1.592 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.258     1.850    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X191Y601       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.594     1.794    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X191Y601       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.794    
    SLICE_X191Y601       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     1.818    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.850    
                         clock arrival                          1.818    
  -------------------------------------------------------------------
                         relative delay                         0.032    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.238     1.363    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X197Y601       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y601       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.402 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.164     1.566    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X197Y601       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.791     2.001    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X197Y601       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.001    
    SLICE_X197Y601       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.048    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.566    
                         clock arrival                          2.048    
  -------------------------------------------------------------------
                         relative delay                        -0.482    



Id: 20
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2
                      CLKOUT0               g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Fast         0.315      2.788


Slack (MET) :             2.788ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.125ns
  Reference Relative Delay:  -0.390ns
  Relative CRPR:              0.334ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.315ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        1.495     1.634    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[2->1]   
    SLICE_X178Y470       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y470       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.053     1.687 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.210     1.897    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X178Y470       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.548     1.748    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X178Y470       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.748    
    SLICE_X178Y470       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.772    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.897    
                         clock arrival                          1.772    
  -------------------------------------------------------------------
                         relative delay                         0.125    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        1.320     1.445    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[2->1]   
    SLICE_X178Y470       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y470       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.485 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.138     1.623    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X180Y471       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.756     1.966    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X180Y471       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.966    
    SLICE_X180Y471       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.013    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.623    
                         clock arrival                          2.013    
  -------------------------------------------------------------------
                         relative delay                        -0.390    



Id: 12
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      CLKOUT0               g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Fast         0.311      2.792


Slack (MET) :             2.792ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.368ns
  Reference Relative Delay:  -0.183ns
  Relative CRPR:              0.374ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.311ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.627     1.766    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X170Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y541       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.054     1.820 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.289     2.109    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X170Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.517     1.717    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X170Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.717    
    SLICE_X170Y541       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     1.741    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.109    
                         clock arrival                          1.741    
  -------------------------------------------------------------------
                         relative delay                         0.368    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.446     1.571    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X170Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y541       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.611 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.162     1.773    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X170Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.699     1.909    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X170Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.909    
    SLICE_X170Y541       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.956    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.773    
                         clock arrival                          1.956    
  -------------------------------------------------------------------
                         relative delay                        -0.183    



Id: 19
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2
                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.310      2.793


Slack (MET) :             2.793ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.777ns
  Reference Relative Delay:   0.238ns
  Relative CRPR:              0.363ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.310ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.740     1.950    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X178Y471       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y471       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.054     2.004 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.246     2.250    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X178Y472       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        1.324     1.449    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[2->1]   
    SLICE_X178Y472       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.449    
    SLICE_X178Y472       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     1.473    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.250    
                         clock arrival                          1.473    
  -------------------------------------------------------------------
                         relative delay                         0.777    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.551     1.751    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X178Y471       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y471       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.791 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.124     1.915    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X178Y471       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        1.491     1.630    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[2->1]   
    SLICE_X178Y471       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.630    
    SLICE_X178Y471       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.677    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.915    
                         clock arrival                          1.677    
  -------------------------------------------------------------------
                         relative delay                         0.238    



Id: 17
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Fast         0.300      2.803


Slack (MET) :             2.803ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.976ns
  Reference Relative Delay:   0.286ns
  Relative CRPR:              0.435ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.300ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.657     2.281    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X153Y600       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y600       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.054     2.335 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.211     2.546    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X153Y599       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.421     1.546    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X153Y599       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.546    
    SLICE_X153Y599       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.570    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.546    
                         clock arrival                          1.570    
  -------------------------------------------------------------------
                         relative delay                         0.976    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.472     1.948    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X153Y600       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y600       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.988 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.109     2.097    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X153Y600       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.625     1.764    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X153Y600       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.764    
    SLICE_X153Y600       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.811    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.097    
                         clock arrival                          1.811    
  -------------------------------------------------------------------
                         relative delay                         0.286    



Id: 37
set_bus_skew -from [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      w_xhip_pcie_user_clk  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                            template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Fast         0.298      2.805


Slack (MET) :             2.805ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.912ns
  Reference Relative Delay:   0.325ns
  Relative CRPR:              0.336ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.298ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.717     1.856    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X189Y500       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y500       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.054     1.910 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.267     2.177    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X189Y500       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.116     1.241    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X189Y500       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.241    
    SLICE_X189Y500       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     1.265    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.177    
                         clock arrival                          1.265    
  -------------------------------------------------------------------
                         relative delay                         0.912    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.525     1.650    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X189Y500       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y500       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.691 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=5, routed)           0.077     1.768    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X190Y501       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.257     1.396    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X190Y501       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.396    
    SLICE_X190Y501       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.443    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.768    
                         clock arrival                          1.443    
  -------------------------------------------------------------------
                         relative delay                         0.325    



Id: 38
set_bus_skew -from [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Fast         0.269      2.834


Slack (MET) :             2.834ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.072ns
  Reference Relative Delay:  -0.598ns
  Relative CRPR:              0.304ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.269ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.235     1.374    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X198Y483       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y483       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.052     1.426 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=4, routed)           0.188     1.614    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X199Y483       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.537     1.662    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X199Y483       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.662    
    SLICE_X199Y483       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.686    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.614    
                         clock arrival                          1.686    
  -------------------------------------------------------------------
                         relative delay                        -0.072    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.096     1.221    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X198Y483       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y483       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.262 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.060     1.322    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X198Y484       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.734     1.873    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X198Y484       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.873    
    SLICE_X198Y484       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.920    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.322    
                         clock arrival                          1.920    
  -------------------------------------------------------------------
                         relative delay                        -0.598    



Id: 18
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      user_clk_p            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Fast         0.269      2.834


Slack (MET) :             2.834ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.077ns
  Reference Relative Delay:  -0.648ns
  Relative CRPR:              0.502ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.269ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.629     1.768    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X153Y602       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y602       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.054     1.822 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.220     2.042    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X153Y602       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.465     1.941    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X153Y602       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.941    
    SLICE_X153Y602       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     1.965    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.042    
                         clock arrival                          1.965    
  -------------------------------------------------------------------
                         relative delay                         0.077    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.447     1.572    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X153Y602       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y602       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.612 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.064     1.676    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X153Y601       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.653     2.277    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X153Y601       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.277    
    SLICE_X153Y601       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.324    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.676    
                         clock arrival                          2.324    
  -------------------------------------------------------------------
                         relative delay                        -0.648    



Id: 28
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1
                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Fast         0.267      2.836


Slack (MET) :             2.836ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.798ns
  Reference Relative Delay:   0.322ns
  Relative CRPR:              0.343ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.267ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.700     1.910    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X178Y518       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y518       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.053     1.963 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.180     2.143    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X178Y519       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.196     1.321    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X178Y519       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.321    
    SLICE_X178Y519       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.345    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.143    
                         clock arrival                          1.345    
  -------------------------------------------------------------------
                         relative delay                         0.798    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.519     1.719    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X178Y518       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y518       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.759 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.102     1.861    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X178Y518       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.353     1.492    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X178Y518       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.492    
    SLICE_X178Y518       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.539    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.861    
                         clock arrival                          1.539    
  -------------------------------------------------------------------
                         relative delay                         0.322    



Id: 43
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42
                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Fast         0.262      2.841


Slack (MET) :             2.841ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.215ns
  Reference Relative Delay:   0.672ns
  Relative CRPR:              0.327ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.262ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.821     1.960    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X224Y635       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y635       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.053     2.013 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/Q
                         net (fo=3, routed)           0.210     2.223    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[3]
    SLICE_X224Y635       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42
    BUFG_GT_X1Y271       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         0.858     0.984    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X224Y635       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/C
                         clock pessimism              0.000     0.984    
    SLICE_X224Y635       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.008    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.223    
                         clock arrival                          1.008    
  -------------------------------------------------------------------
                         relative delay                         1.215    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.621     1.746    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X224Y635       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y635       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.785 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.058     1.843    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X224Y636       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42
    BUFG_GT_X1Y271       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         0.985     1.124    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X224Y636       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.124    
    SLICE_X224Y636       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.171    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.843    
                         clock arrival                          1.171    
  -------------------------------------------------------------------
                         relative delay                         0.672    



Id: 31
set_bus_skew -from [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1
                                            template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                                                            Fast         0.259      2.844


Slack (MET) :             2.844ns  (requirement - actual skew)
  Endpoint Source:        template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Reference Source:       template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.309ns
  Reference Relative Delay:  -0.199ns
  Relative CRPR:              0.296ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.259ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.261     1.400    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X190Y494       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y494       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.053     1.453 r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.227     1.680    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X190Y492       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.222     1.347    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X190Y492       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.347    
    SLICE_X190Y492       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.371    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.680    
                         clock arrival                          1.371    
  -------------------------------------------------------------------
                         relative delay                         0.309    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.110     1.235    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X190Y490       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y490       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.274 r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=2, routed)           0.099     1.373    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLICE_X190Y490       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.386     1.525    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X190Y490       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     1.525    
    SLICE_X190Y490       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.572    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           1.373    
                         clock arrival                          1.572    
  -------------------------------------------------------------------
                         relative delay                        -0.199    



Id: 11
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Fast         0.257      2.846


Slack (MET) :             2.846ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.537ns
  Reference Relative Delay:   0.053ns
  Relative CRPR:              0.361ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.257ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.691     1.901    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X172Y540       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y540       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.053     1.954 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.178     2.132    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X172Y540       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.446     1.571    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X172Y540       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.571    
    SLICE_X172Y540       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.595    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.132    
                         clock arrival                          1.595    
  -------------------------------------------------------------------
                         relative delay                         0.537    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.510     1.710    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X172Y540       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y540       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.750 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.124     1.874    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X172Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.635     1.774    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X172Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.774    
    SLICE_X172Y541       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.821    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.874    
                         clock arrival                          1.821    
  -------------------------------------------------------------------
                         relative delay                         0.053    



Id: 36
set_bus_skew -from [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         0.254      2.849


Slack (MET) :             2.849ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.023ns
  Reference Relative Delay:  -0.522ns
  Relative CRPR:              0.337ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.254ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.252     1.391    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X189Y502       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y502       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.446 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.260     1.706    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X189Y503       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.534     1.659    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X189Y503       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.659    
    SLICE_X189Y503       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.683    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.706    
                         clock arrival                          1.683    
  -------------------------------------------------------------------
                         relative delay                         0.023    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.112     1.237    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X190Y502       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y502       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.276 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.116     1.392    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X190Y503       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.728     1.867    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X190Y503       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.867    
    SLICE_X190Y503       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.914    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.392    
                         clock arrival                          1.914    
  -------------------------------------------------------------------
                         relative delay                        -0.522    



Id: 44
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42
                      gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Fast         0.253      2.850


Slack (MET) :             2.850ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.373ns
  Reference Relative Delay:  -0.872ns
  Relative CRPR:              0.292ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.253ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42
    BUFG_GT_X1Y271       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         0.965     1.104    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X216Y635       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y635       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.052     1.156 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.206     1.362    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X216Y633       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.586     1.711    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X216Y633       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.711    
    SLICE_X216Y633       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     1.735    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           1.362    
                         clock arrival                          1.735    
  -------------------------------------------------------------------
                         relative delay                        -0.373    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42
    BUFG_GT_X1Y271       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         0.843     0.969    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X216Y635       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y635       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.008 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           0.103     1.111    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X217Y633       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.797     1.936    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X217Y633       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.936    
    SLICE_X217Y633       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.983    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.111    
                         clock arrival                          1.983    
  -------------------------------------------------------------------
                         relative delay                        -0.872    



Id: 40
set_bus_skew -from [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                            template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Fast         0.248      2.855


Slack (MET) :             2.855ns  (requirement - actual skew)
  Endpoint Source:        template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.035ns
  Reference Relative Delay:  -0.574ns
  Relative CRPR:              0.337ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.248ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.251     1.390    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X189Y497       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y497       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.052     1.442 r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=2, routed)           0.205     1.647    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLICE_X189Y497       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.533     1.658    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X189Y497       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     1.658    
    SLICE_X189Y497       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     1.682    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           1.647    
                         clock arrival                          1.682    
  -------------------------------------------------------------------
                         relative delay                        -0.035    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.111     1.236    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X189Y497       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y497       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.277 r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.061     1.338    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X189Y498       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.726     1.865    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X189Y498       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.865    
    SLICE_X189Y498       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.912    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.338    
                         clock arrival                          1.912    
  -------------------------------------------------------------------
                         relative delay                        -0.574    



Id: 29
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      user_clk_p            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Fast         0.246      2.857


Slack (MET) :             2.857ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.091ns
  Reference Relative Delay:  -0.616ns
  Relative CRPR:              0.506ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.246ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.596     1.735    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X151Y594       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y594       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.054     1.789 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.253     2.042    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X151Y594       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.451     1.927    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X151Y594       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.927    
    SLICE_X151Y594       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.024     1.951    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.042    
                         clock arrival                          1.951    
  -------------------------------------------------------------------
                         relative delay                         0.091    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.418     1.543    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X151Y594       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y594       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.583 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.102     1.685    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X151Y594       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.630     2.254    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X151Y594       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.254    
    SLICE_X151Y594       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.301    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.685    
                         clock arrival                          2.301    
  -------------------------------------------------------------------
                         relative delay                        -0.616    



Id: 39
set_bus_skew -from [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      w_xhip_pcie_user_clk  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                            template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Fast         0.230      2.873


Slack (MET) :             2.873ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.890ns
  Reference Relative Delay:   0.396ns
  Relative CRPR:              0.310ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.230ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.737     1.876    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X196Y482       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y482       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.053     1.929 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.212     2.141    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X196Y482       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.102     1.227    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X196Y482       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.227    
    SLICE_X196Y482       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.024     1.251    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.141    
                         clock arrival                          1.251    
  -------------------------------------------------------------------
                         relative delay                         0.890    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       1.541     1.666    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X196Y482       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y482       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.707 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=5, routed)           0.125     1.832    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X195Y481       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.250     1.389    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X195Y481       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.389    
    SLICE_X195Y481       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.436    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.832    
                         clock arrival                          1.436    
  -------------------------------------------------------------------
                         relative delay                         0.396    



Id: 13
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  CLKOUT0               inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Fast         0.416      3.584


Slack (MET) :             3.584ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -0.086ns
  Reference Relative Delay:  -0.705ns
  Relative CRPR:              0.337ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.416ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.193     1.332    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X185Y412       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y412       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.054     1.386 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.339     1.725    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X185Y412       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.587     1.787    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X185Y412       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.787    
    SLICE_X185Y412       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     1.811    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.725    
                         clock arrival                          1.811    
  -------------------------------------------------------------------
                         relative delay                        -0.086    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.062     1.187    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X185Y412       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y412       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.227 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.107     1.334    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X185Y412       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.782     1.992    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X185Y412       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.992    
    SLICE_X185Y412       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.039    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.334    
                         clock arrival                          2.039    
  -------------------------------------------------------------------
                         relative delay                        -0.705    



Id: 14
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Fast         0.406      3.594


Slack (MET) :             3.594ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.179ns
  Reference Relative Delay:   0.579ns
  Relative CRPR:              0.328ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.406ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.786     1.996    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X186Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y413       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.052     2.048 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.343     2.391    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X186Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.063     1.188    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X186Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.188    
    SLICE_X186Y413       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.024     1.212    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.391    
                         clock arrival                          1.212    
  -------------------------------------------------------------------
                         relative delay                         1.179    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.589     1.789    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X186Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y413       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.828 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.138     1.966    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X186Y411       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.201     1.340    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X186Y411       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.340    
    SLICE_X186Y411       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.387    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.966    
                         clock arrival                          1.387    
  -------------------------------------------------------------------
                         relative delay                         0.579    



Id: 9
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Fast         0.285      3.715


Slack (MET) :             3.715ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.230ns
  Reference Relative Delay:   0.540ns
  Relative CRPR:              0.450ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.285ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.582     2.206    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X167Y448       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y448       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.053     2.259 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.253     2.512    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X167Y448       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.133     1.258    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X167Y448       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.258    
    SLICE_X167Y448       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.024     1.282    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.512    
                         clock arrival                          1.282    
  -------------------------------------------------------------------
                         relative delay                         1.230    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.410     1.886    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X167Y448       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y448       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.925 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.091     2.016    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X167Y446       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.290     1.429    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X167Y446       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.429    
    SLICE_X167Y446       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.476    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.016    
                         clock arrival                          1.476    
  -------------------------------------------------------------------
                         relative delay                         0.540    



Id: 15
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  user_clk_p            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Fast         0.277      3.723


Slack (MET) :             3.723ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -0.198ns
  Reference Relative Delay:  -0.896ns
  Relative CRPR:              0.466ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.277ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.274     1.413    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X159Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y413       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.054     1.467 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.262     1.729    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X159Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.427     1.903    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X159Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.903    
    SLICE_X159Y413       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.024     1.927    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.729    
                         clock arrival                          1.927    
  -------------------------------------------------------------------
                         relative delay                        -0.198    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.134     1.259    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X159Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y413       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.299 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.080     1.379    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X159Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.604     2.228    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X159Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.228    
    SLICE_X159Y413       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.275    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.379    
                         clock arrival                          2.275    
  -------------------------------------------------------------------
                         relative delay                        -0.896    



Id: 42
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  CLKOUT0               inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Fast         0.274      3.726


Slack (MET) :             3.726ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -0.050ns
  Reference Relative Delay:  -0.514ns
  Relative CRPR:              0.324ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.274ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.273     1.412    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X172Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y442       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.052     1.464 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.217     1.681    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X172Y443       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.507     1.707    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X172Y443       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     1.707    
    SLICE_X172Y443       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.731    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.681    
                         clock arrival                          1.731    
  -------------------------------------------------------------------
                         relative delay                        -0.050    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.133     1.258    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X172Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y442       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.298 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.141     1.439    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X172Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.696     1.906    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X172Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.906    
    SLICE_X172Y442       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.953    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.439    
                         clock arrival                          1.953    
  -------------------------------------------------------------------
                         relative delay                        -0.514    



Id: 41
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Fast         0.247      3.753


Slack (MET) :             3.753ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    0.831ns
  Reference Relative Delay:   0.393ns
  Relative CRPR:              0.325ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.247ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.432     2.056    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.031     0.025 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.166     0.191    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.210 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.698     1.908    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X173Y444       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y444       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.053     1.961 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.145     2.106    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X173Y444       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.126     1.251    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X173Y444       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.251    
    SLICE_X173Y444       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.275    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.106    
                         clock arrival                          1.275    
  -------------------------------------------------------------------
                         relative delay                         0.831    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        1.280     1.756    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.719     0.037 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.146     0.183    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.200 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       1.513     1.713    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X173Y444       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y444       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.753 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.102     1.855    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X173Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.276     1.415    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X173Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.415    
    SLICE_X173Y442       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.462    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.855    
                         clock arrival                          1.462    
  -------------------------------------------------------------------
                         relative delay                         0.393    



Id: 10
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  user_clk_p            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Fast         0.240      3.760


Slack (MET) :             3.760ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -0.179ns
  Reference Relative Delay:  -0.790ns
  Relative CRPR:              0.417ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.240ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.274     1.413    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X167Y449       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y449       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.052     1.465 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.266     1.731    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X167Y449       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.410     1.886    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X167Y449       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.886    
    SLICE_X167Y449       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     1.910    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.731    
                         clock arrival                          1.910    
  -------------------------------------------------------------------
                         relative delay                        -0.179    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.133     1.258    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X167Y449       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y449       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.297 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.163     1.460    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X165Y450       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.579     2.203    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X165Y450       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.203    
    SLICE_X165Y450       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.250    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.460    
                         clock arrival                          2.250    
  -------------------------------------------------------------------
                         relative delay                        -0.790    



Id: 16
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Fast         0.208      3.792


Slack (MET) :             3.792ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.182ns
  Reference Relative Delay:   0.568ns
  Relative CRPR:              0.452ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.208ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.374 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.424    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.424 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.605    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.624 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.604     2.228    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X160Y414       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y414       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.053     2.281 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.178     2.459    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X160Y414       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.128     1.253    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X160Y414       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.253    
    SLICE_X160Y414       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     1.277    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.459    
                         clock arrival                          1.277    
  -------------------------------------------------------------------
                         relative delay                         1.182    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.275     0.275 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.315    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.315 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.459    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.476 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        1.428     1.904    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X160Y414       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y414       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.944 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.088     2.032    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X160Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.278     1.417    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X160Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.417    
    SLICE_X160Y413       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.464    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.032    
                         clock arrival                          1.464    
  -------------------------------------------------------------------
                         relative delay                         0.568    



Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Mon Sep 30 01:44:32 2024
| Host              : ratio running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_bus_skew -max_path 1 -delay_type min -sort_by_slack -file reports/report_bus_skew.txt -append
| Design            : shell_top_xilinx_u200_u250_mem_eth_dyn
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
32  325       [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       1.744      1.359
34  334       [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       1.679      1.424
35  338       [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       1.473      1.630
33  329       [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       1.149      1.954
5   200       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D}]]
                                                                              Slow              3.103       0.942      2.161
7   209       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D}]]
                                                                              Slow              3.103       0.844      2.259
6   204       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D}]]
                                                                              Slow              3.103       0.783      2.320
8   213       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D}]]
                                                                              Slow              3.103       0.740      2.363
3   192       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]]
                                                                              Slow              3.103       0.735      2.368
1   183       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]]
                                                                              Slow              3.103       0.714      2.389
4   196       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]]
                                                                              Slow              3.103       0.703      2.400
30  313       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.696      2.407
25  291       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.661      2.442
27  300       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.627      2.476
2   187       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]]
                                                                              Slow              3.103       0.588      2.515
26  295       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.577      2.526
37  347       [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.571      2.532
17  255       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.543      2.560
12  232       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.528      2.575
21  273       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.512      2.591
24  286       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.509      2.594
23  282       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.506      2.597
20  268       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.482      2.621
22  277       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.481      2.622
38  352       [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.473      2.630
19  264       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.455      2.648
36  343       [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.443      2.660
18  259       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.437      2.666
44  453       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.433      2.670
43  449       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.428      2.675
31  318       [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.426      2.677
40  373       [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.420      2.683
29  309       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.411      2.692
39  356       [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.409      2.694
11  228       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.383      2.720
28  304       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.382      2.721
14  241       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.619      3.381
13  237       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.617      3.383
9   219       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.522      3.478
15  246       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.508      3.492
42  384       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.424      3.576
10  223       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.421      3.579
16  250       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.359      3.641
41  380       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.359      3.641


2. Bus Skew Report Per Constraint
---------------------------------

Id: 32
set_bus_skew -from [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      w_xhip_pcie_user_clk  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                                                            Slow         1.744      1.359


Slack (MET) :             1.359ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.857ns
  Reference Relative Delay:   2.698ns
  Relative CRPR:              0.385ns
  Uncertainty:                0.046ns
  Inter-SLR Compensation:     0.242ns
  Actual Bus Skew:            1.744ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty + Inter-SLR Compensation)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.491     2.683    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X190Y506       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y506       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.743 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.380     3.123    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X188Y509       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.989     2.204    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X188Y509       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.204    
    SLICE_X188Y509       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.266    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.123    
                         clock arrival                          2.266    
  -------------------------------------------------------------------
                         relative delay                         0.857    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.784     2.999    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X190Y506       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y506       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.078 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=2, routed)           1.590     4.668    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLR Crossing[2->1]   
    SLICE_X184Y450       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.753     1.945    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X184Y450       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     1.945    
    SLICE_X184Y450       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     1.970    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           4.668    
                         clock arrival                          1.970    
  -------------------------------------------------------------------
                         relative delay                         2.698    



Id: 34
set_bus_skew -from [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      w_xhip_pcie_user_clk  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                                                                                                            Slow         1.679      1.424


Slack (MET) :             1.424ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.833ns
  Reference Relative Delay:   2.604ns
  Relative CRPR:              0.386ns
  Uncertainty:                0.046ns
  Inter-SLR Compensation:     0.247ns
  Actual Bus Skew:            1.679ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty + Inter-SLR Compensation)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.505     2.697    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X187Y496       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y496       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.756 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.370     3.126    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X188Y496       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.016     2.231    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X188Y496       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.231    
    SLICE_X188Y496       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.293    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.126    
                         clock arrival                          2.293    
  -------------------------------------------------------------------
                         relative delay                         0.833    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.804     3.019    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X187Y496       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y496       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.098 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/Q
                         net (fo=3, routed)           1.517     4.615    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[3]
    SLR Crossing[2->1]   
    SLICE_X178Y426       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.794     1.986    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X178Y426       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.986    
    SLICE_X178Y426       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.011    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           4.615    
                         clock arrival                          2.011    
  -------------------------------------------------------------------
                         relative delay                         2.604    



Id: 35
set_bus_skew -from [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Slow         1.473      1.630


Slack (MET) :             1.630ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.401ns
  Reference Relative Delay:   1.362ns
  Relative CRPR:              0.442ns
  Uncertainty:                0.046ns
  Inter-SLR Compensation:     0.105ns
  Actual Bus Skew:            1.473ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty + Inter-SLR Compensation)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.789     1.981    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X181Y430       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y430       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.040 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=6, routed)           0.591     2.631    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLR Crossing[1->2]   
    SLICE_X179Y495       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.756     2.971    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X179Y495       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.971    
    SLICE_X179Y495       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.032    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.631    
                         clock arrival                          3.032    
  -------------------------------------------------------------------
                         relative delay                        -0.401    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.024     2.239    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X181Y430       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y430       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.320 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           1.643     3.963    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLR Crossing[1->2]   
    SLICE_X166Y519       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.384     2.576    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X166Y519       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.576    
    SLICE_X166Y519       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.601    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.963    
                         clock arrival                          2.601    
  -------------------------------------------------------------------
                         relative delay                         1.362    



Id: 33
set_bus_skew -from [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                                                            Slow         1.149      1.954


Slack (MET) :             1.954ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.379ns
  Reference Relative Delay:   1.068ns
  Relative CRPR:              0.451ns
  Uncertainty:                0.046ns
  Inter-SLR Compensation:     0.106ns
  Actual Bus Skew:            1.149ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty + Inter-SLR Compensation)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.770     1.962    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X181Y442       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y442       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.021 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=6, routed)           0.607     2.628    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLR Crossing[1->2]   
    SLICE_X181Y510       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.730     2.945    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X181Y510       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.945    
    SLICE_X181Y510       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.007    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.628    
                         clock arrival                          3.007    
  -------------------------------------------------------------------
                         relative delay                        -0.379    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.991     2.206    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X181Y442       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y442       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.287 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           1.436     3.723    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLR Crossing[1->2]   
    SLICE_X181Y509       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.438     2.630    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X181Y509       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     2.630    
    SLICE_X181Y509       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.655    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.723    
                         clock arrival                          2.655    
  -------------------------------------------------------------------
                         relative delay                         1.068    



Id: 5
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Slow         0.942      2.161


Slack (MET) :             2.161ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.676ns
  Reference Relative Delay:   1.700ns
  Relative CRPR:              0.380ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.942ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.123     2.893    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.464     0.429 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.644    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.668 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.661     3.329    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X170Y573       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y573       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.387 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/Q
                         net (fo=2, routed)           0.201     3.588    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[7]
    SLICE_X170Y573       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.635     2.850    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X170Y573       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/C
                         clock pessimism              0.000     2.850    
    SLICE_X170Y573       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.912    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]
  -------------------------------------------------------------------
                         data arrival                           3.588    
                         clock arrival                          2.912    
  -------------------------------------------------------------------
                         relative delay                         0.676    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.359     3.277    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.941     0.336 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.581    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.609 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.973     3.582    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X172Y575       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y575       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.663 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=6, routed)           0.614     4.277    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X172Y574       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.360     2.552    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X172Y574       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.552    
    SLICE_X172Y574       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     2.577    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.277    
                         clock arrival                          2.577    
  -------------------------------------------------------------------
                         relative delay                         1.700    



Id: 7
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 7

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D
                                                                                                            Slow         0.844      2.259


Slack (MET) :             2.259ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.924ns
  Reference Relative Delay:   0.123ns
  Relative CRPR:              0.501ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.844ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.397     2.589    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X162Y625       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y625       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.649 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=6, routed)           0.106     2.755    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X163Y624       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.359     3.277    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.941     0.336 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.581    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.609 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        3.008     3.617    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X163Y624       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.617    
    SLICE_X163Y624       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.679    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.755    
                         clock arrival                          3.679    
  -------------------------------------------------------------------
                         relative delay                        -0.924    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.684     2.899    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X162Y623       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y623       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.977 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/Q
                         net (fo=3, routed)           0.523     3.500    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[5]
    SLICE_X162Y623       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.123     2.893    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.464     0.429 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.644    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.668 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.684     3.352    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X162Y623       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/C
                         clock pessimism              0.000     3.352    
    SLICE_X162Y623       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.377    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]
  -------------------------------------------------------------------
                         data arrival                           3.500    
                         clock arrival                          3.377    
  -------------------------------------------------------------------
                         relative delay                         0.123    



Id: 6
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
                                                                                                            Slow         0.783      2.320


Slack (MET) :             2.320ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.836ns
  Reference Relative Delay:   0.084ns
  Relative CRPR:              0.435ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.783ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.354     2.546    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X172Y577       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y577       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.605 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/Q
                         net (fo=2, routed)           0.200     2.805    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[7]
    SLICE_X172Y577       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.359     3.277    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.941     0.336 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.581    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.609 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.970     3.579    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X172Y577       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/C
                         clock pessimism              0.000     3.579    
    SLICE_X172Y577       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.641    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]
  -------------------------------------------------------------------
                         data arrival                           2.805    
                         clock arrival                          3.641    
  -------------------------------------------------------------------
                         relative delay                        -0.836    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.647     2.862    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X172Y578       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y578       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.941 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/Q
                         net (fo=5, routed)           0.514     3.455    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[4]
    SLICE_X169Y577       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.123     2.893    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.464     0.429 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.644    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.668 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.678     3.346    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X169Y577       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/C
                         clock pessimism              0.000     3.346    
    SLICE_X169Y577       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     3.371    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           3.455    
                         clock arrival                          3.371    
  -------------------------------------------------------------------
                         relative delay                         0.084    



Id: 8
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 7

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D
                                                                                                            Slow         0.740      2.363


Slack (MET) :             2.363ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.588ns
  Reference Relative Delay:   1.421ns
  Relative CRPR:              0.391ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.740ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.123     2.893    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.464     0.429 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.644    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.668 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.672     3.340    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X160Y628       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y628       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.399 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=6, routed)           0.158     3.557    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X160Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.692     2.907    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X160Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.907    
    SLICE_X160Y629       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.969    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.557    
                         clock arrival                          2.969    
  -------------------------------------------------------------------
                         relative delay                         0.588    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.359     3.277    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.941     0.336 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.581    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.609 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.970     3.579    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X160Y630       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y630       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.658 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/Q
                         net (fo=3, routed)           0.356     4.014    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[5]
    SLICE_X160Y630       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.376     2.568    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X160Y630       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/C
                         clock pessimism              0.000     2.568    
    SLICE_X160Y630       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.593    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]
  -------------------------------------------------------------------
                         data arrival                           4.014    
                         clock arrival                          2.593    
  -------------------------------------------------------------------
                         relative delay                         1.421    



Id: 3
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.735      2.368


Slack (MET) :             2.368ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.665ns
  Reference Relative Delay:   1.635ns
  Relative CRPR:              0.533ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.735ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.123     2.893    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.464     0.429 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.644    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.668 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.684     3.352    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X173Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y629       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.411 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=5, routed)           0.244     3.655    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X173Y628       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.713     2.928    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/wrclk
    SLICE_X173Y628       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.928    
    SLICE_X173Y628       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.990    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.655    
                         clock arrival                          2.990    
  -------------------------------------------------------------------
                         relative delay                         0.665    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.359     3.277    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.941     0.336 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.581    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.609 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        3.007     3.616    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X173Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y629       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.697 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=3, routed)           0.548     4.245    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X173Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.393     2.585    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/wrclk
    SLICE_X173Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.585    
    SLICE_X173Y629       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.610    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.245    
                         clock arrival                          2.610    
  -------------------------------------------------------------------
                         relative delay                         1.635    



Id: 1
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.714      2.389


Slack (MET) :             2.389ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.566ns
  Reference Relative Delay:   1.444ns
  Relative CRPR:              0.463ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.714ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.123     2.893    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.464     0.429 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.644    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.668 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.697     3.365    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X171Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y607       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     3.424 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=5, routed)           0.112     3.536    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X170Y606       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.693     2.908    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X170Y606       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.908    
    SLICE_X170Y606       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.970    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.536    
                         clock arrival                          2.970    
  -------------------------------------------------------------------
                         relative delay                         0.566    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.359     3.277    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.941     0.336 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.581    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.609 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        3.007     3.616    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X171Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y607       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.695 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=3, routed)           0.396     4.091    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X171Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.430     2.622    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X171Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.622    
    SLICE_X171Y607       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.647    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.091    
                         clock arrival                          2.647    
  -------------------------------------------------------------------
                         relative delay                         1.444    



Id: 4
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Slow         0.703      2.400


Slack (MET) :             2.400ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.773ns
  Reference Relative Delay:   0.109ns
  Relative CRPR:              0.477ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.703ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.401     2.593    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/wrclk
    SLICE_X169Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y629       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.653 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.229     2.882    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X169Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.359     3.277    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.941     0.336 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.581    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.609 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.984     3.593    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X169Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     3.593    
    SLICE_X169Y629       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.655    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.882    
                         clock arrival                          3.655    
  -------------------------------------------------------------------
                         relative delay                        -0.773    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.694     2.909    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/wrclk
    SLICE_X169Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y629       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.989 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           0.496     3.485    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X171Y630       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.123     2.893    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.464     0.429 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.644    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.668 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.683     3.351    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X171Y630       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.351    
    SLICE_X171Y630       FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     3.376    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.485    
                         clock arrival                          3.376    
  -------------------------------------------------------------------
                         relative delay                         0.109    



Id: 30
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Slow         0.696      2.407


Slack (MET) :             2.407ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.463ns
  Reference Relative Delay:   1.792ns
  Relative CRPR:              0.679ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.696ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.365     3.135    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X152Y595       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y595       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.194 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.153     3.347    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X152Y596       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.607     2.822    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X152Y596       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.822    
    SLICE_X152Y596       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.884    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.347    
                         clock arrival                          2.884    
  -------------------------------------------------------------------
                         relative delay                         0.463    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.637     3.555    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X152Y595       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y595       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.635 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.695     4.330    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X152Y595       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.321     2.513    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X152Y595       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.513    
    SLICE_X152Y595       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     2.538    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.330    
                         clock arrival                          2.538    
  -------------------------------------------------------------------
                         relative delay                         1.792    



Id: 25
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2
                      CLKOUT0               g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.661      2.442


Slack (MET) :             2.442ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.687ns
  Reference Relative Delay:   0.342ns
  Relative CRPR:              0.502ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.661ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        2.170     2.362    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[2->1]   
    SLICE_X173Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y466       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.421 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.074     2.495    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X173Y465       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.791     3.120    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X173Y465       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.120    
    SLICE_X173Y465       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.182    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.495    
                         clock arrival                          3.182    
  -------------------------------------------------------------------
                         relative delay                        -0.687    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        2.441     2.656    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[2->1]   
    SLICE_X173Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y466       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.737 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.480     3.217    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X173Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.484     2.850    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X173Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.850    
    SLICE_X173Y466       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.875    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.217    
                         clock arrival                          2.875    
  -------------------------------------------------------------------
                         relative delay                         0.342    



Id: 27
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1
                      CLKOUT0               g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         0.627      2.476


Slack (MET) :             2.476ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.843ns
  Reference Relative Delay:  -0.006ns
  Relative CRPR:              0.344ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.627ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.917     2.109    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X179Y540       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y540       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.169 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.166     2.335    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X179Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.787     3.116    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X179Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.116    
    SLICE_X179Y532       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.178    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.335    
                         clock arrival                          3.178    
  -------------------------------------------------------------------
                         relative delay                        -0.843    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        2.161     2.376    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X179Y540       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y540       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.453 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.488     2.941    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X179Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.556     2.922    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X179Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.922    
    SLICE_X179Y541       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.947    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.941    
                         clock arrival                          2.947    
  -------------------------------------------------------------------
                         relative delay                        -0.006    



Id: 2
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Slow         0.588      2.515


Slack (MET) :             2.515ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.867ns
  Reference Relative Delay:  -0.059ns
  Relative CRPR:              0.519ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.588ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.412     2.604    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X170Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y607       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.665 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=5, routed)           0.161     2.826    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X170Y608       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.359     3.277    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.941     0.336 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.581    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.609 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        3.022     3.631    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X170Y608       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.631    
    SLICE_X170Y608       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.693    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.826    
                         clock arrival                          3.693    
  -------------------------------------------------------------------
                         relative delay                        -0.867    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.693     2.908    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X170Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y607       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.988 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=3, routed)           0.350     3.338    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X170Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.123     2.893    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.464     0.429 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.644    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.668 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.704     3.372    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X170Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.372    
    SLICE_X170Y607       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.397    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.338    
                         clock arrival                          3.397    
  -------------------------------------------------------------------
                         relative delay                        -0.059    



Id: 26
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2
                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Slow         0.577      2.526


Slack (MET) :             2.526ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.352ns
  Reference Relative Delay:   1.313ns
  Relative CRPR:              0.518ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.577ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.484     2.850    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X172Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y466       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     2.910 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.162     3.072    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X172Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        2.443     2.658    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[2->1]   
    SLICE_X172Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.658    
    SLICE_X172Y466       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.720    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.072    
                         clock arrival                          2.720    
  -------------------------------------------------------------------
                         relative delay                         0.352    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.781     3.110    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X172Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y466       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.191 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.520     3.711    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X172Y467       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        2.181     2.373    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[2->1]   
    SLICE_X172Y467       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.373    
    SLICE_X172Y467       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.398    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.711    
                         clock arrival                          2.398    
  -------------------------------------------------------------------
                         relative delay                         1.313    



Id: 37
set_bus_skew -from [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      w_xhip_pcie_user_clk  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                                                            Slow         0.571      2.532


Slack (MET) :             2.532ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.536ns
  Reference Relative Delay:   1.579ns
  Relative CRPR:              0.518ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.571ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.491     2.683    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X189Y500       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y500       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.744 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=5, routed)           0.099     2.843    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X190Y501       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.030     2.245    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X190Y501       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.245    
    SLICE_X190Y501       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.307    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.843    
                         clock arrival                          2.307    
  -------------------------------------------------------------------
                         relative delay                         0.536    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.781     2.996    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X189Y500       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y500       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.076 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.514     3.590    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X189Y500       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.794     1.986    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X189Y500       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.986    
    SLICE_X189Y500       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.011    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.590    
                         clock arrival                          2.011    
  -------------------------------------------------------------------
                         relative delay                         1.579    



Id: 17
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         0.543      2.560


Slack (MET) :             2.560ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.456ns
  Reference Relative Delay:   1.546ns
  Relative CRPR:              0.592ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.543ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.392     3.162    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X153Y600       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y600       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     3.222 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.153     3.375    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X153Y600       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.642     2.857    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X153Y600       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.857    
    SLICE_X153Y600       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.919    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.375    
                         clock arrival                          2.919    
  -------------------------------------------------------------------
                         relative delay                         0.456    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.684     3.602    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X153Y600       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y600       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.683 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.403     4.086    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X153Y599       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.323     2.515    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X153Y599       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.515    
    SLICE_X153Y599       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.540    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.086    
                         clock arrival                          2.540    
  -------------------------------------------------------------------
                         relative delay                         1.546    



Id: 12
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      CLKOUT0               g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Slow         0.528      2.575


Slack (MET) :             2.575ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.340ns
  Reference Relative Delay:   0.594ns
  Relative CRPR:              0.540ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.528ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.370     2.562    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X170Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y541       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.622 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.214     2.836    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X170Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.785     3.114    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X170Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.114    
    SLICE_X170Y541       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.176    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.836    
                         clock arrival                          3.176    
  -------------------------------------------------------------------
                         relative delay                        -0.340    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.647     2.862    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X170Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y541       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.943 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.532     3.475    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X170Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.490     2.856    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X170Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.856    
    SLICE_X170Y541       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     2.881    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.475    
                         clock arrival                          2.881    
  -------------------------------------------------------------------
                         relative delay                         0.594    



Id: 21
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1
                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.512      2.591


Slack (MET) :             2.591ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.637ns
  Reference Relative Delay:   1.455ns
  Relative CRPR:              0.440ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.512ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.620     2.986    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X204Y607       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y607       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.045 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.125     3.170    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X202Y605       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        2.256     2.471    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X202Y605       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.471    
    SLICE_X202Y605       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.533    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.170    
                         clock arrival                          2.533    
  -------------------------------------------------------------------
                         relative delay                         0.637    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.915     3.244    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X204Y607       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y607       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.325 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.342     3.667    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X204Y607       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.995     2.187    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X204Y607       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.187    
    SLICE_X204Y607       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     2.212    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.667    
                         clock arrival                          2.212    
  -------------------------------------------------------------------
                         relative delay                         1.455    



Id: 24
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Slow         0.509      2.594


Slack (MET) :             2.594ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.128ns
  Reference Relative Delay:   1.020ns
  Relative CRPR:              0.518ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.509ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.434     2.800    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X174Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y533       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.860 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.239     3.099    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X174Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.694     2.909    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X174Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.909    
    SLICE_X174Y533       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.971    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.099    
                         clock arrival                          2.971    
  -------------------------------------------------------------------
                         relative delay                         0.128    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.709     3.038    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X174Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y533       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.118 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.514     3.632    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X173Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.395     2.587    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X173Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.587    
    SLICE_X173Y533       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.612    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.632    
                         clock arrival                          2.612    
  -------------------------------------------------------------------
                         relative delay                         1.020    



Id: 23
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      CLKOUT0               g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.506      2.597


Slack (MET) :             2.597ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.361ns
  Reference Relative Delay:   0.475ns
  Relative CRPR:              0.465ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.506ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.389     2.581    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X172Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y533       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.640 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.114     2.754    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X173Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.724     3.053    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X173Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.053    
    SLICE_X173Y532       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.115    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.754    
                         clock arrival                          3.115    
  -------------------------------------------------------------------
                         relative delay                        -0.361    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.676     2.891    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X172Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y533       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.972 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.335     3.307    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X172Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.441     2.807    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X172Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.807    
    SLICE_X172Y533       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.832    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.307    
                         clock arrival                          2.832    
  -------------------------------------------------------------------
                         relative delay                         0.475    



Id: 20
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2
                      CLKOUT0               g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Slow         0.482      2.621


Slack (MET) :             2.621ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.709ns
  Reference Relative Delay:   0.096ns
  Relative CRPR:              0.458ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.482ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        2.117     2.309    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[2->1]   
    SLICE_X178Y470       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y470       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.369 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.179     2.548    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X180Y471       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.867     3.196    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X180Y471       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.196    
    SLICE_X180Y471       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.257    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.548    
                         clock arrival                          3.257    
  -------------------------------------------------------------------
                         relative delay                        -0.709    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        2.385     2.600    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[2->1]   
    SLICE_X178Y470       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y470       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.681 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.343     3.024    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X178Y470       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.537     2.903    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X178Y470       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.903    
    SLICE_X178Y470       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.928    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.024    
                         clock arrival                          2.928    
  -------------------------------------------------------------------
                         relative delay                         0.096    



Id: 22
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1
                      CLKOUT0               g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Slow         0.481      2.622


Slack (MET) :             2.622ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.842ns
  Reference Relative Delay:  -0.055ns
  Relative CRPR:              0.440ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.481ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.997     2.189    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X197Y601       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y601       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.249 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.218     2.467    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X197Y601       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.918     3.247    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X197Y601       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.247    
    SLICE_X197Y601       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.309    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.467    
                         clock arrival                          3.309    
  -------------------------------------------------------------------
                         relative delay                        -0.842    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        2.247     2.462    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X197Y601       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y601       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.539 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.412     2.951    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X191Y601       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.615     2.981    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X191Y601       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.981    
    SLICE_X191Y601       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.006    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.951    
                         clock arrival                          3.006    
  -------------------------------------------------------------------
                         relative delay                        -0.055    



Id: 38
set_bus_skew -from [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.473      2.630


Slack (MET) :             2.630ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.999ns
  Reference Relative Delay:  -0.111ns
  Relative CRPR:              0.462ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.473ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.768     1.960    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X198Y483       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y483       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.021 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.067     2.088    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X198Y484       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.810     3.025    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X198Y484       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.025    
    SLICE_X198Y484       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.087    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.088    
                         clock arrival                          3.087    
  -------------------------------------------------------------------
                         relative delay                        -0.999    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.982     2.197    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X198Y483       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y483       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.277 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=4, routed)           0.342     2.619    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X199Y483       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.513     2.705    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X199Y483       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.705    
    SLICE_X199Y483       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.730    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.619    
                         clock arrival                          2.730    
  -------------------------------------------------------------------
                         relative delay                        -0.111    



Id: 19
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2
                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         0.455      2.648


Slack (MET) :             2.648ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.469ns
  Reference Relative Delay:   1.294ns
  Relative CRPR:              0.504ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.455ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.540     2.906    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X178Y471       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y471       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.966 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.160     3.126    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X178Y471       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        2.380     2.595    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[2->1]   
    SLICE_X178Y471       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.595    
    SLICE_X178Y471       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.657    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.126    
                         clock arrival                          2.657    
  -------------------------------------------------------------------
                         relative delay                         0.469    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.830     3.159    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X178Y471       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y471       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.240 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.394     3.634    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X178Y472       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        2.123     2.315    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[2->1]   
    SLICE_X178Y472       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.315    
    SLICE_X178Y472       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.340    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.634    
                         clock arrival                          2.340    
  -------------------------------------------------------------------
                         relative delay                         1.294    



Id: 36
set_bus_skew -from [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Slow         0.443      2.660


Slack (MET) :             2.660ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.906ns
  Reference Relative Delay:   0.010ns
  Relative CRPR:              0.520ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.443ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.790     1.982    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X190Y502       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y502       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.040 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.143     2.183    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X190Y503       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.812     3.027    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X190Y503       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.027    
    SLICE_X190Y503       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.089    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.183    
                         clock arrival                          3.089    
  -------------------------------------------------------------------
                         relative delay                        -0.906    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.018     2.233    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X189Y502       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y502       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.314 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.415     2.729    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X189Y503       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.502     2.694    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X189Y503       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.694    
    SLICE_X189Y503       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.719    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.729    
                         clock arrival                          2.719    
  -------------------------------------------------------------------
                         relative delay                         0.010    



Id: 18
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      user_clk_p            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Slow         0.437      2.666


Slack (MET) :             2.666ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.958ns
  Reference Relative Delay:   0.129ns
  Relative CRPR:              0.696ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.437ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.370     2.562    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X153Y602       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y602       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.621 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.074     2.695    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X153Y601       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.673     3.591    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X153Y601       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.591    
    SLICE_X153Y601       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.653    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.695    
                         clock arrival                          3.653    
  -------------------------------------------------------------------
                         relative delay                        -0.958    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.653     2.868    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X153Y602       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y602       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.949 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.358     3.307    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X153Y602       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.383     3.153    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X153Y602       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.153    
    SLICE_X153Y602       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     3.178    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.307    
                         clock arrival                          3.178    
  -------------------------------------------------------------------
                         relative delay                         0.129    



Id: 44
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42
                      gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                                                            Slow         0.433      2.670


Slack (MET) :             2.670ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -1.500ns
  Reference Relative Delay:  -0.668ns
  Relative CRPR:              0.445ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.433ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42
    BUFG_GT_X1Y271       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         1.324     1.516    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X216Y635       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y635       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.576 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           0.134     1.710    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X217Y633       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.933     3.148    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X217Y633       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.148    
    SLICE_X217Y633       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     3.210    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.710    
                         clock arrival                          3.210    
  -------------------------------------------------------------------
                         relative delay                        -1.500    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42
    BUFG_GT_X1Y271       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         1.509     1.724    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X216Y635       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y635       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     1.803 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.342     2.145    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X216Y633       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.596     2.788    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X216Y633       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     2.788    
    SLICE_X216Y633       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.813    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.145    
                         clock arrival                          2.813    
  -------------------------------------------------------------------
                         relative delay                        -0.668    



Id: 43
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42
                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                                                                                                            Slow         0.428      2.675


Slack (MET) :             2.675ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.151ns
  Reference Relative Delay:   2.037ns
  Relative CRPR:              0.504ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.428ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.660     2.852    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X224Y635       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y635       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.911 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.067     2.978    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X224Y636       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42
    BUFG_GT_X1Y271       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         1.550     1.765    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X224Y636       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.765    
    SLICE_X224Y636       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     1.827    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.978    
                         clock arrival                          1.827    
  -------------------------------------------------------------------
                         relative delay                         1.151    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.966     3.181    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X224Y635       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y635       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.262 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/Q
                         net (fo=3, routed)           0.343     3.605    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[3]
    SLICE_X224Y635       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42
    BUFG_GT_X1Y271       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         1.351     1.543    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X224Y635       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.543    
    SLICE_X224Y635       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.568    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.605    
                         clock arrival                          1.568    
  -------------------------------------------------------------------
                         relative delay                         2.037    



Id: 31
set_bus_skew -from [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1
                                            template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                            template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         0.426      2.677


Slack (MET) :             2.677ns  (requirement - actual skew)
  Endpoint Source:        template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Reference Source:       template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.319ns
  Reference Relative Delay:   0.517ns
  Relative CRPR:              0.456ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.426ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.791     1.983    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X190Y490       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y490       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.041 r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=2, routed)           0.124     2.165    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLICE_X190Y490       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        2.207     2.422    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X190Y490       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     2.422    
    SLICE_X190Y490       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.484    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.165    
                         clock arrival                          2.484    
  -------------------------------------------------------------------
                         relative delay                        -0.319    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.037     2.252    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X190Y494       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y494       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.331 r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.365     2.696    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X190Y492       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.962     2.154    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X190Y492       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.154    
    SLICE_X190Y492       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.179    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.696    
                         clock arrival                          2.179    
  -------------------------------------------------------------------
                         relative delay                         0.517    



Id: 40
set_bus_skew -from [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                                                            Slow         0.420      2.683


Slack (MET) :             2.683ns  (requirement - actual skew)
  Endpoint Source:        template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.964ns
  Reference Relative Delay:  -0.066ns
  Relative CRPR:              0.525ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.420ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.791     1.983    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X189Y497       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y497       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.044 r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.068     2.112    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X189Y498       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.799     3.014    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X189Y498       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.014    
    SLICE_X189Y498       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.076    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.112    
                         clock arrival                          3.076    
  -------------------------------------------------------------------
                         relative delay                        -0.964    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.012     2.227    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X189Y497       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y497       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.306 r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=2, routed)           0.346     2.652    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLICE_X189Y497       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.501     2.693    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X189Y497       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     2.693    
    SLICE_X189Y497       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.718    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.652    
                         clock arrival                          2.718    
  -------------------------------------------------------------------
                         relative delay                        -0.066    



Id: 29
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      user_clk_p            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Slow         0.411      2.692


Slack (MET) :             2.692ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.925ns
  Reference Relative Delay:   0.150ns
  Relative CRPR:              0.709ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.411ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.318     2.510    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X151Y594       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y594       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.570 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.126     2.696    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X151Y594       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.641     3.559    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X151Y594       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.559    
    SLICE_X151Y594       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.621    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.696    
                         clock arrival                          3.621    
  -------------------------------------------------------------------
                         relative delay                        -0.925    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.596     2.811    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X151Y594       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y594       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.891 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.417     3.308    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X151Y594       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.363     3.133    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X151Y594       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.133    
    SLICE_X151Y594       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.158    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.308    
                         clock arrival                          3.158    
  -------------------------------------------------------------------
                         relative delay                         0.150    



Id: 39
set_bus_skew -from [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      w_xhip_pcie_user_clk  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                                                            Slow         0.409      2.694


Slack (MET) :             2.694ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.647ns
  Reference Relative Delay:   1.480ns
  Relative CRPR:              0.470ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.409ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.518     2.710    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X196Y482       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y482       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.771 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=5, routed)           0.162     2.933    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X195Y481       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.009     2.224    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X195Y481       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.224    
    SLICE_X195Y481       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.286    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.933    
                         clock arrival                          2.286    
  -------------------------------------------------------------------
                         relative delay                         0.647    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.813     3.028    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X196Y482       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y482       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.108 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.365     3.473    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X196Y482       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.776     1.968    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X196Y482       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.968    
    SLICE_X196Y482       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.993    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.473    
                         clock arrival                          1.993    
  -------------------------------------------------------------------
                         relative delay                         1.480    



Id: 11
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.383      2.720


Slack (MET) :             2.720ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.134ns
  Reference Relative Delay:   0.893ns
  Relative CRPR:              0.510ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.383ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.482     2.848    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X172Y540       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y540       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     2.908 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.167     3.075    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X172Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.664     2.879    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X172Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.879    
    SLICE_X172Y541       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.941    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.075    
                         clock arrival                          2.941    
  -------------------------------------------------------------------
                         relative delay                         0.134    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.764     3.093    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X172Y540       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y540       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.174 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.307     3.481    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X172Y540       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.371     2.563    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X172Y540       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.563    
    SLICE_X172Y540       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.588    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.481    
                         clock arrival                          2.588    
  -------------------------------------------------------------------
                         relative delay                         0.893    



Id: 28
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1
                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Slow         0.382      2.721


Slack (MET) :             2.721ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.619ns
  Reference Relative Delay:   1.358ns
  Relative CRPR:              0.491ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.382ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.488     2.854    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X178Y518       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y518       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.914 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.133     3.047    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X178Y518       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        2.151     2.366    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X178Y518       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.366    
    SLICE_X178Y518       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.428    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.047    
                         clock arrival                          2.428    
  -------------------------------------------------------------------
                         relative delay                         0.619    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.770     3.099    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X178Y518       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y518       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.180 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.305     3.485    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X178Y518       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.910     2.102    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X178Y518       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.102    
    SLICE_X178Y518       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.127    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.485    
                         clock arrival                          2.127    
  -------------------------------------------------------------------
                         relative delay                         1.358    



Id: 14
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Slow         0.619      3.381


Slack (MET) :             3.381ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    0.993ns
  Reference Relative Delay:   1.935ns
  Relative CRPR:              0.457ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.619ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.600     2.966    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X186Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y413       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.025 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.180     3.205    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X186Y411       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.936     2.151    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X186Y411       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.151    
    SLICE_X186Y411       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.212    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.205    
                         clock arrival                          2.212    
  -------------------------------------------------------------------
                         relative delay                         0.993    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.902     3.231    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X186Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y413       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.311 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.557     3.868    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X186Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.716     1.908    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X186Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.908    
    SLICE_X186Y413       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     1.933    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.868    
                         clock arrival                          1.933    
  -------------------------------------------------------------------
                         relative delay                         1.935    



Id: 13
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  CLKOUT0               inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.617      3.383


Slack (MET) :             3.383ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -1.181ns
  Reference Relative Delay:  -0.223ns
  Relative CRPR:              0.475ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.617ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.716     1.908    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X185Y412       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y412       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.968 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.137     2.105    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X185Y412       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.895     3.224    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X185Y412       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.224    
    SLICE_X185Y412       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.286    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.105    
                         clock arrival                          3.286    
  -------------------------------------------------------------------
                         relative delay                        -1.181    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.922     2.137    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X185Y412       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y412       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.218 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.544     2.762    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X185Y412       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.594     2.960    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X185Y412       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.960    
    SLICE_X185Y412       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     2.985    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.762    
                         clock arrival                          2.985    
  -------------------------------------------------------------------
                         relative delay                        -0.223    



Id: 9
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Slow         0.522      3.478


Slack (MET) :             3.478ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    0.882ns
  Reference Relative Delay:   1.977ns
  Relative CRPR:              0.619ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.522ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.301     3.071    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X167Y448       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y448       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.130 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.117     3.247    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X167Y446       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.088     2.303    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X167Y446       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.303    
    SLICE_X167Y446       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.365    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.247    
                         clock arrival                          2.365    
  -------------------------------------------------------------------
                         relative delay                         0.882    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.566     3.484    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X167Y448       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y448       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.564 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.461     4.025    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X167Y448       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.831     2.023    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X167Y448       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.023    
    SLICE_X167Y448       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     2.048    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.025    
                         clock arrival                          2.048    
  -------------------------------------------------------------------
                         relative delay                         1.977    



Id: 15
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  user_clk_p            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.508      3.492


Slack (MET) :             3.492ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -1.394ns
  Reference Relative Delay:  -0.280ns
  Relative CRPR:              0.651ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.508ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.832     2.024    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X159Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y413       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.084 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.095     2.179    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X159Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.593     3.511    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X159Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.511    
    SLICE_X159Y413       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.573    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.179    
                         clock arrival                          3.573    
  -------------------------------------------------------------------
                         relative delay                        -1.394    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.061     2.276    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X159Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y413       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.357 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.482     2.839    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X159Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.324     3.094    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X159Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.094    
    SLICE_X159Y413       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     3.119    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.839    
                         clock arrival                          3.119    
  -------------------------------------------------------------------
                         relative delay                        -0.280    



Id: 42
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  CLKOUT0               inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Slow         0.424      3.576


Slack (MET) :             3.576ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -0.897ns
  Reference Relative Delay:  -0.127ns
  Relative CRPR:              0.480ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.424ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.832     2.024    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X172Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y442       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.084 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.176     2.260    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X172Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.766     3.095    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X172Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.095    
    SLICE_X172Y442       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.157    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.260    
                         clock arrival                          3.157    
  -------------------------------------------------------------------
                         relative delay                        -0.897    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.054     2.269    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X172Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y442       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.350 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.390     2.740    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X172Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.476     2.842    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X172Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.842    
    SLICE_X172Y442       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     2.867    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.740    
                         clock arrival                          2.867    
  -------------------------------------------------------------------
                         relative delay                        -0.127    



Id: 10
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  user_clk_p            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Slow         0.421      3.579


Slack (MET) :             3.579ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -1.255ns
  Reference Relative Delay:  -0.314ns
  Relative CRPR:              0.565ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.421ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.829     2.021    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X167Y449       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y449       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     2.081 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.210     2.291    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X165Y450       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.566     3.484    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X165Y450       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.484    
    SLICE_X165Y450       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.546    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.291    
                         clock arrival                          3.546    
  -------------------------------------------------------------------
                         relative delay                        -1.255    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.050     2.265    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X167Y449       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y449       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.344 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.436     2.780    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X167Y449       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.299     3.069    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X167Y449       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.069    
    SLICE_X167Y449       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.094    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.780    
                         clock arrival                          3.094    
  -------------------------------------------------------------------
                         relative delay                        -0.314    



Id: 16
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Slow         0.359      3.641


Slack (MET) :             3.641ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    0.927ns
  Reference Relative Delay:   1.858ns
  Relative CRPR:              0.618ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.359ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.325     3.095    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X160Y414       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y414       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     3.155 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.115     3.270    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X160Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.066     2.281    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X160Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.281    
    SLICE_X160Y413       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.343    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.270    
                         clock arrival                          2.343    
  -------------------------------------------------------------------
                         relative delay                         0.927    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.593     3.511    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X160Y414       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y414       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.592 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.307     3.899    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X160Y414       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.824     2.016    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X160Y414       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.016    
    SLICE_X160Y414       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.041    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.899    
                         clock arrival                          2.041    
  -------------------------------------------------------------------
                         relative delay                         1.858    



Id: 41
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.359      3.641


Slack (MET) :             3.641ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    0.703ns
  Reference Relative Delay:   1.393ns
  Relative CRPR:              0.465ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.359ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.477     2.843    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X173Y444       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y444       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     2.903 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.134     3.037    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X173Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.057     2.272    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X173Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.272    
    SLICE_X173Y442       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.334    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.037    
                         clock arrival                          2.334    
  -------------------------------------------------------------------
                         relative delay                         0.703    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.774     3.103    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X173Y444       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y444       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.184 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.248     3.432    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X173Y444       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.822     2.014    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X173Y444       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.014    
    SLICE_X173Y444       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.039    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.432    
                         clock arrival                          2.039    
  -------------------------------------------------------------------
                         relative delay                         1.393    



Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Mon Sep 30 01:44:49 2024
| Host              : ratio running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_bus_skew -max_path 1 -delay_type max -sort_by_slack -file reports/report_bus_skew.txt -append
| Design            : shell_top_xilinx_u200_u250_mem_eth_dyn
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
32  325       [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       1.744      1.359
34  334       [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       1.679      1.424
35  338       [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       1.473      1.630
33  329       [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       1.149      1.954
5   200       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D}]]
                                                                              Slow              3.103       0.942      2.161
7   209       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D}]]
                                                                              Slow              3.103       0.844      2.259
6   204       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D}]]
                                                                              Slow              3.103       0.783      2.320
8   213       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D}]]
                                                                              Slow              3.103       0.740      2.363
3   192       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]]
                                                                              Slow              3.103       0.735      2.368
1   183       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]]
                                                                              Slow              3.103       0.714      2.389
4   196       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]]
                                                                              Slow              3.103       0.703      2.400
30  313       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.696      2.407
25  291       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.661      2.442
27  300       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.627      2.476
2   187       [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C}]]
                                              [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]]
                                                                              Slow              3.103       0.588      2.515
26  295       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.577      2.526
37  347       [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.571      2.532
17  255       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.543      2.560
12  232       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.528      2.575
21  273       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.512      2.591
24  286       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.509      2.594
23  282       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.506      2.597
20  268       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.482      2.621
22  277       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.481      2.622
38  352       [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.473      2.630
19  264       [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.455      2.648
36  343       [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.443      2.660
18  259       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.437      2.666
44  453       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.433      2.670
43  449       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.428      2.675
31  318       [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.426      2.677
40  373       [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]]
                                              [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.420      2.683
29  309       [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.411      2.692
39  356       [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]]
                                              [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]]
                                                                              Slow              3.103       0.409      2.694
11  228       [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.383      2.720
28  304       [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              3.103       0.382      2.721
14  241       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.619      3.381
13  237       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.617      3.383
9   219       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.522      3.478
15  246       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.508      3.492
42  384       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.424      3.576
10  223       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.421      3.579
16  250       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.359      3.641
41  380       [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]]
                                              [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]]
                                                                              Slow              4.000       0.359      3.641


2. Bus Skew Report Per Constraint
---------------------------------

Id: 32
set_bus_skew -from [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      w_xhip_pcie_user_clk  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                            template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         1.744      1.359


Slack (MET) :             1.359ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    2.698ns
  Reference Relative Delay:   0.857ns
  Relative CRPR:              0.385ns
  Uncertainty:                0.046ns
  Inter-SLR Compensation:     0.242ns
  Actual Bus Skew:            1.744ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty + Inter-SLR Compensation)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.784     2.999    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X190Y506       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y506       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.078 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=2, routed)           1.590     4.668    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLR Crossing[2->1]   
    SLICE_X184Y450       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.753     1.945    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X184Y450       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     1.945    
    SLICE_X184Y450       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     1.970    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           4.668    
                         clock arrival                          1.970    
  -------------------------------------------------------------------
                         relative delay                         2.698    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.491     2.683    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X190Y506       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y506       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.743 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.380     3.123    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X188Y509       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.989     2.204    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X188Y509       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.204    
    SLICE_X188Y509       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.266    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.123    
                         clock arrival                          2.266    
  -------------------------------------------------------------------
                         relative delay                         0.857    



Id: 34
set_bus_skew -from [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      w_xhip_pcie_user_clk  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                                                                            template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         1.679      1.424


Slack (MET) :             1.424ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    2.604ns
  Reference Relative Delay:   0.833ns
  Relative CRPR:              0.386ns
  Uncertainty:                0.046ns
  Inter-SLR Compensation:     0.247ns
  Actual Bus Skew:            1.679ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty + Inter-SLR Compensation)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.804     3.019    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X187Y496       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y496       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.098 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/Q
                         net (fo=3, routed)           1.517     4.615    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[3]
    SLR Crossing[2->1]   
    SLICE_X178Y426       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.794     1.986    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X178Y426       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.986    
    SLICE_X178Y426       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.011    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           4.615    
                         clock arrival                          2.011    
  -------------------------------------------------------------------
                         relative delay                         2.604    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.505     2.697    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X187Y496       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y496       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.756 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.370     3.126    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X188Y496       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.016     2.231    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X188Y496       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.231    
    SLICE_X188Y496       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.293    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.126    
                         clock arrival                          2.293    
  -------------------------------------------------------------------
                         relative delay                         0.833    



Id: 35
set_bus_skew -from [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Slow         1.473      1.630


Slack (MET) :             1.630ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.362ns
  Reference Relative Delay:  -0.401ns
  Relative CRPR:              0.442ns
  Uncertainty:                0.046ns
  Inter-SLR Compensation:     0.105ns
  Actual Bus Skew:            1.473ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty + Inter-SLR Compensation)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.024     2.239    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X181Y430       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y430       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.320 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           1.643     3.963    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLR Crossing[1->2]   
    SLICE_X166Y519       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.384     2.576    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X166Y519       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.576    
    SLICE_X166Y519       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.601    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.963    
                         clock arrival                          2.601    
  -------------------------------------------------------------------
                         relative delay                         1.362    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.789     1.981    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X181Y430       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y430       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.040 r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=6, routed)           0.591     2.631    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLR Crossing[1->2]   
    SLICE_X179Y495       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.756     2.971    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X179Y495       FDRE                                         r  template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.971    
    SLICE_X179Y495       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.032    template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.631    
                         clock arrival                          3.032    
  -------------------------------------------------------------------
                         relative delay                        -0.401    



Id: 33
set_bus_skew -from [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                            template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Slow         1.149      1.954


Slack (MET) :             1.954ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.068ns
  Reference Relative Delay:  -0.379ns
  Relative CRPR:              0.451ns
  Uncertainty:                0.046ns
  Inter-SLR Compensation:     0.106ns
  Actual Bus Skew:            1.149ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty + Inter-SLR Compensation)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.991     2.206    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X181Y442       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y442       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.287 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           1.436     3.723    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLR Crossing[1->2]   
    SLICE_X181Y509       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.438     2.630    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X181Y509       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     2.630    
    SLICE_X181Y509       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.655    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.723    
                         clock arrival                          2.655    
  -------------------------------------------------------------------
                         relative delay                         1.068    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.770     1.962    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X181Y442       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y442       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.021 r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=6, routed)           0.607     2.628    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLR Crossing[1->2]   
    SLICE_X181Y510       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.730     2.945    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X181Y510       FDRE                                         r  template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.945    
    SLICE_X181Y510       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.007    template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.628    
                         clock arrival                          3.007    
  -------------------------------------------------------------------
                         relative delay                        -0.379    



Id: 5
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D
                                                                                                            Slow         0.942      2.161


Slack (MET) :             2.161ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.700ns
  Reference Relative Delay:   0.676ns
  Relative CRPR:              0.380ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.942ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.359     3.277    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.941     0.336 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.581    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.609 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.973     3.582    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X172Y575       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y575       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.663 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=6, routed)           0.614     4.277    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X172Y574       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.360     2.552    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X172Y574       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.552    
    SLICE_X172Y574       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     2.577    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.277    
                         clock arrival                          2.577    
  -------------------------------------------------------------------
                         relative delay                         1.700    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.123     2.893    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.464     0.429 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.644    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.668 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.661     3.329    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X170Y573       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y573       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.387 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[8]/Q
                         net (fo=2, routed)           0.201     3.588    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[7]
    SLICE_X170Y573       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.635     2.850    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X170Y573       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]/C
                         clock pessimism              0.000     2.850    
    SLICE_X170Y573       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.912    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[7]
  -------------------------------------------------------------------
                         data arrival                           3.588    
                         clock arrival                          2.912    
  -------------------------------------------------------------------
                         relative delay                         0.676    



Id: 7
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[7]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[6]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 7

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Slow         0.844      2.259


Slack (MET) :             2.259ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.123ns
  Reference Relative Delay:  -0.924ns
  Relative CRPR:              0.501ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.844ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.684     2.899    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X162Y623       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y623       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.977 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[6]/Q
                         net (fo=3, routed)           0.523     3.500    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[5]
    SLICE_X162Y623       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.123     2.893    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.464     0.429 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.644    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.668 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.684     3.352    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X162Y623       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]/C
                         clock pessimism              0.000     3.352    
    SLICE_X162Y623       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.377    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[5]
  -------------------------------------------------------------------
                         data arrival                           3.500    
                         clock arrival                          3.377    
  -------------------------------------------------------------------
                         relative delay                         0.123    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.397     2.589    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X162Y625       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y625       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.649 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=6, routed)           0.106     2.755    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X163Y624       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.359     3.277    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.941     0.336 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.581    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.609 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        3.008     3.617    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X163Y624       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.617    
    SLICE_X163Y624       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.679    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.755    
                         clock arrival                          3.679    
  -------------------------------------------------------------------
                         relative delay                        -0.924    



Id: 6
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D
                                                                                                            Slow         0.783      2.320


Slack (MET) :             2.320ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.084ns
  Reference Relative Delay:  -0.836ns
  Relative CRPR:              0.435ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.783ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.647     2.862    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X172Y578       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y578       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.941 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/Q
                         net (fo=5, routed)           0.514     3.455    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[4]
    SLICE_X169Y577       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.123     2.893    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.464     0.429 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.644    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.668 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.678     3.346    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X169Y577       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/C
                         clock pessimism              0.000     3.346    
    SLICE_X169Y577       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     3.371    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           3.455    
                         clock arrival                          3.371    
  -------------------------------------------------------------------
                         relative delay                         0.084    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.354     2.546    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X172Y577       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y577       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.605 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[8]/Q
                         net (fo=2, routed)           0.200     2.805    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[7]
    SLICE_X172Y577       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.359     3.277    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.941     0.336 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.581    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.609 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.970     3.579    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X172Y577       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]/C
                         clock pessimism              0.000     3.579    
    SLICE_X172Y577       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.641    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[7]
  -------------------------------------------------------------------
                         data arrival                           2.805    
                         clock arrival                          3.641    
  -------------------------------------------------------------------
                         relative delay                        -0.836    



Id: 8
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[7]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[6]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 7

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Slow         0.740      2.363


Slack (MET) :             2.363ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.421ns
  Reference Relative Delay:   0.588ns
  Relative CRPR:              0.391ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.740ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.359     3.277    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.941     0.336 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.581    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.609 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.970     3.579    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X160Y630       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y630       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.658 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[6]/Q
                         net (fo=3, routed)           0.356     4.014    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[5]
    SLICE_X160Y630       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.376     2.568    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X160Y630       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]/C
                         clock pessimism              0.000     2.568    
    SLICE_X160Y630       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.593    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[5]
  -------------------------------------------------------------------
                         data arrival                           4.014    
                         clock arrival                          2.593    
  -------------------------------------------------------------------
                         relative delay                         1.421    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.123     2.893    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.464     0.429 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.644    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.668 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.672     3.340    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X160Y628       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y628       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.399 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=6, routed)           0.158     3.557    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X160Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.692     2.907    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X160Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.907    
    SLICE_X160Y629       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.969    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.557    
                         clock arrival                          2.969    
  -------------------------------------------------------------------
                         relative delay                         0.588    



Id: 3
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         0.735      2.368


Slack (MET) :             2.368ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.635ns
  Reference Relative Delay:   0.665ns
  Relative CRPR:              0.533ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.735ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.359     3.277    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.941     0.336 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.581    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.609 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        3.007     3.616    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X173Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y629       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.697 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=3, routed)           0.548     4.245    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X173Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.393     2.585    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/wrclk
    SLICE_X173Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.585    
    SLICE_X173Y629       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.610    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.245    
                         clock arrival                          2.610    
  -------------------------------------------------------------------
                         relative delay                         1.635    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.123     2.893    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.464     0.429 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.644    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.668 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.684     3.352    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X173Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y629       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.411 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=5, routed)           0.244     3.655    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X173Y628       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.713     2.928    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/wrclk
    SLICE_X173Y628       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.928    
    SLICE_X173Y628       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.990    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.655    
                         clock arrival                          2.990    
  -------------------------------------------------------------------
                         relative delay                         0.665    



Id: 1
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0_1             gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         0.714      2.389


Slack (MET) :             2.389ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.444ns
  Reference Relative Delay:   0.566ns
  Relative CRPR:              0.463ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.714ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.359     3.277    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.941     0.336 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.581    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.609 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        3.007     3.616    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X171Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y607       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.695 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=3, routed)           0.396     4.091    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X171Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.430     2.622    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X171Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.622    
    SLICE_X171Y607       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.647    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.091    
                         clock arrival                          2.647    
  -------------------------------------------------------------------
                         relative delay                         1.444    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.123     2.893    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.464     0.429 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.644    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.668 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.697     3.365    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X171Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y607       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     3.424 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=5, routed)           0.112     3.536    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X170Y606       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.693     2.908    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X170Y606       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.908    
    SLICE_X170Y606       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.970    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.536    
                         clock arrival                          2.970    
  -------------------------------------------------------------------
                         relative delay                         0.566    



Id: 4
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                                                            Slow         0.703      2.400


Slack (MET) :             2.400ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.109ns
  Reference Relative Delay:  -0.773ns
  Relative CRPR:              0.477ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.703ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.694     2.909    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/wrclk
    SLICE_X169Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y629       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.989 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           0.496     3.485    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X171Y630       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.123     2.893    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.464     0.429 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.644    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.668 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.683     3.351    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X171Y630       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.351    
    SLICE_X171Y630       FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     3.376    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.485    
                         clock arrival                          3.376    
  -------------------------------------------------------------------
                         relative delay                         0.109    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.401     2.593    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/wrclk
    SLICE_X169Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y629       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.653 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.229     2.882    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X169Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.359     3.277    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.941     0.336 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.581    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.609 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.984     3.593    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X169Y629       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     3.593    
    SLICE_X169Y629       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.655    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.882    
                         clock arrival                          3.655    
  -------------------------------------------------------------------
                         relative delay                        -0.773    



Id: 30
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Slow         0.696      2.407


Slack (MET) :             2.407ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.792ns
  Reference Relative Delay:   0.463ns
  Relative CRPR:              0.679ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.696ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.637     3.555    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X152Y595       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y595       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.635 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.695     4.330    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X152Y595       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.321     2.513    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X152Y595       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.513    
    SLICE_X152Y595       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     2.538    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.330    
                         clock arrival                          2.538    
  -------------------------------------------------------------------
                         relative delay                         1.792    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.365     3.135    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X152Y595       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y595       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.194 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.153     3.347    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X152Y596       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.607     2.822    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X152Y596       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.822    
    SLICE_X152Y596       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.884    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.347    
                         clock arrival                          2.884    
  -------------------------------------------------------------------
                         relative delay                         0.463    



Id: 25
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2
                      CLKOUT0               g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         0.661      2.442


Slack (MET) :             2.442ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.342ns
  Reference Relative Delay:  -0.687ns
  Relative CRPR:              0.502ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.661ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        2.441     2.656    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[2->1]   
    SLICE_X173Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y466       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.737 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.480     3.217    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X173Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.484     2.850    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X173Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.850    
    SLICE_X173Y466       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.875    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.217    
                         clock arrival                          2.875    
  -------------------------------------------------------------------
                         relative delay                         0.342    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        2.170     2.362    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[2->1]   
    SLICE_X173Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y466       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.421 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.074     2.495    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X173Y465       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.791     3.120    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X173Y465       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.120    
    SLICE_X173Y465       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.182    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.495    
                         clock arrival                          3.182    
  -------------------------------------------------------------------
                         relative delay                        -0.687    



Id: 27
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1
                      CLKOUT0               g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.627      2.476


Slack (MET) :             2.476ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.006ns
  Reference Relative Delay:  -0.843ns
  Relative CRPR:              0.344ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.627ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        2.161     2.376    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X179Y540       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y540       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.453 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.488     2.941    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X179Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.556     2.922    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X179Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.922    
    SLICE_X179Y541       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.947    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.941    
                         clock arrival                          2.947    
  -------------------------------------------------------------------
                         relative delay                        -0.006    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.917     2.109    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X179Y540       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y540       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.169 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.166     2.335    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X179Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.787     3.116    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X179Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.116    
    SLICE_X179Y532       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.178    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.335    
                         clock arrival                          3.178    
  -------------------------------------------------------------------
                         relative delay                        -0.843    



Id: 2
set_bus_skew -from [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C}]] -to [get_pins [list {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      CLKOUT0_1             template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Slow         0.588      2.515


Slack (MET) :             2.515ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Reference Source:       template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.059ns
  Reference Relative Delay:  -0.867ns
  Relative CRPR:              0.519ns
  Uncertainty:                0.299ns
  Actual Bus Skew:            0.588ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.693     2.908    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X170Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y607       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.988 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=3, routed)           0.350     3.338    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X170Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.123     2.893    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.464     0.429 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.644    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.668 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        2.704     3.372    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X170Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.372    
    SLICE_X170Y607       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.397    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.338    
                         clock arrival                          3.397    
  -------------------------------------------------------------------
                         relative delay                        -0.059    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.412     2.604    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X170Y607       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y607       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.665 r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=5, routed)           0.161     2.826    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X170Y608       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.359     3.277    b_generated_custom_clk.inst_pll_generic/clk_ref
    MMCM_X0Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.941     0.336 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.581    b_generated_custom_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y100        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.609 r  b_generated_custom_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X3Y7 (CLOCK_ROOT)    net (fo=6019, routed)        3.022     3.631    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X170Y608       FDRE                                         r  template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.631    
    SLICE_X170Y608       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.693    template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.826    
                         clock arrival                          3.693    
  -------------------------------------------------------------------
                         relative delay                        -0.867    



Id: 26
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2
                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Slow         0.577      2.526


Slack (MET) :             2.526ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.313ns
  Reference Relative Delay:   0.352ns
  Relative CRPR:              0.518ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.577ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.781     3.110    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X172Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y466       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.191 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.520     3.711    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X172Y467       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        2.181     2.373    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[2->1]   
    SLICE_X172Y467       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.373    
    SLICE_X172Y467       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.398    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.711    
                         clock arrival                          2.398    
  -------------------------------------------------------------------
                         relative delay                         1.313    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.484     2.850    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X172Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y466       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     2.910 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.162     3.072    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X172Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        2.443     2.658    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[2->1]   
    SLICE_X172Y466       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.658    
    SLICE_X172Y466       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.720    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.072    
                         clock arrival                          2.720    
  -------------------------------------------------------------------
                         relative delay                         0.352    



Id: 37
set_bus_skew -from [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      w_xhip_pcie_user_clk  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                            template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Slow         0.571      2.532


Slack (MET) :             2.532ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.579ns
  Reference Relative Delay:   0.536ns
  Relative CRPR:              0.518ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.571ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.781     2.996    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X189Y500       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y500       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.076 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.514     3.590    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X189Y500       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.794     1.986    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X189Y500       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.986    
    SLICE_X189Y500       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.011    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.590    
                         clock arrival                          2.011    
  -------------------------------------------------------------------
                         relative delay                         1.579    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.491     2.683    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X189Y500       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y500       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.744 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=5, routed)           0.099     2.843    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X190Y501       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.030     2.245    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X190Y501       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.245    
    SLICE_X190Y501       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.307    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.843    
                         clock arrival                          2.307    
  -------------------------------------------------------------------
                         relative delay                         0.536    



Id: 17
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Slow         0.543      2.560


Slack (MET) :             2.560ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.546ns
  Reference Relative Delay:   0.456ns
  Relative CRPR:              0.592ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.543ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.684     3.602    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X153Y600       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y600       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.683 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.403     4.086    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X153Y599       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.323     2.515    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X153Y599       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.515    
    SLICE_X153Y599       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.540    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.086    
                         clock arrival                          2.540    
  -------------------------------------------------------------------
                         relative delay                         1.546    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.392     3.162    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X153Y600       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y600       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     3.222 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.153     3.375    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X153Y600       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.642     2.857    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X153Y600       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.857    
    SLICE_X153Y600       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.919    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.375    
                         clock arrival                          2.919    
  -------------------------------------------------------------------
                         relative delay                         0.456    



Id: 12
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      CLKOUT0               g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Slow         0.528      2.575


Slack (MET) :             2.575ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.594ns
  Reference Relative Delay:  -0.340ns
  Relative CRPR:              0.540ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.528ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.647     2.862    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X170Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y541       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.943 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.532     3.475    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X170Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.490     2.856    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X170Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.856    
    SLICE_X170Y541       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     2.881    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.475    
                         clock arrival                          2.881    
  -------------------------------------------------------------------
                         relative delay                         0.594    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.370     2.562    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X170Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y541       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.622 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.214     2.836    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X170Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.785     3.114    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X170Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.114    
    SLICE_X170Y541       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.176    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.836    
                         clock arrival                          3.176    
  -------------------------------------------------------------------
                         relative delay                        -0.340    



Id: 21
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1
                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         0.512      2.591


Slack (MET) :             2.591ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.455ns
  Reference Relative Delay:   0.637ns
  Relative CRPR:              0.440ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.512ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.915     3.244    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X204Y607       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y607       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.325 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.342     3.667    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X204Y607       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.995     2.187    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X204Y607       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.187    
    SLICE_X204Y607       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     2.212    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.667    
                         clock arrival                          2.212    
  -------------------------------------------------------------------
                         relative delay                         1.455    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.620     2.986    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X204Y607       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y607       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.045 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.125     3.170    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X202Y605       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        2.256     2.471    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X202Y605       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.471    
    SLICE_X202Y605       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.533    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.170    
                         clock arrival                          2.533    
  -------------------------------------------------------------------
                         relative delay                         0.637    



Id: 24
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Slow         0.509      2.594


Slack (MET) :             2.594ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.020ns
  Reference Relative Delay:   0.128ns
  Relative CRPR:              0.518ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.509ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.709     3.038    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X174Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y533       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.118 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.514     3.632    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X173Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.395     2.587    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X173Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.587    
    SLICE_X173Y533       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.612    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.632    
                         clock arrival                          2.612    
  -------------------------------------------------------------------
                         relative delay                         1.020    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.434     2.800    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X174Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y533       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.860 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.239     3.099    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X174Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.694     2.909    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X174Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.909    
    SLICE_X174Y533       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.971    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.099    
                         clock arrival                          2.971    
  -------------------------------------------------------------------
                         relative delay                         0.128    



Id: 23
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      CLKOUT0               g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         0.506      2.597


Slack (MET) :             2.597ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.475ns
  Reference Relative Delay:  -0.361ns
  Relative CRPR:              0.465ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.506ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.676     2.891    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X172Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y533       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.972 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.335     3.307    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X172Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.441     2.807    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X172Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.807    
    SLICE_X172Y533       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.832    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.307    
                         clock arrival                          2.832    
  -------------------------------------------------------------------
                         relative delay                         0.475    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.389     2.581    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X172Y533       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y533       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.640 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.114     2.754    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X173Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.724     3.053    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X173Y532       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.053    
    SLICE_X173Y532       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.115    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.754    
                         clock arrival                          3.115    
  -------------------------------------------------------------------
                         relative delay                        -0.361    



Id: 20
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2
                      CLKOUT0               g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Slow         0.482      2.621


Slack (MET) :             2.621ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.096ns
  Reference Relative Delay:  -0.709ns
  Relative CRPR:              0.458ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.482ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        2.385     2.600    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[2->1]   
    SLICE_X178Y470       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y470       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.681 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.343     3.024    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X178Y470       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.537     2.903    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X178Y470       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.903    
    SLICE_X178Y470       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.928    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.024    
                         clock arrival                          2.928    
  -------------------------------------------------------------------
                         relative delay                         0.096    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        2.117     2.309    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[2->1]   
    SLICE_X178Y470       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y470       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.369 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.179     2.548    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X180Y471       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.867     3.196    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X180Y471       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.196    
    SLICE_X180Y471       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.257    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.548    
                         clock arrival                          3.257    
  -------------------------------------------------------------------
                         relative delay                        -0.709    



Id: 22
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1
                      CLKOUT0               g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Slow         0.481      2.622


Slack (MET) :             2.622ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.055ns
  Reference Relative Delay:  -0.842ns
  Relative CRPR:              0.440ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.481ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        2.247     2.462    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X197Y601       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y601       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.539 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.412     2.951    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X191Y601       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.615     2.981    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X191Y601       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.981    
    SLICE_X191Y601       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.006    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.951    
                         clock arrival                          3.006    
  -------------------------------------------------------------------
                         relative delay                        -0.055    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.997     2.189    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X197Y601       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y601       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.249 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.218     2.467    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X197Y601       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.918     3.247    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X197Y601       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.247    
    SLICE_X197Y601       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.309    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.467    
                         clock arrival                          3.309    
  -------------------------------------------------------------------
                         relative delay                        -0.842    



Id: 38
set_bus_skew -from [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Slow         0.473      2.630


Slack (MET) :             2.630ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.111ns
  Reference Relative Delay:  -0.999ns
  Relative CRPR:              0.462ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.473ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.982     2.197    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X198Y483       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y483       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.277 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=4, routed)           0.342     2.619    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X199Y483       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.513     2.705    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X199Y483       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.705    
    SLICE_X199Y483       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.730    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.619    
                         clock arrival                          2.730    
  -------------------------------------------------------------------
                         relative delay                        -0.111    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.768     1.960    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X198Y483       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y483       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.021 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.067     2.088    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X198Y484       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.810     3.025    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X198Y484       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.025    
    SLICE_X198Y484       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.087    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.088    
                         clock arrival                          3.087    
  -------------------------------------------------------------------
                         relative delay                        -0.999    



Id: 19
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2
                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.455      2.648


Slack (MET) :             2.648ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Reference Source:       g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.294ns
  Reference Relative Delay:   0.469ns
  Relative CRPR:              0.504ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.455ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.830     3.159    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X178Y471       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y471       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.240 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.394     3.634    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X178Y472       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        2.123     2.315    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[2->1]   
    SLICE_X178Y472       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.315    
    SLICE_X178Y472       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.340    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.634    
                         clock arrival                          2.340    
  -------------------------------------------------------------------
                         relative delay                         1.294    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.540     2.906    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X178Y471       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y471       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.966 r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.160     3.126    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X178Y471       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y46  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y269       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1561, routed)        2.380     2.595    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[2->1]   
    SLICE_X178Y471       FDRE                                         r  g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.595    
    SLICE_X178Y471       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.657    g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.126    
                         clock arrival                          2.657    
  -------------------------------------------------------------------
                         relative delay                         0.469    



Id: 36
set_bus_skew -from [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         0.443      2.660


Slack (MET) :             2.660ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.010ns
  Reference Relative Delay:  -0.906ns
  Relative CRPR:              0.520ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.443ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.018     2.233    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X189Y502       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y502       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.314 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.415     2.729    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X189Y503       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.502     2.694    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X189Y503       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.694    
    SLICE_X189Y503       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.719    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.729    
                         clock arrival                          2.719    
  -------------------------------------------------------------------
                         relative delay                         0.010    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.790     1.982    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X190Y502       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y502       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.040 r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.143     2.183    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X190Y503       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.812     3.027    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X190Y503       FDRE                                         r  template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.027    
    SLICE_X190Y503       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.089    template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.183    
                         clock arrival                          3.089    
  -------------------------------------------------------------------
                         relative delay                        -0.906    



Id: 18
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      user_clk_p            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Slow         0.437      2.666


Slack (MET) :             2.666ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.129ns
  Reference Relative Delay:  -0.958ns
  Relative CRPR:              0.696ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.437ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.653     2.868    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X153Y602       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y602       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.949 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.358     3.307    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X153Y602       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.383     3.153    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X153Y602       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.153    
    SLICE_X153Y602       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     3.178    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.307    
                         clock arrival                          3.178    
  -------------------------------------------------------------------
                         relative delay                         0.129    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.370     2.562    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X153Y602       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y602       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.621 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.074     2.695    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X153Y601       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.673     3.591    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X153Y601       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.591    
    SLICE_X153Y601       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.653    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.695    
                         clock arrival                          3.653    
  -------------------------------------------------------------------
                         relative delay                        -0.958    



Id: 44
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42
                      gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Slow         0.433      2.670


Slack (MET) :             2.670ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.668ns
  Reference Relative Delay:  -1.500ns
  Relative CRPR:              0.445ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.433ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42
    BUFG_GT_X1Y271       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         1.509     1.724    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X216Y635       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y635       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     1.803 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.342     2.145    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X216Y633       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.596     2.788    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X216Y633       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     2.788    
    SLICE_X216Y633       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.813    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.145    
                         clock arrival                          2.813    
  -------------------------------------------------------------------
                         relative delay                        -0.668    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42
    BUFG_GT_X1Y271       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         1.324     1.516    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X216Y635       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y635       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.576 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=4, routed)           0.134     1.710    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X217Y633       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.933     3.148    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X217Y633       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.148    
    SLICE_X217Y633       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     3.210    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.710    
                         clock arrival                          3.210    
  -------------------------------------------------------------------
                         relative delay                        -1.500    



Id: 43
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42
                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Slow         0.428      2.675


Slack (MET) :             2.675ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    2.037ns
  Reference Relative Delay:   1.151ns
  Relative CRPR:              0.504ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.428ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.966     3.181    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X224Y635       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y635       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.262 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/Q
                         net (fo=3, routed)           0.343     3.605    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[3]
    SLICE_X224Y635       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42
    BUFG_GT_X1Y271       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         1.351     1.543    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X224Y635       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.543    
    SLICE_X224Y635       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.568    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.605    
                         clock arrival                          1.568    
  -------------------------------------------------------------------
                         relative delay                         2.037    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.660     2.852    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X224Y635       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X224Y635       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.911 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.067     2.978    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X224Y636       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_42
    BUFG_GT_X1Y271       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X7Y10 (CLOCK_ROOT)   net (fo=760, routed)         1.550     1.765    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X224Y636       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     1.765    
    SLICE_X224Y636       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     1.827    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.978    
                         clock arrival                          1.827    
  -------------------------------------------------------------------
                         relative delay                         1.151    



Id: 31
set_bus_skew -from [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1
                                            template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                            template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                                                            Slow         0.426      2.677


Slack (MET) :             2.677ns  (requirement - actual skew)
  Endpoint Source:        template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Reference Source:       template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.517ns
  Reference Relative Delay:  -0.319ns
  Relative CRPR:              0.456ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.426ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.037     2.252    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X190Y494       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y494       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.331 r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=6, routed)           0.365     2.696    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X190Y492       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.962     2.154    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X190Y492       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.154    
    SLICE_X190Y492       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.179    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.696    
                         clock arrival                          2.179    
  -------------------------------------------------------------------
                         relative delay                         0.517    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.791     1.983    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X190Y490       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y490       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.041 r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=2, routed)           0.124     2.165    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLICE_X190Y490       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        2.207     2.422    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X190Y490       FDRE                                         r  template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     2.422    
    SLICE_X190Y490       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.484    template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.165    
                         clock arrival                          2.484    
  -------------------------------------------------------------------
                         relative delay                        -0.319    



Id: 40
set_bus_skew -from [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[4]/C} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C}]] -to [get_pins [list {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[3]/D} {template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                                                                            template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Slow         0.420      2.683


Slack (MET) :             2.683ns  (requirement - actual skew)
  Endpoint Source:        template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:   -0.066ns
  Reference Relative Delay:  -0.964ns
  Relative CRPR:              0.525ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.420ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.012     2.227    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X189Y497       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y497       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.306 r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[5]/Q
                         net (fo=2, routed)           0.346     2.652    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[4]
    SLICE_X189Y497       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.501     2.693    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X189Y497       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]/C
                         clock pessimism              0.000     2.693    
    SLICE_X189Y497       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.718    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.652    
                         clock arrival                          2.718    
  -------------------------------------------------------------------
                         relative delay                        -0.066    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.791     1.983    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X189Y497       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y497       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.044 r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=5, routed)           0.068     2.112    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X189Y498       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.799     3.014    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X189Y498       FDRE                                         r  template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.014    
    SLICE_X189Y498       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.076    template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.112    
                         clock arrival                          3.076    
  -------------------------------------------------------------------
                         relative delay                        -0.964    



Id: 29
set_bus_skew -from [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      user_clk_p            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                                                            Slow         0.411      2.692


Slack (MET) :             2.692ns  (requirement - actual skew)
  Endpoint Source:        template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.150ns
  Reference Relative Delay:  -0.925ns
  Relative CRPR:              0.709ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.411ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.596     2.811    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X151Y594       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y594       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.891 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.417     3.308    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X151Y594       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.363     3.133    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X151Y594       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.133    
    SLICE_X151Y594       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.158    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.308    
                         clock arrival                          3.158    
  -------------------------------------------------------------------
                         relative delay                         0.150    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.318     2.510    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X151Y594       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y594       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.570 r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.126     2.696    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X151Y594       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.641     3.559    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLR Crossing[1->2]   
    SLICE_X151Y594       FDRE                                         r  template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.559    
    SLICE_X151Y594       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.621    template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.696    
                         clock arrival                          3.621    
  -------------------------------------------------------------------
                         relative delay                        -0.925    



Id: 39
set_bus_skew -from [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[5]/C}]] -to [get_pins [list {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D} {template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[4]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                      w_xhip_pcie_user_clk  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                                                                            template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Slow         0.409      2.694


Slack (MET) :             2.694ns  (requirement - actual skew)
  Endpoint Source:        template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Endpoint Destination:   template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Destination:  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.480ns
  Reference Relative Delay:   0.647ns
  Relative CRPR:              0.470ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.409ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.813     3.028    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X196Y482       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y482       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.108 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[4]/Q
                         net (fo=3, routed)           0.365     3.473    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[3]
    SLICE_X196Y482       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.776     1.968    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X196Y482       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]/C
                         clock pessimism              0.000     1.968    
    SLICE_X196Y482       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.993    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.473    
                         clock arrival                          1.993    
  -------------------------------------------------------------------
                         relative delay                         1.480    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.518     2.710    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X196Y482       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y482       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.771 r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=5, routed)           0.162     2.933    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X195Y481       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.009     2.224    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLR Crossing[1->2]   
    SLICE_X195Y481       FDRE                                         r  template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.224    
    SLICE_X195Y481       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.286    template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.933    
                         clock arrival                          2.286    
  -------------------------------------------------------------------
                         relative delay                         0.647    



Id: 11
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Slow         0.383      2.720


Slack (MET) :             2.720ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Reference Source:       g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    0.893ns
  Reference Relative Delay:   0.134ns
  Relative CRPR:              0.510ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.383ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.764     3.093    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X172Y540       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y540       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.174 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.307     3.481    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X172Y540       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.371     2.563    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X172Y540       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.563    
    SLICE_X172Y540       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.588    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.481    
                         clock arrival                          2.588    
  -------------------------------------------------------------------
                         relative delay                         0.893    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.482     2.848    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLR Crossing[1->2]   
    SLICE_X172Y540       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y540       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     2.908 r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.167     3.075    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X172Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y44  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y284       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=83140, routed)       2.664     2.879    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X172Y541       FDRE                                         r  g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.879    
    SLICE_X172Y541       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.941    g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.075    
                         clock arrival                          2.941    
  -------------------------------------------------------------------
                         relative delay                         0.134    



Id: 28
set_bus_skew -from [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 3.103 -quiet
Requirement: 3.103ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1
                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                            g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                                                            Slow         0.382      2.721


Slack (MET) :             2.721ns  (requirement - actual skew)
  Endpoint Source:        g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Reference Source:       g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.103ns
  Endpoint Relative Delay:    1.358ns
  Reference Relative Delay:   0.619ns
  Relative CRPR:              0.491ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.382ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.770     3.099    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X178Y518       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y518       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.180 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.305     3.485    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X178Y518       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        1.910     2.102    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X178Y518       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.102    
    SLICE_X178Y518       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.127    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.485    
                         clock arrival                          2.127    
  -------------------------------------------------------------------
                         relative delay                         1.358    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.488     2.854    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLR Crossing[1->2]   
    SLICE_X178Y518       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y518       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.914 r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.133     3.047    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X178Y518       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y45  GTYE4_CHANNEL                0.000     0.000 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_64
    BUFG_GT_X1Y265       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst/gen_gtwizard_gtye4_top.xilinx_x_gig_eth_pma_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X6Y9 (CLOCK_ROOT)    net (fo=1903, routed)        2.151     2.366    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X178Y518       FDRE                                         r  g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.366    
    SLICE_X178Y518       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.428    g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.047    
                         clock arrival                          2.428    
  -------------------------------------------------------------------
                         relative delay                         0.619    



Id: 14
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Slow         0.619      3.381


Slack (MET) :             3.381ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.935ns
  Reference Relative Delay:   0.993ns
  Relative CRPR:              0.457ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.619ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.902     3.231    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X186Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y413       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.311 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.557     3.868    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X186Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.716     1.908    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X186Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     1.908    
    SLICE_X186Y413       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     1.933    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.868    
                         clock arrival                          1.933    
  -------------------------------------------------------------------
                         relative delay                         1.935    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.600     2.966    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X186Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y413       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.025 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.180     3.205    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X186Y411       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.936     2.151    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X186Y411       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.151    
    SLICE_X186Y411       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.212    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.205    
                         clock arrival                          2.212    
  -------------------------------------------------------------------
                         relative delay                         0.993    



Id: 13
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  CLKOUT0               inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Slow         0.617      3.383


Slack (MET) :             3.383ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -0.223ns
  Reference Relative Delay:  -1.181ns
  Relative CRPR:              0.475ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.617ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.922     2.137    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X185Y412       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y412       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.218 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.544     2.762    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X185Y412       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.594     2.960    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X185Y412       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.960    
    SLICE_X185Y412       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     2.985    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.762    
                         clock arrival                          2.985    
  -------------------------------------------------------------------
                         relative delay                        -0.223    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.716     1.908    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X185Y412       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y412       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.968 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.137     2.105    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X185Y412       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.895     3.224    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X185Y412       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.224    
    SLICE_X185Y412       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.286    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.105    
                         clock arrival                          3.286    
  -------------------------------------------------------------------
                         relative delay                        -1.181    



Id: 9
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                                                                                                            Slow         0.522      3.478


Slack (MET) :             3.478ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.977ns
  Reference Relative Delay:   0.882ns
  Relative CRPR:              0.619ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.522ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.566     3.484    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X167Y448       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y448       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.564 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.461     4.025    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X167Y448       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.831     2.023    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X167Y448       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.023    
    SLICE_X167Y448       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     2.048    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.025    
                         clock arrival                          2.048    
  -------------------------------------------------------------------
                         relative delay                         1.977    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.301     3.071    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X167Y448       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y448       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.130 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/Q
                         net (fo=4, routed)           0.117     3.247    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[0]
    SLICE_X167Y446       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.088     2.303    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X167Y446       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/C
                         clock pessimism              0.000     2.303    
    SLICE_X167Y446       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.365    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.247    
                         clock arrival                          2.365    
  -------------------------------------------------------------------
                         relative delay                         0.882    



Id: 15
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  user_clk_p            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Slow         0.508      3.492


Slack (MET) :             3.492ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -0.280ns
  Reference Relative Delay:  -1.394ns
  Relative CRPR:              0.651ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.508ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.061     2.276    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X159Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y413       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.357 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.482     2.839    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X159Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.324     3.094    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X159Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     3.094    
    SLICE_X159Y413       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     3.119    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.839    
                         clock arrival                          3.119    
  -------------------------------------------------------------------
                         relative delay                        -0.280    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.832     2.024    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X159Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y413       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.084 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.095     2.179    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X159Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.593     3.511    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X159Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.511    
    SLICE_X159Y413       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.573    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.179    
                         clock arrival                          3.573    
  -------------------------------------------------------------------
                         relative delay                        -1.394    



Id: 42
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  CLKOUT0               inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Slow         0.424      3.576


Slack (MET) :             3.576ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -0.127ns
  Reference Relative Delay:  -0.897ns
  Relative CRPR:              0.480ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.424ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.054     2.269    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X172Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y442       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.350 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.390     2.740    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X172Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.476     2.842    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X172Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.842    
    SLICE_X172Y442       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     2.867    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.740    
                         clock arrival                          2.867    
  -------------------------------------------------------------------
                         relative delay                        -0.127    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.832     2.024    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X172Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y442       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.084 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.176     2.260    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X172Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.766     3.095    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X172Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.095    
    SLICE_X172Y442       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.157    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.260    
                         clock arrival                          3.157    
  -------------------------------------------------------------------
                         relative delay                        -0.897    



Id: 10
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
w_xhip_pcie_user_clk  user_clk_p            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                                                                                                            Slow         0.421      3.579


Slack (MET) :             3.579ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:   -0.314ns
  Reference Relative Delay:  -1.255ns
  Relative CRPR:              0.565ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.421ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.050     2.265    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X167Y449       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y449       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.344 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.436     2.780    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X167Y449       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.299     3.069    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X167Y449       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     3.069    
    SLICE_X167Y449       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.094    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.780    
                         clock arrival                          3.094    
  -------------------------------------------------------------------
                         relative delay                        -0.314    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.829     2.021    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X167Y449       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y449       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     2.081 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/Q
                         net (fo=4, routed)           0.210     2.291    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[0]
    SLICE_X165Y450       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.566     3.484    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X165Y450       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/C
                         clock pessimism              0.000     3.484    
    SLICE_X165Y450       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.546    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.291    
                         clock arrival                          3.546    
  -------------------------------------------------------------------
                         relative delay                        -1.255    



Id: 16
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
user_clk_p            w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                                                                                                            Slow         0.359      3.641


Slack (MET) :             3.641ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_p)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.858ns
  Reference Relative Delay:   0.927ns
  Relative CRPR:              0.618ns
  Uncertainty:                0.046ns
  Actual Bus Skew:            0.359ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.593     3.511    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X160Y414       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y414       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.592 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[3]/Q
                         net (fo=2, routed)           0.307     3.899    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[2]
    SLICE_X160Y414       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.824     2.016    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X160Y414       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.016    
    SLICE_X160Y414       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.041    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.899    
                         clock arrival                          2.041    
  -------------------------------------------------------------------
                         relative delay                         1.858    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_p rise edge)
                                                      0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1610, routed)        2.325     3.095    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/clk
    SLICE_X160Y414       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y414       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     3.155 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_wr/q_reg[2]/Q
                         net (fo=3, routed)           0.115     3.270    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_wraddr_gray[1]
    SLICE_X160Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.066     2.281    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/rdclk
    SLICE_X160Y413       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.281    
    SLICE_X160Y413       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.343    inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_wraddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.270    
                         clock arrival                          2.343    
  -------------------------------------------------------------------
                         relative delay                         0.927    



Id: 41
set_bus_skew -from [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[0]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[1]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C}]] -to [get_pins [list {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[0]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D} {inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D}]] 4.000 -quiet
Requirement: 4.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLKOUT0               w_xhip_pcie_user_clk  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                                                                            inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                                                                                                            Slow         0.359      3.641


Slack (MET) :             3.641ns  (requirement - actual skew)
  Endpoint Source:        inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Endpoint Destination:   inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Reference Source:       inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0)
  Reference Destination:  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_xhip_pcie_user_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            4.000ns
  Endpoint Relative Delay:    1.393ns
  Reference Relative Delay:   0.703ns
  Relative CRPR:              0.465ns
  Uncertainty:                0.135ns
  Actual Bus Skew:            0.359ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.517     0.517 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.890    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.918 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.337     3.255    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.199     0.056 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.245     0.301    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.329 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.774     3.103    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X173Y444       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y444       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.184 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[3]/Q
                         net (fo=2, routed)           0.248     3.432    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[2]
    SLICE_X173Y444       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       1.822     2.014    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X173Y444       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]/C
                         clock pessimism              0.000     2.014    
    SLICE_X173Y444       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.039    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.432    
                         clock arrival                          2.039    
  -------------------------------------------------------------------
                         relative delay                         1.393    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    AU19                                              0.000     0.000 r  user_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_bufdif_user_clk/I
    HPIOBDIFFINBUF_X0Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.420     0.420 r  i_bufdif_user_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    i_bufdif_user_clk/OUT
    AU19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  i_bufdif_user_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.746    w_user_clk
    BUFGCE_X0Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.770 r  w_user_clk_BUFG_inst/O
                         net (fo=1610, routed)        2.105     2.875    b_clk.inst_pll_generic/clk_ref
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.748     0.127 r  b_clk.inst_pll_generic/g_xilinx.inst_mmcme4/CLKOUT0
                         net (fo=1, routed)           0.215     0.342    b_clk.inst_pll_generic/CLKOUT0
    BUFGCE_X0Y139        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.366 r  b_clk.inst_pll_generic/g_xilinx.g_BUFG[0].inst_BUFG/O
    X5Y8 (CLOCK_ROOT)    net (fo=16001, routed)       2.477     2.843    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/clk
    SLICE_X173Y444       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y444       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     2.903 r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.gray_counter_rd/q_reg[2]/Q
                         net (fo=3, routed)           0.134     3.037    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/w_rdaddr_gray[1]
    SLICE_X173Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_xhip_pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X1Y31  GTYE4_CHANNEL                0.000     0.000 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i_n_2190
    BUFG_GT_X1Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y6 (CLOCK_ROOT)    net (fo=57011, routed)       2.057     2.272    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/wrclk
    SLICE_X173Y442       FDRE                                         r  inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]/C
                         clock pessimism              0.000     2.272    
    SLICE_X173Y442       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.334    inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo/b_xilinx_dcfifo.r_rdaddr_sync1_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.037    
                         clock arrival                          2.334    
  -------------------------------------------------------------------
                         relative delay                         0.703    



