Reading netlist file: "H:\git\TangPrimer20K_LUT-Network\primer25k\impl\gwsynthesis\top.vg"
Parsing netlist file "H:\git\TangPrimer20K_LUT-Network\primer25k\impl\gwsynthesis\top.vg" completed
Processing netlist completed
Reading constraint file: "H:\git\TangPrimer20K_LUT-Network\primer25k\src\top.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1123) : the clock "mem_clk"'s frequency does not match pll_memory/PLLA_inst/CLKOUT0's 
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
WARN  (PR1014) : Generic routing resource will be used to clock signal 'cmos_pclk_d' by the specified constraint. And then it may lead to the excessive delay or skew
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Generate file "H:\git\TangPrimer20K_LUT-Network\primer25k\impl\pnr\top.pin.html" completed
Generate file "H:\git\TangPrimer20K_LUT-Network\primer25k\impl\pnr\top.rpt.html" completed
Generate file "H:\git\TangPrimer20K_LUT-Network\primer25k\impl\pnr\top.rpt.txt" completed
Generate file "H:\git\TangPrimer20K_LUT-Network\primer25k\impl\pnr\top.tr.html" completed
Sat Feb 22 19:06:05 2025

