Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Aug 30 08:51:55 2024
| Host         : cadence36 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                68          
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.607        0.000                      0                  721        0.089        0.000                      0                  721        3.000        0.000                       0                   422  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_wiz_0   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk100MHz_clk_wiz_0        4.417        0.000                      0                  354        0.122        0.000                      0                  354        4.500        0.000                       0                   211  
  clk40MHz_clk_wiz_0         0.607        0.000                      0                  367        0.089        0.000                      0                  367       11.520        0.000                       0                   207  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100MHz_clk_wiz_0  clk40MHz_clk_wiz_0         0.807        0.000                      0                   14        0.115        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk100MHz_clk_wiz_0                       
(none)               clk40MHz_clk_wiz_0                        
(none)               clkfbout_clk_wiz_0                        
(none)                                    clk100MHz_clk_wiz_0  
(none)                                    clk40MHz_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.417ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 1.211ns (22.331%)  route 4.212ns (77.669%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.543 r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           1.395     0.852    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X35Y56         LUT4 (Prop_lut4_I3_O)        0.296     1.148 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.802     1.950    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X35Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.074 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.263     2.337    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.461 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.151     2.612    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.736 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.222     3.958    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[36]
    SLICE_X33Y60         LUT5 (Prop_lut5_I1_O)        0.124     4.082 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[35]_i_1/O
                         net (fo=1, routed)           0.379     4.461    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_4
    SLICE_X33Y60         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.433     8.437    u_top_vga/u_mouse_ctl/CLK
    SLICE_X33Y60         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]/C
                         clock pessimism              0.562     8.999    
                         clock uncertainty           -0.074     8.925    
    SLICE_X33Y60         FDCE (Setup_fdce_C_D)       -0.047     8.878    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                  4.417    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 1.441ns (27.907%)  route 3.723ns (72.093%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.553    -0.959    u_top_vga/u_mouse_ctl/CLK
    SLICE_X28Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           0.979     0.439    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X28Y53         LUT4 (Prop_lut4_I0_O)        0.324     0.763 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.582     1.346    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X28Y54         LUT5 (Prop_lut5_I4_O)        0.326     1.672 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.574     2.246    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I0_O)        0.124     2.370 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.002     3.372    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.496 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_4/O
                         net (fo=1, routed)           0.585     4.081    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_4_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I4_O)        0.124     4.205 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.205    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_39
    SLICE_X32Y60         FDPE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.433     8.437    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y60         FDPE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.562     8.999    
                         clock uncertainty           -0.074     8.925    
    SLICE_X32Y60         FDPE (Setup_fdpe_C_D)        0.029     8.954    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.954    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.759ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.317ns (25.545%)  route 3.839ns (74.455%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.553    -0.959    u_top_vga/u_mouse_ctl/CLK
    SLICE_X28Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           0.979     0.439    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X28Y53         LUT4 (Prop_lut4_I0_O)        0.324     0.763 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.582     1.346    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X28Y54         LUT5 (Prop_lut5_I4_O)        0.326     1.672 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.574     2.246    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I0_O)        0.124     2.370 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.703     4.073    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X32Y59         LUT6 (Prop_lut6_I0_O)        0.124     4.197 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[32]_i_1/O
                         net (fo=1, routed)           0.000     4.197    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_7
    SLICE_X32Y59         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.433     8.437    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y59         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/C
                         clock pessimism              0.562     8.999    
                         clock uncertainty           -0.074     8.925    
    SLICE_X32Y59         FDCE (Setup_fdce_C_D)        0.031     8.956    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.759    

Slack (MET) :             4.904ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.211ns (24.159%)  route 3.802ns (75.841%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.543 r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           1.395     0.852    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X35Y56         LUT4 (Prop_lut4_I3_O)        0.296     1.148 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.802     1.950    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X35Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.074 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.263     2.337    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.461 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.151     2.612    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.736 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.191     3.927    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X33Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.051 r  u_top_vga/u_mouse_ctl/timeout_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     4.051    u_top_vga/u_mouse_ctl/timeout_cnt[11]
    SLICE_X33Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.434     8.438    u_top_vga/u_mouse_ctl/CLK
    SLICE_X33Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[11]/C
                         clock pessimism              0.562     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X33Y58         FDRE (Setup_fdre_C_D)        0.029     8.955    u_top_vga/u_mouse_ctl/timeout_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -4.051    
  -------------------------------------------------------------------
                         slack                                  4.904    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 1.211ns (24.202%)  route 3.793ns (75.798%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.543 r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           1.395     0.852    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X35Y56         LUT4 (Prop_lut4_I3_O)        0.296     1.148 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.802     1.950    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X35Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.074 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.263     2.337    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.461 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.151     2.612    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.736 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.182     3.918    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[36]
    SLICE_X33Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.042 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[36]_i_1/O
                         net (fo=1, routed)           0.000     4.042    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_3
    SLICE_X33Y60         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.433     8.437    u_top_vga/u_mouse_ctl/CLK
    SLICE_X33Y60         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]/C
                         clock pessimism              0.562     8.999    
                         clock uncertainty           -0.074     8.925    
    SLICE_X33Y60         FDCE (Setup_fdce_C_D)        0.031     8.956    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -4.042    
  -------------------------------------------------------------------
                         slack                                  4.914    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 1.239ns (24.580%)  route 3.802ns (75.420%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.543 f  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           1.395     0.852    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X35Y56         LUT4 (Prop_lut4_I3_O)        0.296     1.148 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.802     1.950    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X35Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.074 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.263     2.337    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.461 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.151     2.612    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.736 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.191     3.927    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X33Y58         LUT2 (Prop_lut2_I1_O)        0.152     4.079 r  u_top_vga/u_mouse_ctl/timeout_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     4.079    u_top_vga/u_mouse_ctl/timeout_cnt[12]
    SLICE_X33Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.434     8.438    u_top_vga/u_mouse_ctl/CLK
    SLICE_X33Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[12]/C
                         clock pessimism              0.562     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X33Y58         FDRE (Setup_fdre_C_D)        0.075     9.001    u_top_vga/u_mouse_ctl/timeout_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -4.079    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 1.317ns (26.578%)  route 3.638ns (73.422%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.553    -0.959    u_top_vga/u_mouse_ctl/CLK
    SLICE_X28Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           0.979     0.439    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X28Y53         LUT4 (Prop_lut4_I0_O)        0.324     0.763 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.582     1.346    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X28Y54         LUT5 (Prop_lut5_I4_O)        0.326     1.672 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.574     2.246    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I0_O)        0.124     2.370 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.502     3.872    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X33Y60         LUT6 (Prop_lut6_I3_O)        0.124     3.996 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[29]_i_1/O
                         net (fo=1, routed)           0.000     3.996    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_10
    SLICE_X33Y60         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.433     8.437    u_top_vga/u_mouse_ctl/CLK
    SLICE_X33Y60         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/C
                         clock pessimism              0.562     8.999    
                         clock uncertainty           -0.074     8.925    
    SLICE_X33Y60         FDCE (Setup_fdce_C_D)        0.029     8.954    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]
  -------------------------------------------------------------------
                         required time                          8.954    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 1.211ns (25.101%)  route 3.614ns (74.899%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.543 f  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           1.395     0.852    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X35Y56         LUT4 (Prop_lut4_I3_O)        0.296     1.148 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.802     1.950    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X35Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.074 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.263     2.337    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.461 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.151     2.612    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.736 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.003     3.739    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X35Y56         LUT2 (Prop_lut2_I1_O)        0.124     3.863 r  u_top_vga/u_mouse_ctl/timeout_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.863    u_top_vga/u_mouse_ctl/timeout_cnt[1]
    SLICE_X35Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.434     8.438    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[1]/C
                         clock pessimism              0.577     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X35Y56         FDRE (Setup_fdre_C_D)        0.029     8.970    u_top_vga/u_mouse_ctl/timeout_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 1.239ns (25.533%)  route 3.614ns (74.467%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.543 f  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           1.395     0.852    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X35Y56         LUT4 (Prop_lut4_I3_O)        0.296     1.148 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.802     1.950    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X35Y58         LUT5 (Prop_lut5_I4_O)        0.124     2.074 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.263     2.337    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.461 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.151     2.612    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.736 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.003     3.739    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X35Y56         LUT2 (Prop_lut2_I1_O)        0.152     3.891 r  u_top_vga/u_mouse_ctl/timeout_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.891    u_top_vga/u_mouse_ctl/timeout_cnt[2]
    SLICE_X35Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.434     8.438    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[2]/C
                         clock pessimism              0.577     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X35Y56         FDRE (Setup_fdre_C_D)        0.075     9.016    u_top_vga/u_mouse_ctl/timeout_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 1.317ns (27.832%)  route 3.415ns (72.168%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.553    -0.959    u_top_vga/u_mouse_ctl/CLK
    SLICE_X28Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.419    -0.540 r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           0.979     0.439    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X28Y53         LUT4 (Prop_lut4_I0_O)        0.324     0.763 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.582     1.346    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X28Y54         LUT5 (Prop_lut5_I4_O)        0.326     1.672 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.574     2.246    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I0_O)        0.124     2.370 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.279     3.649    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X32Y60         LUT6 (Prop_lut6_I0_O)        0.124     3.773 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[34]_i_1/O
                         net (fo=1, routed)           0.000     3.773    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_5
    SLICE_X32Y60         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.433     8.437    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y60         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/C
                         clock pessimism              0.562     8.999    
                         clock uncertainty           -0.074     8.925    
    SLICE_X32Y60         FDCE (Setup_fdce_C_D)        0.031     8.956    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -3.773    
  -------------------------------------------------------------------
                         slack                                  5.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  u_clk/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    u_clk/inst/seq_reg1[0]
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    u_clk/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.669%)  route 0.077ns (29.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.558    -0.623    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[4]/Q
                         net (fo=3, routed)           0.077    -0.405    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CONV_INTEGER[3]
    SLICE_X30Y62         LUT5 (Prop_lut5_I1_O)        0.045    -0.360 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_parity_i_1/O
                         net (fo=1, routed)           0.000    -0.360    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_parity_i_1_n_0
    SLICE_X30Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.825    -0.864    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X30Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_parity_reg/C
                         clock pessimism              0.254    -0.610    
    SLICE_X30Y62         FDRE (Hold_fdre_C_D)         0.121    -0.489    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_parity_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.226ns (46.857%)  route 0.256ns (53.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.559    -0.622    u_top_vga/u_mouse_ctl/CLK
    SLICE_X33Y61         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[27]/Q
                         net (fo=7, routed)           0.256    -0.238    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg_n_0_[27]
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.098    -0.140 r  u_top_vga/u_mouse_ctl/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    u_top_vga/u_mouse_ctl/tx_data[2]_i_1_n_0
    SLICE_X36Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.825    -0.864    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[2]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.091    -0.269    u_top_vga/u_mouse_ctl/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.553    -0.628    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X36Y69         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.076    -0.411    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean
    SLICE_X36Y69         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.819    -0.870    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X36Y69         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism              0.242    -0.628    
    SLICE_X36Y69         FDRE (Hold_fdre_C_D)         0.075    -0.553    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.544%)  route 0.352ns (65.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X36Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[6]/Q
                         net (fo=3, routed)           0.352    -0.131    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[6]
    SLICE_X34Y65         LUT3 (Prop_lut3_I1_O)        0.045    -0.086 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_i_1/O
                         net (fo=1, routed)           0.000    -0.086    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_i_1_n_0
    SLICE_X34Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.822    -0.867    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X34Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg/C
                         clock pessimism              0.503    -0.363    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.120    -0.243    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/reset_timeout_cnt_reg/D
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.660%)  route 0.077ns (29.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.559    -0.622    u_top_vga/u_mouse_ctl/CLK
    SLICE_X32Y60         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/Q
                         net (fo=8, routed)           0.077    -0.404    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/Q[34]
    SLICE_X33Y60         LUT6 (Prop_lut6_I4_O)        0.045    -0.359 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/reset_timeout_cnt_i_1/O
                         net (fo=1, routed)           0.000    -0.359    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_41
    SLICE_X33Y60         FDPE                                         r  u_top_vga/u_mouse_ctl/reset_timeout_cnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.827    -0.862    u_top_vga/u_mouse_ctl/CLK
    SLICE_X33Y60         FDPE                                         r  u_top_vga/u_mouse_ctl/reset_timeout_cnt_reg/C
                         clock pessimism              0.253    -0.609    
    SLICE_X33Y60         FDPE (Hold_fdpe_C_D)         0.092    -0.517    u_top_vga/u_mouse_ctl/reset_timeout_cnt_reg
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.475%)  route 0.082ns (30.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X29Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.082    -0.402    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[2]
    SLICE_X28Y65         LUT6 (Prop_lut6_I4_O)        0.045    -0.357 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_inv_i_2/O
                         net (fo=1, routed)           0.000    -0.357    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_inv_i_1_n_0
    SLICE_X28Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.825    -0.865    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                         clock pessimism              0.254    -0.611    
    SLICE_X28Y65         FDRE (Hold_fdre_C_D)         0.091    -0.520    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.621    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/Q
                         net (fo=5, routed)           0.120    -0.360    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]
    SLICE_X30Y58         LUT6 (Prop_lut6_I2_O)        0.045    -0.315 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000    -0.315    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X30Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.828    -0.861    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X30Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_reg/C
                         clock pessimism              0.253    -0.608    
    SLICE_X30Y58         FDRE (Hold_fdre_C_D)         0.120    -0.488    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_clean_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X36Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[0]/Q
                         net (fo=7, routed)           0.109    -0.374    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[0]
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.048    -0.326 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/plusOp__1[2]
    SLICE_X37Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.823    -0.866    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X37Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[2]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X37Y65         FDRE (Hold_fdre_C_D)         0.107    -0.504    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.426%)  route 0.139ns (49.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.558    -0.623    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[2]/Q
                         net (fo=3, routed)           0.139    -0.344    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CONV_INTEGER[1]
    SLICE_X29Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.827    -0.863    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X29Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_data_reg[1]/C
                         clock pessimism              0.275    -0.588    
    SLICE_X29Y62         FDRE (Hold_fdre_C_D)         0.066    -0.522    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      u_clk/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.279ns  (logic 8.789ns (36.200%)  route 15.490ns (63.800%))
  Logic Levels:           27  (CARRY4=10 LUT2=1 LUT3=3 LUT4=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 23.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.558    -0.954    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X28Y33         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/Q
                         net (fo=185, routed)         2.019     1.522    u_top_vga/u_vga_timing/vga_out\\.vcount[6]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.646 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2982/O
                         net (fo=6, routed)           0.870     2.516    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2982_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I3_O)        0.152     2.668 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2281/O
                         net (fo=172, routed)         0.995     3.663    u_top_vga/u_vga_timing/rgb_nxt6[5]
    SLICE_X50Y16         LUT4 (Prop_lut4_I3_O)        0.319     3.982 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2981/O
                         net (fo=9, routed)           1.073     5.055    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2330_0
    SLICE_X48Y16         LUT5 (Prop_lut5_I0_O)        0.348     5.403 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_3589/O
                         net (fo=1, routed)           0.549     5.952    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_3589_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.348 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3030/CO[3]
                         net (fo=1, routed)           0.000     6.348    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3030_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.567 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3027/O[0]
                         net (fo=2, routed)           0.587     7.154    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3027_n_7
    SLICE_X45Y17         LUT3 (Prop_lut3_I1_O)        0.289     7.443 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2338/O
                         net (fo=2, routed)           0.666     8.109    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2338_n_0
    SLICE_X45Y17         LUT4 (Prop_lut4_I3_O)        0.326     8.435 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2342/O
                         net (fo=1, routed)           0.000     8.435    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2342_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.075 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1891/O[3]
                         net (fo=2, routed)           0.707     9.782    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1891_n_4
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.331    10.113 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1885/O
                         net (fo=2, routed)           0.587    10.701    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1885_n_0
    SLICE_X47Y17         LUT4 (Prop_lut4_I3_O)        0.332    11.033 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1889/O
                         net (fo=1, routed)           0.000    11.033    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1889_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.639 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1401/O[3]
                         net (fo=1, routed)           0.659    12.297    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1401_n_4
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    13.004 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_962/CO[3]
                         net (fo=1, routed)           0.000    13.004    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_962_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.226 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1378/O[0]
                         net (fo=2, routed)           0.509    13.736    u_top_vga/u_draw_bg/PCIN_0[24]
    SLICE_X53Y17         LUT2 (Prop_lut2_I0_O)        0.299    14.035 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1379/O
                         net (fo=1, routed)           0.000    14.035    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1379_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.436 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_955/CO[3]
                         net (fo=1, routed)           0.000    14.436    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_955_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.770 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_960/O[1]
                         net (fo=4, routed)           0.902    15.672    u_top_vga/u_draw_bg/p_1_in[26]
    SLICE_X54Y12         LUT3 (Prop_lut3_I1_O)        0.332    16.004 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_613/O
                         net (fo=2, routed)           0.679    16.683    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_613_n_0
    SLICE_X54Y12         LUT4 (Prop_lut4_I3_O)        0.331    17.014 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_617/O
                         net (fo=1, routed)           0.000    17.014    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_617_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.390 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    17.390    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_242_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.713 f  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_604/O[1]
                         net (fo=1, routed)           0.638    18.351    u_top_vga/u_draw_bg/rgb_nxt44_out[29]
    SLICE_X56Y11         LUT4 (Prop_lut4_I3_O)        0.306    18.657 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_240/O
                         net (fo=1, routed)           0.496    19.153    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_240_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I2_O)        0.124    19.277 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_94/O
                         net (fo=1, routed)           0.425    19.702    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_94_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.124    19.826 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_40/O
                         net (fo=1, routed)           1.413    21.239    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_40_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.124    21.363 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_13/O
                         net (fo=2, routed)           1.221    22.584    u_top_vga/u_vga_timing/vga_out\\.rgb_reg[7]_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124    22.708 r  u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_5/O
                         net (fo=1, routed)           0.493    23.201    u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_5_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124    23.325 r  u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    23.325    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]_0
    SLICE_X42Y35         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.442    23.447    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X42Y35         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/C
                         clock pessimism              0.492    23.938    
                         clock uncertainty           -0.087    23.851    
    SLICE_X42Y35         FDRE (Setup_fdre_C_D)        0.081    23.932    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         23.932    
                         arrival time                         -23.325    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.940ns  (logic 8.789ns (36.712%)  route 15.151ns (63.288%))
  Logic Levels:           27  (CARRY4=10 LUT2=1 LUT3=3 LUT4=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 23.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.558    -0.954    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X28Y33         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/Q
                         net (fo=185, routed)         2.019     1.522    u_top_vga/u_vga_timing/vga_out\\.vcount[6]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.646 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2982/O
                         net (fo=6, routed)           0.870     2.516    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2982_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I3_O)        0.152     2.668 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2281/O
                         net (fo=172, routed)         0.995     3.663    u_top_vga/u_vga_timing/rgb_nxt6[5]
    SLICE_X50Y16         LUT4 (Prop_lut4_I3_O)        0.319     3.982 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2981/O
                         net (fo=9, routed)           1.073     5.055    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2330_0
    SLICE_X48Y16         LUT5 (Prop_lut5_I0_O)        0.348     5.403 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_3589/O
                         net (fo=1, routed)           0.549     5.952    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_3589_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.348 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3030/CO[3]
                         net (fo=1, routed)           0.000     6.348    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3030_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.567 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3027/O[0]
                         net (fo=2, routed)           0.587     7.154    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3027_n_7
    SLICE_X45Y17         LUT3 (Prop_lut3_I1_O)        0.289     7.443 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2338/O
                         net (fo=2, routed)           0.666     8.109    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2338_n_0
    SLICE_X45Y17         LUT4 (Prop_lut4_I3_O)        0.326     8.435 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2342/O
                         net (fo=1, routed)           0.000     8.435    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2342_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.075 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1891/O[3]
                         net (fo=2, routed)           0.707     9.782    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1891_n_4
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.331    10.113 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1885/O
                         net (fo=2, routed)           0.587    10.701    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1885_n_0
    SLICE_X47Y17         LUT4 (Prop_lut4_I3_O)        0.332    11.033 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1889/O
                         net (fo=1, routed)           0.000    11.033    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1889_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.639 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1401/O[3]
                         net (fo=1, routed)           0.659    12.297    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1401_n_4
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    13.004 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_962/CO[3]
                         net (fo=1, routed)           0.000    13.004    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_962_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.226 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1378/O[0]
                         net (fo=2, routed)           0.509    13.736    u_top_vga/u_draw_bg/PCIN_0[24]
    SLICE_X53Y17         LUT2 (Prop_lut2_I0_O)        0.299    14.035 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1379/O
                         net (fo=1, routed)           0.000    14.035    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1379_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.436 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_955/CO[3]
                         net (fo=1, routed)           0.000    14.436    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_955_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.770 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_960/O[1]
                         net (fo=4, routed)           0.902    15.672    u_top_vga/u_draw_bg/p_1_in[26]
    SLICE_X54Y12         LUT3 (Prop_lut3_I1_O)        0.332    16.004 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_613/O
                         net (fo=2, routed)           0.679    16.683    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_613_n_0
    SLICE_X54Y12         LUT4 (Prop_lut4_I3_O)        0.331    17.014 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_617/O
                         net (fo=1, routed)           0.000    17.014    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_617_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.390 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    17.390    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_242_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.713 f  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_604/O[1]
                         net (fo=1, routed)           0.638    18.351    u_top_vga/u_draw_bg/rgb_nxt44_out[29]
    SLICE_X56Y11         LUT4 (Prop_lut4_I3_O)        0.306    18.657 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_240/O
                         net (fo=1, routed)           0.496    19.153    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_240_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I2_O)        0.124    19.277 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_94/O
                         net (fo=1, routed)           0.425    19.702    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_94_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.124    19.826 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_40/O
                         net (fo=1, routed)           1.413    21.239    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_40_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.124    21.363 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_13/O
                         net (fo=2, routed)           1.211    22.574    u_top_vga/u_vga_timing/vga_out\\.rgb_reg[7]_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124    22.698 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3/O
                         net (fo=1, routed)           0.165    22.863    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I1_O)        0.124    22.987 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    22.987    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_0
    SLICE_X42Y35         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.442    23.447    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X42Y35         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/C
                         clock pessimism              0.492    23.938    
                         clock uncertainty           -0.087    23.851    
    SLICE_X42Y35         FDRE (Setup_fdre_C_D)        0.077    23.928    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         23.928    
                         arrival time                         -22.987    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.851ns  (logic 10.332ns (52.048%)  route 9.519ns (47.952%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 23.509 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.620    -0.892    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X5Y61          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.436 f  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[6]/Q
                         net (fo=18, routed)          1.331     0.895    u_top_vga/u_draw_rect/vga_rect\\.hcount[6]
    SLICE_X11Y72         LUT1 (Prop_lut1_I0_O)        0.124     1.019 r  u_top_vga/u_draw_rect/rgb_nxt4_i_10/O
                         net (fo=1, routed)           0.000     1.019    u_top_vga/u_draw_rect/rgb_nxt4_i_10_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.569 r  u_top_vga/u_draw_rect/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.569    u_top_vga/u_draw_rect/rgb_nxt4_i_2_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.808 r  u_top_vga/u_draw_rect/rgb_nxt4_i_1/O[2]
                         net (fo=56, routed)          1.379     3.187    u_top_vga/u_draw_player1/rgb_nxt4__0_0[2]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     7.401 r  u_top_vga/u_draw_player1/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.403    u_top_vga/u_draw_player1/rgb_nxt4__0_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.921 r  u_top_vga/u_draw_player1/rgb_nxt4__1/P[0]
                         net (fo=2, routed)           0.910     9.831    u_top_vga/u_draw_player1/rgb_nxt4__1_n_105
    SLICE_X11Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.955 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_250__0/O
                         net (fo=1, routed)           0.000     9.955    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_250__0_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.505 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_215/CO[3]
                         net (fo=1, routed)           0.000    10.505    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_215_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.619 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_246__0/CO[3]
                         net (fo=1, routed)           0.000    10.619    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_246__0_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.841 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_263__0/O[0]
                         net (fo=2, routed)           1.146    11.987    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_263__0_n_7
    SLICE_X11Y80         LUT3 (Prop_lut3_I0_O)        0.327    12.314 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_254__0/O
                         net (fo=2, routed)           0.469    12.783    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_254__0_n_0
    SLICE_X11Y80         LUT4 (Prop_lut4_I3_O)        0.326    13.109 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_258__0/O
                         net (fo=1, routed)           0.000    13.109    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_258__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.659 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    13.659    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_217_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.882 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_169/O[0]
                         net (fo=1, routed)           0.988    14.870    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_169_n_7
    SLICE_X10Y81         LUT5 (Prop_lut5_I0_O)        0.299    15.169 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_107/O
                         net (fo=1, routed)           0.307    15.477    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_107_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I5_O)        0.124    15.601 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_46__1/O
                         net (fo=1, routed)           0.602    16.203    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_46__1_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I1_O)        0.124    16.327 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_18__1/O
                         net (fo=3, routed)           1.461    17.788    u_top_vga/u_draw_player_ctl/rgb_nxt1
    SLICE_X13Y59         LUT3 (Prop_lut3_I2_O)        0.124    17.912 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[11]_i_6__1/O
                         net (fo=4, routed)           0.923    18.835    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I5_O)        0.124    18.959 r  u_top_vga/u_draw_rect/vga_out\\.rgb[11]_i_1__2/O
                         net (fo=1, routed)           0.000    18.959    u_top_vga/u_draw_player1/D[11]
    SLICE_X6Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.505    23.509    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X6Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]/C
                         clock pessimism              0.575    24.084    
                         clock uncertainty           -0.087    23.997    
    SLICE_X6Y59          FDRE (Setup_fdre_C_D)        0.081    24.078    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         24.078    
                         arrival time                         -18.959    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.840ns  (logic 10.332ns (52.077%)  route 9.508ns (47.923%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 23.509 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.620    -0.892    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X5Y61          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.436 f  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[6]/Q
                         net (fo=18, routed)          1.331     0.895    u_top_vga/u_draw_rect/vga_rect\\.hcount[6]
    SLICE_X11Y72         LUT1 (Prop_lut1_I0_O)        0.124     1.019 r  u_top_vga/u_draw_rect/rgb_nxt4_i_10/O
                         net (fo=1, routed)           0.000     1.019    u_top_vga/u_draw_rect/rgb_nxt4_i_10_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.569 r  u_top_vga/u_draw_rect/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.569    u_top_vga/u_draw_rect/rgb_nxt4_i_2_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.808 r  u_top_vga/u_draw_rect/rgb_nxt4_i_1/O[2]
                         net (fo=56, routed)          1.379     3.187    u_top_vga/u_draw_player1/rgb_nxt4__0_0[2]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     7.401 r  u_top_vga/u_draw_player1/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.403    u_top_vga/u_draw_player1/rgb_nxt4__0_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.921 r  u_top_vga/u_draw_player1/rgb_nxt4__1/P[0]
                         net (fo=2, routed)           0.910     9.831    u_top_vga/u_draw_player1/rgb_nxt4__1_n_105
    SLICE_X11Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.955 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_250__0/O
                         net (fo=1, routed)           0.000     9.955    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_250__0_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.505 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_215/CO[3]
                         net (fo=1, routed)           0.000    10.505    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_215_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.619 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_246__0/CO[3]
                         net (fo=1, routed)           0.000    10.619    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_246__0_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.841 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_263__0/O[0]
                         net (fo=2, routed)           1.146    11.987    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_263__0_n_7
    SLICE_X11Y80         LUT3 (Prop_lut3_I0_O)        0.327    12.314 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_254__0/O
                         net (fo=2, routed)           0.469    12.783    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_254__0_n_0
    SLICE_X11Y80         LUT4 (Prop_lut4_I3_O)        0.326    13.109 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_258__0/O
                         net (fo=1, routed)           0.000    13.109    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_258__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.659 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    13.659    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_217_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.882 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_169/O[0]
                         net (fo=1, routed)           0.988    14.870    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_169_n_7
    SLICE_X10Y81         LUT5 (Prop_lut5_I0_O)        0.299    15.169 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_107/O
                         net (fo=1, routed)           0.307    15.477    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_107_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I5_O)        0.124    15.601 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_46__1/O
                         net (fo=1, routed)           0.602    16.203    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_46__1_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I1_O)        0.124    16.327 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_18__1/O
                         net (fo=3, routed)           1.461    17.788    u_top_vga/u_draw_player_ctl/rgb_nxt1
    SLICE_X13Y59         LUT3 (Prop_lut3_I2_O)        0.124    17.912 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[11]_i_6__1/O
                         net (fo=4, routed)           0.912    18.824    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I5_O)        0.124    18.948 r  u_top_vga/u_draw_rect/vga_out\\.rgb[10]_i_1__0/O
                         net (fo=1, routed)           0.000    18.948    u_top_vga/u_draw_player1/D[10]
    SLICE_X6Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.505    23.509    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X6Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[10]/C
                         clock pessimism              0.575    24.084    
                         clock uncertainty           -0.087    23.997    
    SLICE_X6Y59          FDRE (Setup_fdre_C_D)        0.077    24.074    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         24.074    
                         arrival time                         -18.948    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.671ns  (logic 10.332ns (52.523%)  route 9.339ns (47.477%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 23.509 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.620    -0.892    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X5Y61          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.436 f  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[6]/Q
                         net (fo=18, routed)          1.331     0.895    u_top_vga/u_draw_rect/vga_rect\\.hcount[6]
    SLICE_X11Y72         LUT1 (Prop_lut1_I0_O)        0.124     1.019 r  u_top_vga/u_draw_rect/rgb_nxt4_i_10/O
                         net (fo=1, routed)           0.000     1.019    u_top_vga/u_draw_rect/rgb_nxt4_i_10_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.569 r  u_top_vga/u_draw_rect/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.569    u_top_vga/u_draw_rect/rgb_nxt4_i_2_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.808 r  u_top_vga/u_draw_rect/rgb_nxt4_i_1/O[2]
                         net (fo=56, routed)          1.379     3.187    u_top_vga/u_draw_player1/rgb_nxt4__0_0[2]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     7.401 r  u_top_vga/u_draw_player1/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.403    u_top_vga/u_draw_player1/rgb_nxt4__0_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.921 r  u_top_vga/u_draw_player1/rgb_nxt4__1/P[0]
                         net (fo=2, routed)           0.910     9.831    u_top_vga/u_draw_player1/rgb_nxt4__1_n_105
    SLICE_X11Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.955 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_250__0/O
                         net (fo=1, routed)           0.000     9.955    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_250__0_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.505 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_215/CO[3]
                         net (fo=1, routed)           0.000    10.505    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_215_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.619 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_246__0/CO[3]
                         net (fo=1, routed)           0.000    10.619    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_246__0_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.841 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_263__0/O[0]
                         net (fo=2, routed)           1.146    11.987    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_263__0_n_7
    SLICE_X11Y80         LUT3 (Prop_lut3_I0_O)        0.327    12.314 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_254__0/O
                         net (fo=2, routed)           0.469    12.783    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_254__0_n_0
    SLICE_X11Y80         LUT4 (Prop_lut4_I3_O)        0.326    13.109 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_258__0/O
                         net (fo=1, routed)           0.000    13.109    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_258__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.659 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    13.659    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_217_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.882 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_169/O[0]
                         net (fo=1, routed)           0.988    14.870    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_169_n_7
    SLICE_X10Y81         LUT5 (Prop_lut5_I0_O)        0.299    15.169 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_107/O
                         net (fo=1, routed)           0.307    15.477    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_107_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I5_O)        0.124    15.601 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_46__1/O
                         net (fo=1, routed)           0.602    16.203    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_46__1_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I1_O)        0.124    16.327 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_18__1/O
                         net (fo=3, routed)           1.461    17.788    u_top_vga/u_draw_player_ctl/rgb_nxt1
    SLICE_X13Y59         LUT3 (Prop_lut3_I2_O)        0.124    17.912 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[11]_i_6__1/O
                         net (fo=4, routed)           0.743    18.655    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I5_O)        0.124    18.779 r  u_top_vga/u_draw_rect/vga_out\\.rgb[9]_i_1__0/O
                         net (fo=1, routed)           0.000    18.779    u_top_vga/u_draw_player1/D[9]
    SLICE_X6Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.505    23.509    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X6Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[9]/C
                         clock pessimism              0.575    24.084    
                         clock uncertainty           -0.087    23.997    
    SLICE_X6Y59          FDRE (Setup_fdre_C_D)        0.079    24.076    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         24.076    
                         arrival time                         -18.779    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.667ns  (logic 10.332ns (52.534%)  route 9.335ns (47.466%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 23.509 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.620    -0.892    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X5Y61          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.436 f  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[6]/Q
                         net (fo=18, routed)          1.331     0.895    u_top_vga/u_draw_rect/vga_rect\\.hcount[6]
    SLICE_X11Y72         LUT1 (Prop_lut1_I0_O)        0.124     1.019 r  u_top_vga/u_draw_rect/rgb_nxt4_i_10/O
                         net (fo=1, routed)           0.000     1.019    u_top_vga/u_draw_rect/rgb_nxt4_i_10_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.569 r  u_top_vga/u_draw_rect/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.569    u_top_vga/u_draw_rect/rgb_nxt4_i_2_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.808 r  u_top_vga/u_draw_rect/rgb_nxt4_i_1/O[2]
                         net (fo=56, routed)          1.379     3.187    u_top_vga/u_draw_player1/rgb_nxt4__0_0[2]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     7.401 r  u_top_vga/u_draw_player1/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.403    u_top_vga/u_draw_player1/rgb_nxt4__0_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.921 r  u_top_vga/u_draw_player1/rgb_nxt4__1/P[0]
                         net (fo=2, routed)           0.910     9.831    u_top_vga/u_draw_player1/rgb_nxt4__1_n_105
    SLICE_X11Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.955 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_250__0/O
                         net (fo=1, routed)           0.000     9.955    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_250__0_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.505 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_215/CO[3]
                         net (fo=1, routed)           0.000    10.505    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_215_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.619 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_246__0/CO[3]
                         net (fo=1, routed)           0.000    10.619    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_246__0_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.841 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_263__0/O[0]
                         net (fo=2, routed)           1.146    11.987    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_263__0_n_7
    SLICE_X11Y80         LUT3 (Prop_lut3_I0_O)        0.327    12.314 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_254__0/O
                         net (fo=2, routed)           0.469    12.783    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_254__0_n_0
    SLICE_X11Y80         LUT4 (Prop_lut4_I3_O)        0.326    13.109 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_258__0/O
                         net (fo=1, routed)           0.000    13.109    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_258__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.659 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    13.659    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_217_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.882 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_169/O[0]
                         net (fo=1, routed)           0.988    14.870    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_169_n_7
    SLICE_X10Y81         LUT5 (Prop_lut5_I0_O)        0.299    15.169 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_107/O
                         net (fo=1, routed)           0.307    15.477    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_107_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I5_O)        0.124    15.601 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_46__1/O
                         net (fo=1, routed)           0.602    16.203    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_46__1_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I1_O)        0.124    16.327 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_18__1/O
                         net (fo=3, routed)           1.461    17.788    u_top_vga/u_draw_player_ctl/rgb_nxt1
    SLICE_X13Y59         LUT3 (Prop_lut3_I2_O)        0.124    17.912 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[11]_i_6__1/O
                         net (fo=4, routed)           0.739    18.651    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I5_O)        0.124    18.775 r  u_top_vga/u_draw_rect/vga_out\\.rgb[8]_i_1__0/O
                         net (fo=1, routed)           0.000    18.775    u_top_vga/u_draw_player1/D[8]
    SLICE_X6Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.505    23.509    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X6Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[8]/C
                         clock pessimism              0.575    24.084    
                         clock uncertainty           -0.087    23.997    
    SLICE_X6Y59          FDRE (Setup_fdre_C_D)        0.079    24.076    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         24.076    
                         arrival time                         -18.775    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.561ns  (logic 10.549ns (53.927%)  route 9.012ns (46.072%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 23.509 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.620    -0.892    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X5Y61          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.436 f  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[6]/Q
                         net (fo=18, routed)          1.331     0.895    u_top_vga/u_draw_rect/vga_rect\\.hcount[6]
    SLICE_X11Y72         LUT1 (Prop_lut1_I0_O)        0.124     1.019 r  u_top_vga/u_draw_rect/rgb_nxt4_i_10/O
                         net (fo=1, routed)           0.000     1.019    u_top_vga/u_draw_rect/rgb_nxt4_i_10_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.569 r  u_top_vga/u_draw_rect/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.569    u_top_vga/u_draw_rect/rgb_nxt4_i_2_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.808 r  u_top_vga/u_draw_rect/rgb_nxt4_i_1/O[2]
                         net (fo=56, routed)          1.379     3.187    u_top_vga/u_draw_player1/rgb_nxt4__0_0[2]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     7.401 r  u_top_vga/u_draw_player1/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.403    u_top_vga/u_draw_player1/rgb_nxt4__0_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.921 r  u_top_vga/u_draw_player1/rgb_nxt4__1/P[0]
                         net (fo=2, routed)           0.910     9.831    u_top_vga/u_draw_player1/rgb_nxt4__1_n_105
    SLICE_X11Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.955 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_250__0/O
                         net (fo=1, routed)           0.000     9.955    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_250__0_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.505 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_215/CO[3]
                         net (fo=1, routed)           0.000    10.505    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_215_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.619 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_246__0/CO[3]
                         net (fo=1, routed)           0.000    10.619    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_246__0_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.841 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_263__0/O[0]
                         net (fo=2, routed)           1.146    11.987    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_263__0_n_7
    SLICE_X11Y80         LUT3 (Prop_lut3_I0_O)        0.327    12.314 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_254__0/O
                         net (fo=2, routed)           0.469    12.783    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_254__0_n_0
    SLICE_X11Y80         LUT4 (Prop_lut4_I3_O)        0.326    13.109 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_258__0/O
                         net (fo=1, routed)           0.000    13.109    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_258__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.659 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    13.659    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_217_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.882 f  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_169/O[0]
                         net (fo=1, routed)           0.988    14.870    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_169_n_7
    SLICE_X10Y81         LUT5 (Prop_lut5_I0_O)        0.299    15.169 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_107/O
                         net (fo=1, routed)           0.307    15.477    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_107_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I5_O)        0.124    15.601 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_46__1/O
                         net (fo=1, routed)           0.602    16.203    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_46__1_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I1_O)        0.124    16.327 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_18__1/O
                         net (fo=3, routed)           1.182    17.510    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X6Y60          LUT5 (Prop_lut5_I1_O)        0.117    17.627 r  u_top_vga/u_draw_rect/vga_out\\.rgb[7]_i_3__1/O
                         net (fo=4, routed)           0.695    18.322    u_top_vga/u_draw_rect/vga_out\\.rgb[7]_i_3__1_n_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I2_O)        0.348    18.670 r  u_top_vga/u_draw_rect/vga_out\\.rgb[6]_i_1__0/O
                         net (fo=1, routed)           0.000    18.670    u_top_vga/u_draw_player1/D[6]
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.505    23.509    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[6]/C
                         clock pessimism              0.575    24.084    
                         clock uncertainty           -0.087    23.997    
    SLICE_X5Y59          FDRE (Setup_fdre_C_D)        0.031    24.028    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         24.028    
                         arrival time                         -18.670    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.557ns  (logic 10.549ns (53.939%)  route 9.008ns (46.061%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 23.509 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.620    -0.892    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X5Y61          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.436 f  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[6]/Q
                         net (fo=18, routed)          1.331     0.895    u_top_vga/u_draw_rect/vga_rect\\.hcount[6]
    SLICE_X11Y72         LUT1 (Prop_lut1_I0_O)        0.124     1.019 r  u_top_vga/u_draw_rect/rgb_nxt4_i_10/O
                         net (fo=1, routed)           0.000     1.019    u_top_vga/u_draw_rect/rgb_nxt4_i_10_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.569 r  u_top_vga/u_draw_rect/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.569    u_top_vga/u_draw_rect/rgb_nxt4_i_2_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.808 r  u_top_vga/u_draw_rect/rgb_nxt4_i_1/O[2]
                         net (fo=56, routed)          1.379     3.187    u_top_vga/u_draw_player1/rgb_nxt4__0_0[2]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     7.401 r  u_top_vga/u_draw_player1/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.403    u_top_vga/u_draw_player1/rgb_nxt4__0_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.921 r  u_top_vga/u_draw_player1/rgb_nxt4__1/P[0]
                         net (fo=2, routed)           0.910     9.831    u_top_vga/u_draw_player1/rgb_nxt4__1_n_105
    SLICE_X11Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.955 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_250__0/O
                         net (fo=1, routed)           0.000     9.955    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_250__0_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.505 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_215/CO[3]
                         net (fo=1, routed)           0.000    10.505    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_215_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.619 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_246__0/CO[3]
                         net (fo=1, routed)           0.000    10.619    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_246__0_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.841 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_263__0/O[0]
                         net (fo=2, routed)           1.146    11.987    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_263__0_n_7
    SLICE_X11Y80         LUT3 (Prop_lut3_I0_O)        0.327    12.314 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_254__0/O
                         net (fo=2, routed)           0.469    12.783    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_254__0_n_0
    SLICE_X11Y80         LUT4 (Prop_lut4_I3_O)        0.326    13.109 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_258__0/O
                         net (fo=1, routed)           0.000    13.109    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_258__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.659 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    13.659    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_217_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.882 f  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_169/O[0]
                         net (fo=1, routed)           0.988    14.870    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_169_n_7
    SLICE_X10Y81         LUT5 (Prop_lut5_I0_O)        0.299    15.169 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_107/O
                         net (fo=1, routed)           0.307    15.477    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_107_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I5_O)        0.124    15.601 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_46__1/O
                         net (fo=1, routed)           0.602    16.203    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_46__1_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I1_O)        0.124    16.327 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_18__1/O
                         net (fo=3, routed)           1.182    17.510    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X6Y60          LUT5 (Prop_lut5_I1_O)        0.117    17.627 r  u_top_vga/u_draw_rect/vga_out\\.rgb[7]_i_3__1/O
                         net (fo=4, routed)           0.691    18.318    u_top_vga/u_draw_rect/vga_out\\.rgb[7]_i_3__1_n_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I2_O)        0.348    18.666 r  u_top_vga/u_draw_rect/vga_out\\.rgb[4]_i_1__0/O
                         net (fo=1, routed)           0.000    18.666    u_top_vga/u_draw_player1/D[4]
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.505    23.509    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[4]/C
                         clock pessimism              0.575    24.084    
                         clock uncertainty           -0.087    23.997    
    SLICE_X5Y59          FDRE (Setup_fdre_C_D)        0.029    24.026    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         24.026    
                         arrival time                         -18.666    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.556ns  (logic 10.544ns (53.916%)  route 9.012ns (46.084%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 23.509 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.620    -0.892    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X5Y61          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.436 f  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[6]/Q
                         net (fo=18, routed)          1.331     0.895    u_top_vga/u_draw_rect/vga_rect\\.hcount[6]
    SLICE_X11Y72         LUT1 (Prop_lut1_I0_O)        0.124     1.019 r  u_top_vga/u_draw_rect/rgb_nxt4_i_10/O
                         net (fo=1, routed)           0.000     1.019    u_top_vga/u_draw_rect/rgb_nxt4_i_10_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.569 r  u_top_vga/u_draw_rect/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.569    u_top_vga/u_draw_rect/rgb_nxt4_i_2_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.808 r  u_top_vga/u_draw_rect/rgb_nxt4_i_1/O[2]
                         net (fo=56, routed)          1.379     3.187    u_top_vga/u_draw_player1/rgb_nxt4__0_0[2]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     7.401 r  u_top_vga/u_draw_player1/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.403    u_top_vga/u_draw_player1/rgb_nxt4__0_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.921 r  u_top_vga/u_draw_player1/rgb_nxt4__1/P[0]
                         net (fo=2, routed)           0.910     9.831    u_top_vga/u_draw_player1/rgb_nxt4__1_n_105
    SLICE_X11Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.955 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_250__0/O
                         net (fo=1, routed)           0.000     9.955    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_250__0_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.505 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_215/CO[3]
                         net (fo=1, routed)           0.000    10.505    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_215_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.619 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_246__0/CO[3]
                         net (fo=1, routed)           0.000    10.619    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_246__0_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.841 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_263__0/O[0]
                         net (fo=2, routed)           1.146    11.987    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_263__0_n_7
    SLICE_X11Y80         LUT3 (Prop_lut3_I0_O)        0.327    12.314 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_254__0/O
                         net (fo=2, routed)           0.469    12.783    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_254__0_n_0
    SLICE_X11Y80         LUT4 (Prop_lut4_I3_O)        0.326    13.109 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_258__0/O
                         net (fo=1, routed)           0.000    13.109    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_258__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.659 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    13.659    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_217_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.882 f  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_169/O[0]
                         net (fo=1, routed)           0.988    14.870    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_169_n_7
    SLICE_X10Y81         LUT5 (Prop_lut5_I0_O)        0.299    15.169 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_107/O
                         net (fo=1, routed)           0.307    15.477    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_107_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I5_O)        0.124    15.601 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_46__1/O
                         net (fo=1, routed)           0.602    16.203    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_46__1_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I1_O)        0.124    16.327 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_18__1/O
                         net (fo=3, routed)           1.182    17.510    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X6Y60          LUT5 (Prop_lut5_I1_O)        0.117    17.627 r  u_top_vga/u_draw_rect/vga_out\\.rgb[7]_i_3__1/O
                         net (fo=4, routed)           0.695    18.322    u_top_vga/u_draw_rect/vga_out\\.rgb[7]_i_3__1_n_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I2_O)        0.343    18.665 r  u_top_vga/u_draw_rect/vga_out\\.rgb[7]_i_1__2/O
                         net (fo=1, routed)           0.000    18.665    u_top_vga/u_draw_player1/D[7]
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.505    23.509    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[7]/C
                         clock pessimism              0.575    24.084    
                         clock uncertainty           -0.087    23.997    
    SLICE_X5Y59          FDRE (Setup_fdre_C_D)        0.075    24.072    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         24.072    
                         arrival time                         -18.665    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.551ns  (logic 10.543ns (53.924%)  route 9.008ns (46.076%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 23.509 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.620    -0.892    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X5Y61          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.436 f  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[6]/Q
                         net (fo=18, routed)          1.331     0.895    u_top_vga/u_draw_rect/vga_rect\\.hcount[6]
    SLICE_X11Y72         LUT1 (Prop_lut1_I0_O)        0.124     1.019 r  u_top_vga/u_draw_rect/rgb_nxt4_i_10/O
                         net (fo=1, routed)           0.000     1.019    u_top_vga/u_draw_rect/rgb_nxt4_i_10_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.569 r  u_top_vga/u_draw_rect/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.569    u_top_vga/u_draw_rect/rgb_nxt4_i_2_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.808 r  u_top_vga/u_draw_rect/rgb_nxt4_i_1/O[2]
                         net (fo=56, routed)          1.379     3.187    u_top_vga/u_draw_player1/rgb_nxt4__0_0[2]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.214     7.401 r  u_top_vga/u_draw_player1/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.403    u_top_vga/u_draw_player1/rgb_nxt4__0_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.921 r  u_top_vga/u_draw_player1/rgb_nxt4__1/P[0]
                         net (fo=2, routed)           0.910     9.831    u_top_vga/u_draw_player1/rgb_nxt4__1_n_105
    SLICE_X11Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.955 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_250__0/O
                         net (fo=1, routed)           0.000     9.955    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_250__0_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.505 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_215/CO[3]
                         net (fo=1, routed)           0.000    10.505    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_215_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.619 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_246__0/CO[3]
                         net (fo=1, routed)           0.000    10.619    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_246__0_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.841 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_263__0/O[0]
                         net (fo=2, routed)           1.146    11.987    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_263__0_n_7
    SLICE_X11Y80         LUT3 (Prop_lut3_I0_O)        0.327    12.314 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_254__0/O
                         net (fo=2, routed)           0.469    12.783    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_254__0_n_0
    SLICE_X11Y80         LUT4 (Prop_lut4_I3_O)        0.326    13.109 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_258__0/O
                         net (fo=1, routed)           0.000    13.109    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_258__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.659 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_217/CO[3]
                         net (fo=1, routed)           0.000    13.659    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_217_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.882 f  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_169/O[0]
                         net (fo=1, routed)           0.988    14.870    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_169_n_7
    SLICE_X10Y81         LUT5 (Prop_lut5_I0_O)        0.299    15.169 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_107/O
                         net (fo=1, routed)           0.307    15.477    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_107_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I5_O)        0.124    15.601 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_46__1/O
                         net (fo=1, routed)           0.602    16.203    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_46__1_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I1_O)        0.124    16.327 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_18__1/O
                         net (fo=3, routed)           1.182    17.510    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X6Y60          LUT5 (Prop_lut5_I1_O)        0.117    17.627 r  u_top_vga/u_draw_rect/vga_out\\.rgb[7]_i_3__1/O
                         net (fo=4, routed)           0.691    18.318    u_top_vga/u_draw_rect/vga_out\\.rgb[7]_i_3__1_n_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I2_O)        0.342    18.660 r  u_top_vga/u_draw_rect/vga_out\\.rgb[5]_i_1__0/O
                         net (fo=1, routed)           0.000    18.660    u_top_vga/u_draw_player1/D[5]
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.505    23.509    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[5]/C
                         clock pessimism              0.575    24.084    
                         clock uncertainty           -0.087    23.997    
    SLICE_X5Y59          FDRE (Setup_fdre_C_D)        0.075    24.072    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         24.072    
                         arrival time                         -18.660    
  -------------------------------------------------------------------
                         slack                                  5.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.148ns (34.795%)  route 0.277ns (65.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.565    -0.616    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X14Y52         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.148    -0.468 r  u_top_vga/u_vga_timing/vga_out\\.vsync_reg/Q
                         net (fo=9, routed)           0.277    -0.191    u_top_vga/u_draw_buttons/vga_tim\\.vsync
    SLICE_X14Y49         SRL16E                                       r  u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.837    -0.853    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X14Y49         SRL16E                                       r  u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
                         clock pessimism              0.508    -0.344    
    SLICE_X14Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.280    u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.873%)  route 0.305ns (62.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.561    -0.620    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X40Y39         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep/Q
                         net (fo=125, routed)         0.305    -0.174    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep_0
    SLICE_X35Y38         LUT4 (Prop_lut4_I0_O)        0.045    -0.129 r  u_top_vga/u_vga_timing/vga_out\\.vcount[3]_rep_i_1__2/O
                         net (fo=1, routed)           0.000    -0.129    u_top_vga/u_vga_timing/vga_out\\.vcount[3]_rep_i_1__2_n_0
    SLICE_X35Y38         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.829    -0.861    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X35Y38         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__2/C
                         clock pessimism              0.503    -0.357    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.091    -0.266    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  u_clk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    u_clk/inst/seq_reg2[0]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.975    u_clk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_vga_timing/vga_out\\.hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.205%)  route 0.095ns (33.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.563    -0.618    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X33Y46         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[3]/Q
                         net (fo=142, routed)         0.095    -0.382    u_top_vga/u_vga_timing/vga_out\\.hcount[3]
    SLICE_X32Y46         LUT6 (Prop_lut6_I4_O)        0.045    -0.337 r  u_top_vga/u_vga_timing/vga_out\\.hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    u_top_vga/u_vga_timing/p_0_in__0[5]
    SLICE_X32Y46         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.832    -0.858    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X32Y46         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[5]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.092    -0.513    u_top_vga/u_vga_timing/vga_out\\.hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.164ns (32.754%)  route 0.337ns (67.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.565    -0.616    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X12Y50         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r/Q
                         net (fo=1, routed)           0.337    -0.116    u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r_0
    SLICE_X12Y46         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.836    -0.854    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X12Y46         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r/C
                         clock pessimism              0.508    -0.345    
    SLICE_X12Y46         FDRE (Hold_fdre_C_D)         0.052    -0.293    u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  u_clk/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.831    u_clk/inst/seq_reg2[6]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -1.012    u_clk/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.012    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/button_pressed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.433%)  route 0.132ns (41.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.563    -0.618    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  u_top_vga/u_draw_player_ctl/xpos_player1_reg[10]/Q
                         net (fo=4, routed)           0.132    -0.345    u_top_vga/u_draw_buttons/out[10]
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.300 r  u_top_vga/u_draw_buttons/button_pressed_i_1/O
                         net (fo=1, routed)           0.000    -0.300    u_top_vga/u_draw_buttons/button_pressed_nxt
    SLICE_X14Y58         FDRE                                         r  u_top_vga/u_draw_buttons/button_pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.832    -0.857    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X14Y58         FDRE                                         r  u_top_vga/u_draw_buttons/button_pressed_reg/C
                         clock pessimism              0.255    -0.602    
    SLICE_X14Y58         FDRE (Hold_fdre_C_D)         0.120    -0.482    u_top_vga/u_draw_buttons/button_pressed_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_rect_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.008%)  route 0.085ns (28.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.562    -0.619    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X12Y60         FDRE                                         r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          0.085    -0.370    u_top_vga/u_draw_rect_ctl/state[1]
    SLICE_X13Y60         LUT5 (Prop_lut5_I0_O)        0.045    -0.325 r  u_top_vga/u_draw_rect_ctl/ypos_rect[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    u_top_vga/u_draw_rect_ctl/ypos_nxt[3]
    SLICE_X13Y60         FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_rect_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.831    -0.858    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X13Y60         FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_rect_reg[3]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X13Y60         FDRE (Hold_fdre_C_D)         0.092    -0.514    u_top_vga/u_draw_rect_ctl/ypos_rect_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.561    -0.620    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X9Y62          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[5]/Q
                         net (fo=6, routed)           0.122    -0.357    u_top_vga/u_draw_rect/vga_out\\.hcount_reg[10]_0[5]
    SLICE_X8Y63          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.828    -0.861    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X8Y63          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/C
                         clock pessimism              0.255    -0.606    
    SLICE_X8Y63          FDRE (Hold_fdre_C_D)         0.052    -0.554    u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.560    -0.621    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X9Y64          FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[10]/Q
                         net (fo=2, routed)           0.128    -0.352    u_top_vga/u_draw_buttons/D[10]
    SLICE_X8Y64          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.828    -0.861    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X8Y64          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[10]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X8Y64          FDRE (Hold_fdre_C_D)         0.059    -0.549    u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y12     u_top_vga/u_image_rom/rgb_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y11     u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y10     u_top_vga/u_image_rom/rgb_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y13     u_top_vga/u_image_rom/rgb_reg_3/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    u_clk/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      u_clk/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk40_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y45     u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y45     u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y49     u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y49     u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y45     u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y45     u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y49     u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X14Y49     u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.376ns  (logic 0.944ns (27.961%)  route 2.432ns (72.039%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 19.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.555    19.043    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456    19.499 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.555    20.054    u_top_vga/u_draw_player_ctl/left
    SLICE_X15Y60         LUT3 (Prop_lut3_I1_O)        0.124    20.178 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_7/O
                         net (fo=3, routed)           0.593    20.771    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_7_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I1_O)        0.124    20.895 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.307    21.202    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X12Y58         LUT6 (Prop_lut6_I0_O)        0.124    21.326 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4/O
                         net (fo=1, routed)           0.424    21.750    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.116    21.866 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.554    22.419    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X15Y55         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.440    23.444    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y55         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[0]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.207    23.635    
    SLICE_X15Y55         FDRE (Setup_fdre_C_CE)      -0.409    23.226    u_top_vga/u_draw_player_ctl/xpos_player1_reg[0]
  -------------------------------------------------------------------
                         required time                         23.226    
                         arrival time                         -22.419    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.376ns  (logic 0.944ns (27.961%)  route 2.432ns (72.039%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 19.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.555    19.043    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456    19.499 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.555    20.054    u_top_vga/u_draw_player_ctl/left
    SLICE_X15Y60         LUT3 (Prop_lut3_I1_O)        0.124    20.178 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_7/O
                         net (fo=3, routed)           0.593    20.771    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_7_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I1_O)        0.124    20.895 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.307    21.202    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X12Y58         LUT6 (Prop_lut6_I0_O)        0.124    21.326 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4/O
                         net (fo=1, routed)           0.424    21.750    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.116    21.866 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.554    22.419    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X15Y55         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.440    23.444    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y55         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[1]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.207    23.635    
    SLICE_X15Y55         FDRE (Setup_fdre_C_CE)      -0.409    23.226    u_top_vga/u_draw_player_ctl/xpos_player1_reg[1]
  -------------------------------------------------------------------
                         required time                         23.226    
                         arrival time                         -22.419    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.376ns  (logic 0.944ns (27.961%)  route 2.432ns (72.039%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 19.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.555    19.043    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456    19.499 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.555    20.054    u_top_vga/u_draw_player_ctl/left
    SLICE_X15Y60         LUT3 (Prop_lut3_I1_O)        0.124    20.178 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_7/O
                         net (fo=3, routed)           0.593    20.771    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_7_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I1_O)        0.124    20.895 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.307    21.202    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X12Y58         LUT6 (Prop_lut6_I0_O)        0.124    21.326 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4/O
                         net (fo=1, routed)           0.424    21.750    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.116    21.866 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.554    22.419    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X15Y55         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.440    23.444    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y55         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[2]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.207    23.635    
    SLICE_X15Y55         FDRE (Setup_fdre_C_CE)      -0.409    23.226    u_top_vga/u_draw_player_ctl/xpos_player1_reg[2]
  -------------------------------------------------------------------
                         required time                         23.226    
                         arrival time                         -22.419    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.376ns  (logic 0.944ns (27.961%)  route 2.432ns (72.039%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 19.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.555    19.043    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456    19.499 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.555    20.054    u_top_vga/u_draw_player_ctl/left
    SLICE_X15Y60         LUT3 (Prop_lut3_I1_O)        0.124    20.178 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_7/O
                         net (fo=3, routed)           0.593    20.771    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_7_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I1_O)        0.124    20.895 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.307    21.202    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X12Y58         LUT6 (Prop_lut6_I0_O)        0.124    21.326 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4/O
                         net (fo=1, routed)           0.424    21.750    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.116    21.866 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.554    22.419    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X15Y55         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.440    23.444    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y55         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[3]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.207    23.635    
    SLICE_X15Y55         FDRE (Setup_fdre_C_CE)      -0.409    23.226    u_top_vga/u_draw_player_ctl/xpos_player1_reg[3]
  -------------------------------------------------------------------
                         required time                         23.226    
                         arrival time                         -22.419    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.376ns  (logic 0.944ns (27.963%)  route 2.432ns (72.037%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 19.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.555    19.043    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456    19.499 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.555    20.054    u_top_vga/u_draw_player_ctl/left
    SLICE_X15Y60         LUT3 (Prop_lut3_I1_O)        0.124    20.178 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_7/O
                         net (fo=3, routed)           0.593    20.771    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_7_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I1_O)        0.124    20.895 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.307    21.202    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X12Y58         LUT6 (Prop_lut6_I0_O)        0.124    21.326 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4/O
                         net (fo=1, routed)           0.424    21.750    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.116    21.866 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.553    22.419    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X15Y56         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.440    23.444    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y56         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[4]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.207    23.635    
    SLICE_X15Y56         FDRE (Setup_fdre_C_CE)      -0.409    23.226    u_top_vga/u_draw_player_ctl/xpos_player1_reg[4]
  -------------------------------------------------------------------
                         required time                         23.226    
                         arrival time                         -22.419    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.376ns  (logic 0.944ns (27.963%)  route 2.432ns (72.037%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 19.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.555    19.043    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456    19.499 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.555    20.054    u_top_vga/u_draw_player_ctl/left
    SLICE_X15Y60         LUT3 (Prop_lut3_I1_O)        0.124    20.178 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_7/O
                         net (fo=3, routed)           0.593    20.771    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_7_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I1_O)        0.124    20.895 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.307    21.202    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X12Y58         LUT6 (Prop_lut6_I0_O)        0.124    21.326 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4/O
                         net (fo=1, routed)           0.424    21.750    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.116    21.866 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.553    22.419    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X15Y56         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.440    23.444    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y56         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.207    23.635    
    SLICE_X15Y56         FDRE (Setup_fdre_C_CE)      -0.409    23.226    u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]
  -------------------------------------------------------------------
                         required time                         23.226    
                         arrival time                         -22.419    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.376ns  (logic 0.944ns (27.963%)  route 2.432ns (72.037%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 19.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.555    19.043    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456    19.499 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.555    20.054    u_top_vga/u_draw_player_ctl/left
    SLICE_X15Y60         LUT3 (Prop_lut3_I1_O)        0.124    20.178 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_7/O
                         net (fo=3, routed)           0.593    20.771    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_7_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I1_O)        0.124    20.895 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.307    21.202    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X12Y58         LUT6 (Prop_lut6_I0_O)        0.124    21.326 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4/O
                         net (fo=1, routed)           0.424    21.750    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.116    21.866 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.553    22.419    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X15Y56         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.440    23.444    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y56         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.207    23.635    
    SLICE_X15Y56         FDRE (Setup_fdre_C_CE)      -0.409    23.226    u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]
  -------------------------------------------------------------------
                         required time                         23.226    
                         arrival time                         -22.419    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.376ns  (logic 0.944ns (27.963%)  route 2.432ns (72.037%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 19.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.555    19.043    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456    19.499 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.555    20.054    u_top_vga/u_draw_player_ctl/left
    SLICE_X15Y60         LUT3 (Prop_lut3_I1_O)        0.124    20.178 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_7/O
                         net (fo=3, routed)           0.593    20.771    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_7_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I1_O)        0.124    20.895 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.307    21.202    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X12Y58         LUT6 (Prop_lut6_I0_O)        0.124    21.326 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4/O
                         net (fo=1, routed)           0.424    21.750    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.116    21.866 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.553    22.419    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X15Y56         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.440    23.444    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y56         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/C
                         clock pessimism              0.398    23.842    
                         clock uncertainty           -0.207    23.635    
    SLICE_X15Y56         FDRE (Setup_fdre_C_CE)      -0.409    23.226    u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]
  -------------------------------------------------------------------
                         required time                         23.226    
                         arrival time                         -22.419    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.236ns  (logic 0.944ns (29.172%)  route 2.292ns (70.828%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 23.443 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 19.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.555    19.043    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456    19.499 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.555    20.054    u_top_vga/u_draw_player_ctl/left
    SLICE_X15Y60         LUT3 (Prop_lut3_I1_O)        0.124    20.178 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_7/O
                         net (fo=3, routed)           0.593    20.771    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_7_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I1_O)        0.124    20.895 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.307    21.202    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X12Y58         LUT6 (Prop_lut6_I0_O)        0.124    21.326 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4/O
                         net (fo=1, routed)           0.424    21.750    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.116    21.866 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.414    22.279    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X15Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.439    23.443    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[10]/C
                         clock pessimism              0.398    23.841    
                         clock uncertainty           -0.207    23.634    
    SLICE_X15Y57         FDRE (Setup_fdre_C_CE)      -0.409    23.225    u_top_vga/u_draw_player_ctl/xpos_player1_reg[10]
  -------------------------------------------------------------------
                         required time                         23.225    
                         arrival time                         -22.279    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.236ns  (logic 0.944ns (29.172%)  route 2.292ns (70.828%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 23.443 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 19.043 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.555    19.043    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.456    19.499 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.555    20.054    u_top_vga/u_draw_player_ctl/left
    SLICE_X15Y60         LUT3 (Prop_lut3_I1_O)        0.124    20.178 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_7/O
                         net (fo=3, routed)           0.593    20.771    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_7_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I1_O)        0.124    20.895 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.307    21.202    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X12Y58         LUT6 (Prop_lut6_I0_O)        0.124    21.326 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4/O
                         net (fo=1, routed)           0.424    21.750    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_4_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I4_O)        0.116    21.866 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.414    22.279    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X15Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.439    23.443    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[11]/C
                         clock pessimism              0.398    23.841    
                         clock uncertainty           -0.207    23.634    
    SLICE_X15Y57         FDRE (Setup_fdre_C_CE)      -0.409    23.225    u_top_vga/u_draw_player_ctl/xpos_player1_reg[11]
  -------------------------------------------------------------------
                         required time                         23.225    
                         arrival time                         -22.279    
  -------------------------------------------------------------------
                         slack                                  0.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.207ns (38.754%)  route 0.327ns (61.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.563    -0.618    u_top_vga/u_mouse_ctl/CLK
    SLICE_X14Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=4, routed)           0.177    -0.278    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y57         LUT5 (Prop_lut5_I2_O)        0.043    -0.235 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.151    -0.084    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X15Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.832    -0.857    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[10]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.207    -0.095    
    SLICE_X15Y57         FDRE (Hold_fdre_C_CE)       -0.105    -0.200    u_top_vga/u_draw_player_ctl/xpos_player1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.207ns (38.754%)  route 0.327ns (61.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.563    -0.618    u_top_vga/u_mouse_ctl/CLK
    SLICE_X14Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=4, routed)           0.177    -0.278    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y57         LUT5 (Prop_lut5_I2_O)        0.043    -0.235 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.151    -0.084    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X15Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.832    -0.857    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[11]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.207    -0.095    
    SLICE_X15Y57         FDRE (Hold_fdre_C_CE)       -0.105    -0.200    u_top_vga/u_draw_player_ctl/xpos_player1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.207ns (38.754%)  route 0.327ns (61.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.563    -0.618    u_top_vga/u_mouse_ctl/CLK
    SLICE_X14Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=4, routed)           0.177    -0.278    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y57         LUT5 (Prop_lut5_I2_O)        0.043    -0.235 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.151    -0.084    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X15Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.832    -0.857    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[8]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.207    -0.095    
    SLICE_X15Y57         FDRE (Hold_fdre_C_CE)       -0.105    -0.200    u_top_vga/u_draw_player_ctl/xpos_player1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.207ns (38.754%)  route 0.327ns (61.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.563    -0.618    u_top_vga/u_mouse_ctl/CLK
    SLICE_X14Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=4, routed)           0.177    -0.278    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y57         LUT5 (Prop_lut5_I2_O)        0.043    -0.235 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.151    -0.084    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X15Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.832    -0.857    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.207    -0.095    
    SLICE_X15Y57         FDRE (Hold_fdre_C_CE)       -0.105    -0.200    u_top_vga/u_draw_player_ctl/xpos_player1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.299ns (38.788%)  route 0.472ns (61.212%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.563    -0.618    u_top_vga/u_mouse_ctl/CLK
    SLICE_X14Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=4, routed)           0.177    -0.278    u_top_vga/u_mouse_ctl/right
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.045    -0.233 r  u_top_vga/u_mouse_ctl/FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           0.091    -0.141    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I5_O)        0.045    -0.096 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2__0/O
                         net (fo=1, routed)           0.204     0.108    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I2_O)        0.045     0.153 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.153    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X11Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.832    -0.857    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X11Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.207    -0.095    
    SLICE_X11Y57         FDRE (Hold_fdre_C_D)         0.091    -0.004    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.207ns (35.263%)  route 0.380ns (64.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.563    -0.618    u_top_vga/u_mouse_ctl/CLK
    SLICE_X14Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=4, routed)           0.177    -0.278    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y57         LUT5 (Prop_lut5_I2_O)        0.043    -0.235 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.203    -0.031    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X15Y56         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.833    -0.856    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y56         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[4]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.207    -0.094    
    SLICE_X15Y56         FDRE (Hold_fdre_C_CE)       -0.105    -0.199    u_top_vga/u_draw_player_ctl/xpos_player1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.207ns (35.263%)  route 0.380ns (64.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.563    -0.618    u_top_vga/u_mouse_ctl/CLK
    SLICE_X14Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=4, routed)           0.177    -0.278    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y57         LUT5 (Prop_lut5_I2_O)        0.043    -0.235 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.203    -0.031    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X15Y56         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.833    -0.856    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y56         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.207    -0.094    
    SLICE_X15Y56         FDRE (Hold_fdre_C_CE)       -0.105    -0.199    u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.207ns (35.263%)  route 0.380ns (64.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.563    -0.618    u_top_vga/u_mouse_ctl/CLK
    SLICE_X14Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=4, routed)           0.177    -0.278    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y57         LUT5 (Prop_lut5_I2_O)        0.043    -0.235 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.203    -0.031    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X15Y56         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.833    -0.856    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y56         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.207    -0.094    
    SLICE_X15Y56         FDRE (Hold_fdre_C_CE)       -0.105    -0.199    u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.207ns (35.263%)  route 0.380ns (64.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.563    -0.618    u_top_vga/u_mouse_ctl/CLK
    SLICE_X14Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=4, routed)           0.177    -0.278    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y57         LUT5 (Prop_lut5_I2_O)        0.043    -0.235 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.203    -0.031    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X15Y56         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.833    -0.856    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y56         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.207    -0.094    
    SLICE_X15Y56         FDRE (Hold_fdre_C_CE)       -0.105    -0.199    u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.207ns (34.955%)  route 0.385ns (65.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.563    -0.618    u_top_vga/u_mouse_ctl/CLK
    SLICE_X14Y57         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=4, routed)           0.177    -0.278    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y57         LUT5 (Prop_lut5_I2_O)        0.043    -0.235 r  u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1/O
                         net (fo=12, routed)          0.209    -0.026    u_top_vga/u_draw_player_ctl/xpos_player1[0]_i_1_n_0
    SLICE_X15Y55         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.833    -0.856    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y55         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.207    -0.094    
    SLICE_X15Y55         FDRE (Hold_fdre_C_CE)       -0.105    -0.199    u_top_vga/u_draw_player_ctl/xpos_player1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.173    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.799ns  (logic 3.978ns (51.005%)  route 3.821ns (48.995%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.549    -0.963    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X29Y64         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           3.821     3.314    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522     6.836 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.836    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.799ns  (logic 3.975ns (50.960%)  route 3.825ns (49.040%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.547    -0.965    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           3.825     3.316    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     6.834 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.834    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.520ns  (logic 0.965ns (38.290%)  route 1.555ns (61.710%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X29Y64         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           1.555     1.072    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.896 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.896    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.524ns  (logic 0.965ns (38.235%)  route 1.559ns (61.765%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           1.559     1.076    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.900 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.900    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk40_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 3.977ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.666    11.654    pclk40
    OLOGIC_X1Y93         ODDR                                         f  pclk40_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.472    12.126 r  pclk40_oddr/Q
                         net (fo=1, routed)           0.001    12.127    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    15.632 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000    15.632    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player1/vga_out\\.rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.858ns  (logic 4.013ns (58.518%)  route 2.845ns (41.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.621    -0.891    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X6Y60          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518    -0.373 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[0]/Q
                         net (fo=1, routed)           2.845     2.472    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     5.967 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.967    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.726ns  (logic 4.020ns (59.776%)  route 2.705ns (40.224%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.621    -0.891    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X6Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.518    -0.373 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]/Q
                         net (fo=1, routed)           2.705     2.333    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502     5.835 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.835    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player1/vga_out\\.rgb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.682ns  (logic 4.042ns (60.488%)  route 2.640ns (39.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.621    -0.891    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X6Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.518    -0.373 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[10]/Q
                         net (fo=1, routed)           2.640     2.267    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     5.791 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.791    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player1/vga_out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.724ns  (logic 4.152ns (61.757%)  route 2.571ns (38.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.569    -0.943    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X12Y46         FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.478    -0.465 r  u_top_vga/u_draw_player1/vga_out\\.vsync_reg/Q
                         net (fo=1, routed)           2.571     2.107    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.674     5.781 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.781    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player1/vga_out\\.rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.633ns  (logic 3.981ns (60.009%)  route 2.653ns (39.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.621    -0.891    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X7Y60          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[3]/Q
                         net (fo=1, routed)           2.653     2.218    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525     5.743 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.743    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player1/vga_out\\.rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.627ns  (logic 3.977ns (60.009%)  route 2.650ns (39.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.621    -0.891    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[4]/Q
                         net (fo=1, routed)           2.650     2.215    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     5.736 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.736    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player1/vga_out\\.rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.558ns  (logic 4.099ns (62.513%)  route 2.458ns (37.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.621    -0.891    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[5]/Q
                         net (fo=1, routed)           2.458     1.986    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.680     5.667 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.667    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player1/vga_out\\.rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.500ns  (logic 3.975ns (61.151%)  route 2.525ns (38.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.621    -0.891    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X7Y60          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[2]/Q
                         net (fo=1, routed)           2.525     2.090    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519     5.609 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.609    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player1/vga_out\\.rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.396ns  (logic 3.959ns (61.905%)  route 2.437ns (38.095%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.621    -0.891    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X7Y60          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[1]/Q
                         net (fo=1, routed)           2.437     2.002    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503     5.505 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.505    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk40_oddr/C
                            (rising edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.384ns  (logic 1.383ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.585    -0.596    pclk40
    OLOGIC_X1Y93         ODDR                                         r  pclk40_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.177    -0.419 r  pclk40_oddr/Q
                         net (fo=1, routed)           0.001    -0.418    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     0.788 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     0.788    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player1/vga_out\\.rgb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.412ns (73.252%)  route 0.516ns (26.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.590    -0.591    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[7]/Q
                         net (fo=1, routed)           0.516     0.052    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.284     1.337 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.337    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player1/vga_out\\.rgb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.972ns  (logic 1.371ns (69.515%)  route 0.601ns (30.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.590    -0.591    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[6]/Q
                         net (fo=1, routed)           0.601     0.151    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.381 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.381    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player1/vga_out\\.rgb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.384ns (70.152%)  route 0.589ns (29.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.590    -0.591    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X6Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[9]/Q
                         net (fo=1, routed)           0.589     0.162    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.382 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.382    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player1/vga_out\\.rgb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.977ns  (logic 1.389ns (70.248%)  route 0.588ns (29.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.590    -0.591    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X6Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[8]/Q
                         net (fo=1, routed)           0.588     0.161    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.386 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.386    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player1/vga_out\\.rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.346ns (67.748%)  route 0.641ns (32.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.589    -0.592    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X7Y60          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[1]/Q
                         net (fo=1, routed)           0.641     0.189    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.394 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.394    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player1/vga_out\\.rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.361ns (66.446%)  route 0.687ns (33.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.589    -0.592    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X7Y60          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[2]/Q
                         net (fo=1, routed)           0.687     0.236    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.456 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.456    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player1/vga_out\\.rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.389ns (67.740%)  route 0.661ns (32.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.590    -0.591    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[5]/Q
                         net (fo=1, routed)           0.661     0.198    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.261     1.459 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.459    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player1/vga_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 1.362ns (65.317%)  route 0.723ns (34.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.566    -0.615    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X12Y46         FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  u_top_vga/u_draw_player1/vga_out\\.hsync_reg/Q
                         net (fo=1, routed)           0.723     0.272    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.469 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.469    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player1/vga_out\\.rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.367ns (65.377%)  route 0.724ns (34.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.589    -0.592    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X7Y60          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[3]/Q
                         net (fo=1, routed)           0.724     0.273    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.498 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.498    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    u_clk/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHz_clk_wiz_0

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.089ns  (logic 1.565ns (19.351%)  route 6.524ns (80.649%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.676     7.117    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.848     8.089    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X36Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.431    -1.565    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.844ns  (logic 1.565ns (19.955%)  route 6.279ns (80.045%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.676     7.117    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.603     7.844    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X33Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.431    -1.565    u_top_vga/u_mouse_ctl/CLK
    SLICE_X33Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.844ns  (logic 1.565ns (19.955%)  route 6.279ns (80.045%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.676     7.117    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.603     7.844    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X33Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.431    -1.565    u_top_vga/u_mouse_ctl/CLK
    SLICE_X33Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.844ns  (logic 1.565ns (19.955%)  route 6.279ns (80.045%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.676     7.117    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.603     7.844    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X33Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.431    -1.565    u_top_vga/u_mouse_ctl/CLK
    SLICE_X33Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.844ns  (logic 1.565ns (19.955%)  route 6.279ns (80.045%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.676     7.117    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.603     7.844    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X33Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.431    -1.565    u_top_vga/u_mouse_ctl/CLK
    SLICE_X33Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.813ns  (logic 1.565ns (20.034%)  route 6.248ns (79.966%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.676     7.117    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.572     7.813    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X35Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.430    -1.566    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.813ns  (logic 1.565ns (20.034%)  route 6.248ns (79.966%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.676     7.117    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.572     7.813    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X35Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.430    -1.566    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.813ns  (logic 1.565ns (20.034%)  route 6.248ns (79.966%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.676     7.117    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.241 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.572     7.813    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X35Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.430    -1.566    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.740ns  (logic 1.565ns (20.224%)  route 6.174ns (79.776%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.507     6.949    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X31Y63         LUT1 (Prop_lut1_I0_O)        0.124     7.073 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.667     7.740    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_0_in
    SLICE_X28Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.431    -1.565    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X28Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.711ns  (logic 1.565ns (20.300%)  route 6.146ns (79.700%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.507     6.949    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X31Y63         LUT1 (Prop_lut1_I0_O)        0.124     7.073 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.638     7.711    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_0_in
    SLICE_X29Y64         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.432    -1.564    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X29Y64         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.693ns  (logic 0.220ns (13.004%)  route 1.472ns (86.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.472     1.693    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X37Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.818    -0.871    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X37Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.811ns  (logic 0.265ns (14.637%)  route 1.546ns (85.363%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.546     1.766    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.811 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.811    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[3]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.818    -0.871    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X36Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.265ns (14.607%)  route 1.550ns (85.393%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.550     1.770    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.815 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.815    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[2]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.818    -0.871    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X36Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.898ns  (logic 0.310ns (16.342%)  route 1.587ns (83.658%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.441     1.662    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X36Y69         LUT3 (Prop_lut3_I1_O)        0.045     1.707 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_i_2/O
                         net (fo=1, routed)           0.146     1.853    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_i_2_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I4_O)        0.045     1.898 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     1.898    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X36Y69         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.819    -0.870    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X36Y69         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.936ns  (logic 0.265ns (13.692%)  route 1.671ns (86.308%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.671     1.891    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.936 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.936    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[1]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.818    -0.871    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X36Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[1]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.946ns  (logic 0.265ns (13.620%)  route 1.681ns (86.380%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.681     1.901    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.946 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.946    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[0]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.818    -0.871    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X36Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.979ns  (logic 0.217ns (10.943%)  route 1.763ns (89.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.763     1.979    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X30Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.828    -0.861    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X30Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.050ns  (logic 0.262ns (12.759%)  route 1.789ns (87.241%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.789     2.005    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X31Y58         LUT6 (Prop_lut6_I1_O)        0.045     2.050 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.050    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[1]_i_1_n_0
    SLICE_X31Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.828    -0.861    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.051ns  (logic 0.262ns (12.753%)  route 1.790ns (87.247%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.790     2.006    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X31Y58         LUT6 (Prop_lut6_I1_O)        0.045     2.051 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.051    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[2]_i_1_n_0
    SLICE_X31Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.828    -0.861    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[2]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.190ns  (logic 0.262ns (11.943%)  route 1.929ns (88.057%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.929     2.145    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X31Y58         LUT6 (Prop_lut6_I1_O)        0.045     2.190 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.190    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[3]_i_1_n_0
    SLICE_X31Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.828    -0.861    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk40MHz_clk_wiz_0

Max Delay           187 Endpoints
Min Delay           187 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.526ns  (logic 1.565ns (14.871%)  route 8.960ns (85.129%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         7.072     8.513    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X28Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.637 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          1.889    10.526    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X40Y39         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.445    -1.550    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X40Y39         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.526ns  (logic 1.565ns (14.871%)  route 8.960ns (85.129%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         7.072     8.513    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X28Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.637 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          1.889    10.526    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X40Y39         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.445    -1.550    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X40Y39         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.521ns  (logic 1.565ns (14.877%)  route 8.956ns (85.123%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         7.072     8.513    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X28Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.637 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          1.884    10.521    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X41Y39         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.445    -1.550    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X41Y39         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep__0/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.521ns  (logic 1.565ns (14.877%)  route 8.956ns (85.123%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         7.072     8.513    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X28Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.637 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          1.884    10.521    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X41Y39         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.445    -1.550    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X41Y39         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.375ns  (logic 1.565ns (15.087%)  route 8.810ns (84.913%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         7.072     8.513    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X28Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.637 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          1.739    10.375    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X41Y38         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.444    -1.551    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X41Y38         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.085ns  (logic 1.565ns (15.520%)  route 8.520ns (84.480%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         7.072     8.513    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X28Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.637 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          1.449    10.085    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X36Y37         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.441    -1.554    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X36Y37         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__2/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.976ns  (logic 1.565ns (15.691%)  route 8.410ns (84.309%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         7.072     8.513    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X28Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.637 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          1.339     9.976    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X36Y27         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.431    -1.564    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X36Y27         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.958ns  (logic 1.565ns (15.719%)  route 8.392ns (84.281%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         7.072     8.513    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X28Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.637 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          1.321     9.958    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X15Y24         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.433    -1.562    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X15Y24         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__0/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.958ns  (logic 1.565ns (15.719%)  route 8.392ns (84.281%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         7.072     8.513    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X28Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.637 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          1.321     9.958    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X15Y24         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.433    -1.562    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X15Y24         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]_rep__0/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.958ns  (logic 1.565ns (15.719%)  route 8.392ns (84.281%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         7.072     8.513    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X28Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.637 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          1.321     9.958    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X15Y24         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.433    -1.562    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X15Y24         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.210ns (18.215%)  route 0.941ns (81.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         0.941     1.150    u_top_vga/u_draw_player1/btnC_IBUF
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.860    -0.829    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.210ns (18.215%)  route 0.941ns (81.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         0.941     1.150    u_top_vga/u_draw_player1/btnC_IBUF
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.860    -0.829    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.210ns (18.215%)  route 0.941ns (81.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         0.941     1.150    u_top_vga/u_draw_player1/btnC_IBUF
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.860    -0.829    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.210ns (18.215%)  route 0.941ns (81.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         0.941     1.150    u_top_vga/u_draw_player1/btnC_IBUF
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.860    -0.829    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X5Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.272ns  (logic 0.210ns (16.474%)  route 1.062ns (83.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.062     1.272    u_top_vga/u_draw_player1/btnC_IBUF
    SLICE_X6Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.860    -0.829    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X6Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.272ns  (logic 0.210ns (16.474%)  route 1.062ns (83.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.062     1.272    u_top_vga/u_draw_player1/btnC_IBUF
    SLICE_X6Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.860    -0.829    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X6Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.272ns  (logic 0.210ns (16.474%)  route 1.062ns (83.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.062     1.272    u_top_vga/u_draw_player1/btnC_IBUF
    SLICE_X6Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.860    -0.829    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X6Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.272ns  (logic 0.210ns (16.474%)  route 1.062ns (83.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.062     1.272    u_top_vga/u_draw_player1/btnC_IBUF
    SLICE_X6Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.860    -0.829    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X6Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vga_out\\.rgb_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.272ns  (logic 0.210ns (16.474%)  route 1.062ns (83.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.062     1.272    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X7Y59          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.860    -0.829    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X7Y59          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vga_out\\.rgb_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.272ns  (logic 0.210ns (16.474%)  route 1.062ns (83.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.062     1.272    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X7Y59          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.860    -0.829    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X7Y59          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[5]/C





