INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/primary_caps_accel.hlsrun_impl_summary, at Mon Jul 22 12:26:42 2024
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run vivado -work_dir /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel -config /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg -cmdlineconfig /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jul 22 12:26:43 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/jjos425/Desktop/P4P33-2024/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'jjos425' on host 'en432999.uoa.auckland.ac.nz' (Linux_x86_64 version 5.15.0-113-generic) on Mon Jul 22 12:26:44 NZST 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.5 LTS
INFO: [HLS 200-10] In directory '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel'
INFO: [HLS 200-2005] Using work_dir /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/constants.h' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/constants.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/PrimaryCaps.cpp' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/PrimaryCaps.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/PrimaryCaps.h' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/PrimaryCaps.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/testing_suite.h' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/testing_suite.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=PrimaryCapsTestbench.cpp' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/PrimaryCapsTestbench.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=process_features' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xczu9eg-ffvb1156-2-e' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jul 22 12:26:47 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/hls_data.json outdir=/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip srcdir=/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip/misc
INFO: Copied 42 verilog file(s) to /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip/hdl/verilog
INFO: Copied 40 vhdl file(s) to /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip/drivers
Generating 7 subcores in /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip/hdl/ip.tmp:
impl/misc/process_features_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl
impl/misc/process_features_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
impl/misc/process_features_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl
impl/misc/process_features_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
impl/misc/process_features_fpext_32ns_64_2_no_dsp_1_ip.tcl
impl/misc/process_features_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
impl/misc/process_features_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl
INFO: Using COE_DIR=/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip/hdl/verilog
INFO: Generating process_features_dadd_64ns_64ns_64_5_full_dsp_1_ip via file impl/misc/process_features_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jjos425/Desktop/P4P33-2024/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'process_features_dadd_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'process_features_dadd_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: Done generating process_features_dadd_64ns_64ns_64_5_full_dsp_1_ip via file impl/misc/process_features_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl
INFO: Generating process_features_fadd_32ns_32ns_32_4_full_dsp_1_ip via file impl/misc/process_features_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'process_features_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'process_features_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: Done generating process_features_fadd_32ns_32ns_32_4_full_dsp_1_ip via file impl/misc/process_features_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
INFO: Generating process_features_fdiv_32ns_32ns_32_9_no_dsp_1_ip via file impl/misc/process_features_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'process_features_fdiv_32ns_32ns_32_9_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'process_features_fdiv_32ns_32ns_32_9_no_dsp_1_ip'...
INFO: Done generating process_features_fdiv_32ns_32ns_32_9_no_dsp_1_ip via file impl/misc/process_features_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl
INFO: Generating process_features_fmul_32ns_32ns_32_3_max_dsp_1_ip via file impl/misc/process_features_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'process_features_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'process_features_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: Done generating process_features_fmul_32ns_32ns_32_3_max_dsp_1_ip via file impl/misc/process_features_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
INFO: Generating process_features_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/process_features_fpext_32ns_64_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'process_features_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'process_features_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: Done generating process_features_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/process_features_fpext_32ns_64_2_no_dsp_1_ip.tcl
INFO: Generating process_features_fptrunc_64ns_32_2_no_dsp_1_ip via file impl/misc/process_features_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'process_features_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'process_features_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: Done generating process_features_fptrunc_64ns_32_2_no_dsp_1_ip via file impl/misc/process_features_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
INFO: Generating process_features_fsqrt_32ns_32ns_32_8_no_dsp_1_ip via file impl/misc/process_features_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'process_features_fsqrt_32ns_32ns_32_8_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'process_features_fsqrt_32ns_32ns_32_8_no_dsp_1_ip'...
INFO: Done generating process_features_fsqrt_32ns_32ns_32_8_no_dsp_1_ip via file impl/misc/process_features_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl
INFO: Import ports from HDL: /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip/hdl/vhdl/process_features.vhd (process_features)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jjos425/Desktop/P4P33-2024/Vivado/2024.1/data/ip'.
INFO: Add axi4full interface m_axi_gmem0
INFO: Add axi4full interface m_axi_gmem1
INFO: Add axi4full interface m_axi_gmem2
INFO: Add axi4full interface m_axi_gmem3
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip/component.xml
Generating XO file: process_features.xo in directory /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/..
Running: package_xo -xo_path /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/../process_features.xo -kernel_xml /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/kernel.xml -kernel_name process_features -ip_directory /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip -kernel_files {/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/../../constants.h /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/../../PrimaryCaps.cpp /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/../../PrimaryCaps.h /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/../../testing_suite.h} -hls_directory /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/misc/hls_files -kernel_json /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/hls_data.json
INFO: Created IP archive /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip/xilinx_com_hls_process_features_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Mon Jul 22 12:26:59 2024...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jul 22 12:27:03 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module process_features
## set language verilog
## set family zynquplus
## set device xczu9eg
## set package -ffvb1156
## set speed -2-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:process_features:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project primary_caps_accel
# dict set report_options hls_solution hls
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "process_features"
# dict set report_options funcmodules {process_features_conv_2d_Pipeline_1 process_features_conv_2d_Pipeline_2 process_features_conv_2d_Pipeline_3 process_features_conv_2d_Pipeline_VITIS_LOOP_84_2_VITIS_LOOP_86_3_VITIS_LOOP_97_4_VITIS_LOOP_102_s process_features_conv_2d_Pipeline_5 process_features_conv_2d process_features_process_features_Pipeline_1 process_features_process_features_Pipeline_VITIS_LOOP_212_1_VITIS_LOOP_214_2_VITIS_LOOP_216_3_VIT process_features_process_features_Pipeline_3 process_features_process_features_Pipeline_4 process_features_process_features_Pipeline_5 process_features_process_features_Pipeline_VITIS_LOOP_245_1_VITIS_LOOP_247_2 process_features_process_features_Pipeline_VITIS_LOOP_254_3 process_features_process_features_Pipeline_VITIS_LOOP_264_5_VITIS_LOOP_266_6 process_features_process_features_Pipeline_9}
# dict set report_options bindmodules {process_features_flow_control_loop_pipe_sequential_init process_features_fmul_32ns_32ns_32_3_max_dsp_1 process_features_mac_muladd_9ns_8ns_9ns_16_4_1 process_features_mac_muladd_9ns_5ns_6ns_13_4_1 process_features_conv_2d_input_buffer_RAM_1WNR_AUTO_1R1W process_features_conv_2d_output_buffer_RAM_AUTO_1R1W process_features_conv_2d_weight_buffer_RAM_1WNR_AUTO_1R1W process_features_conv_2d_biases_buffer_RAM_AUTO_1R1W process_features_fdiv_32ns_32ns_32_9_no_dsp_1 process_features_fptrunc_64ns_32_2_no_dsp_1 process_features_fpext_32ns_64_2_no_dsp_1 process_features_fsqrt_32ns_32ns_32_8_no_dsp_1 process_features_dadd_64ns_64ns_64_5_full_dsp_1 process_features_fadd_32ns_32ns_32_4_full_dsp_1 process_features_input_buffer_RAM_AUTO_1R1W process_features_squared_input_RAM_AUTO_1R1W process_features_squared_norm_RAM_AUTO_1R1W process_features_scale_RAM_AUTO_1R1W process_features_conv_output_RAM_1WNR_AUTO_1R1W process_features_gmem0_m_axi process_features_gmem1_m_axi process_features_gmem2_m_axi process_features_gmem3_m_axi process_features_control_s_axi}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jjos425/Desktop/P4P33-2024/Vivado/2024.1/data/ip'.
# create_bd_design bd_0
Wrote  : </home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_gmem0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem2' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem3' at <0x44A0_0000 [ 64K ]>.
Wrote  : </home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2024-07-22 12:27:14 NZST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Jul 22 12:27:14 2024] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Mon Jul 22 12:27:14 2024] Launched synth_1...
Run output will be captured here: /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.runs/synth_1/runme.log
[Mon Jul 22 12:27:14 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jul 22 12:29:29 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 34741
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jjos425/Desktop/P4P33-2024/Vivado/2024.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Synthesis license expires in 15 day(s)
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1591293
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2685.273 ; gain = 309.863 ; free physical = 11405 ; free virtual = 24765
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-1591255-en432999.uoa.auckland.ac.nz/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-1591255-en432999.uoa.auckland.ac.nz/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2771.242 ; gain = 395.832 ; free physical = 11300 ; free virtual = 24658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2771.242 ; gain = 395.832 ; free physical = 11300 ; free virtual = 24658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2771.242 ; gain = 395.832 ; free physical = 11300 ; free virtual = 24658
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2771.242 ; gain = 0.000 ; free physical = 11300 ; free virtual = 24659
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/process_features.xdc]
Finished Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/process_features.xdc]
Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.273 ; gain = 0.000 ; free physical = 11304 ; free virtual = 24664
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2835.273 ; gain = 0.000 ; free physical = 11302 ; free virtual = 24664
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2835.273 ; gain = 459.863 ; free physical = 11313 ; free virtual = 24660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.277 ; gain = 467.867 ; free physical = 11313 ; free virtual = 24660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.277 ; gain = 467.867 ; free physical = 11313 ; free virtual = 24660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.277 ; gain = 467.867 ; free physical = 11313 ; free virtual = 24661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2843.277 ; gain = 467.867 ; free physical = 11314 ; free virtual = 24659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3321.340 ; gain = 945.930 ; free physical = 10949 ; free virtual = 24320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3323.340 ; gain = 947.930 ; free physical = 10948 ; free virtual = 24319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3334.801 ; gain = 959.391 ; free physical = 10936 ; free virtual = 24307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3350.645 ; gain = 975.234 ; free physical = 10847 ; free virtual = 24237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3350.645 ; gain = 975.234 ; free physical = 10846 ; free virtual = 24240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3350.645 ; gain = 975.234 ; free physical = 10826 ; free virtual = 24239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3350.645 ; gain = 975.234 ; free physical = 10826 ; free virtual = 24239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3350.645 ; gain = 975.234 ; free physical = 10817 ; free virtual = 24239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3350.645 ; gain = 975.234 ; free physical = 10809 ; free virtual = 24238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3350.645 ; gain = 975.234 ; free physical = 10803 ; free virtual = 24237
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3350.645 ; gain = 911.203 ; free physical = 10793 ; free virtual = 24234
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3350.645 ; gain = 975.234 ; free physical = 10793 ; free virtual = 24234
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3350.645 ; gain = 0.000 ; free physical = 11096 ; free virtual = 24537
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3350.645 ; gain = 0.000 ; free physical = 11092 ; free virtual = 24535
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 38678e4a
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 3350.645 ; gain = 1893.539 ; free physical = 11092 ; free virtual = 24535
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2477.886; main = 2477.886; forked = 398.530
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3877.203; main = 3276.945; forked = 1033.922
INFO: [Common 17-1381] The checkpoint '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 22 12:29:57 2024...
[Mon Jul 22 12:30:00 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:02:46 ; elapsed = 00:02:46 . Memory (MB): peak = 1800.566 ; gain = 0.000 ; free physical = 13372 ; free virtual = 26760
TIMESTAMP: HLS-REPORT: synthesis open_run: 2024-07-22 12:30:00 NZST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2711.922 ; gain = 0.000 ; free physical = 12460 ; free virtual = 25835
INFO: [Netlist 29-17] Analyzing 4426 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/process_features.xdc]
Finished Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/process_features.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3085.707 ; gain = 0.000 ; free physical = 12143 ; free virtual = 25518
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 30 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3085.707 ; gain = 1285.141 ; free physical = 12130 ; free virtual = 25505
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2024-07-22 12:30:15 NZST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/process_features_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/process_features_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/process_features_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 4476.863 ; gain = 1391.156 ; free physical = 10853 ; free virtual = 24281
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/process_features_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/process_features_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/process_features_failfast_synth.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 4 seconds
 -I- average fanout metrics completed in 3 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 3 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xczu9eg-ffvb1156-2-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 6.93%  | OK     |
#  | FD                                                        | 50%       | 3.01%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 4.34%  | OK     |
#  | CARRY8                                                    | 25%       | 1.60%  | OK     |
#  | MUXF7                                                     | 15%       | 1.96%  | OK     |
#  | DSP                                                       | 80%       | 1.27%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 42.87% | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 22.07% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 5139      | 201    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.30   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/report/process_features_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 13 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2024-07-22 12:30:46 NZST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2024-07-22 12:30:46 NZST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2024-07-22 12:30:46 NZST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2024-07-22 12:30:46 NZST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2024-07-22 12:30:46 NZST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2024-07-22 12:30:46 NZST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2024-07-22 12:30:46 NZST
HLS EXTRACTION: synth area_totals:  0 274080 548160 2520 1824 0 0
HLS EXTRACTION: synth area_current: 0 19006 16487 32 782 0 6249 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 274080 LUT 19006 AVAIL_FF 548160 FF 16487 AVAIL_DSP 2520 DSP 32 AVAIL_BRAM 1824 BRAM 782 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 6249 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/report/verilog/process_features_export.rpt


Implementation tool: Xilinx Vivado v.2024.1
Project:             primary_caps_accel
Solution:            hls
Device target:       xczu9eg-ffvb1156-2-e
Report date:         Mon Jul 22 12:30:46 NZST 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          19006
FF:           16487
DSP:             32
BRAM:           782
URAM:             0
LATCH:            0
SRL:           6249
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      3.854
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2024-07-22 12:30:46 NZST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4752.395 ; gain = 0.000 ; free physical = 10621 ; free virtual = 24018
