[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/HierPathModule/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/HierPathModule/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<78> s<77> l<2:1> el<1:2>
n<module> u<2> t<Module_keyword> p<6> s<3> l<2:1> el<2:7>
n<bottom> u<3> t<StringConst> p<6> s<5> l<2:8> el<2:14>
n<> u<4> t<Port> p<5> l<2:15> el<2:15>
n<> u<5> t<List_of_ports> p<6> c<4> l<2:14> el<2:16>
n<> u<6> t<Module_nonansi_header> p<27> c<2> s<25> l<2:1> el<2:17>
n<o> u<7> t<StringConst> p<8> l<3:10> el<3:11>
n<> u<8> t<Ps_or_hierarchical_identifier> p<11> c<7> s<10> l<3:10> el<3:11>
n<> u<9> t<Constant_bit_select> p<10> l<3:12> el<3:12>
n<> u<10> t<Constant_select> p<11> c<9> l<3:12> el<3:12>
n<> u<11> t<Net_lvalue> p<19> c<8> s<18> l<3:10> el<3:11>
n<medium> u<12> t<StringConst> p<16> s<13> l<3:14> el<3:20>
n<c> u<13> t<StringConst> p<16> s<15> l<3:21> el<3:22>
n<> u<14> t<Bit_select> p<15> l<3:22> el<3:22>
n<> u<15> t<Select> p<16> c<14> l<3:22> el<3:22>
n<> u<16> t<Complex_func_call> p<17> c<12> l<3:14> el<3:22>
n<> u<17> t<Primary> p<18> c<16> l<3:14> el<3:22>
n<> u<18> t<Expression> p<19> c<17> l<3:14> el<3:22>
n<> u<19> t<Net_assignment> p<20> c<11> l<3:10> el<3:22>
n<> u<20> t<List_of_net_assignments> p<21> c<19> l<3:10> el<3:22>
n<> u<21> t<Continuous_assign> p<22> c<20> l<3:3> el<3:23>
n<> u<22> t<Module_common_item> p<23> c<21> l<3:3> el<3:23>
n<> u<23> t<Module_or_generate_item> p<24> c<22> l<3:3> el<3:23>
n<> u<24> t<Non_port_module_item> p<25> c<23> l<3:3> el<3:23>
n<> u<25> t<Module_item> p<27> c<24> s<26> l<3:3> el<3:23>
n<> u<26> t<ENDMODULE> p<27> l<4:1> el<4:10>
n<> u<27> t<Module_declaration> p<28> c<6> l<2:1> el<4:10>
n<> u<28> t<Description> p<77> c<27> s<58> l<2:1> el<4:10>
n<module> u<29> t<Module_keyword> p<33> s<30> l<6:1> el<6:7>
n<medium> u<30> t<StringConst> p<33> s<32> l<6:8> el<6:14>
n<> u<31> t<Port> p<32> l<6:15> el<6:15>
n<> u<32> t<List_of_ports> p<33> c<31> l<6:14> el<6:16>
n<> u<33> t<Module_nonansi_header> p<57> c<29> s<45> l<6:1> el<6:17>
n<> u<34> t<NetType_Wire> p<39> s<35> l<7:3> el<7:7>
n<> u<35> t<Data_type_or_implicit> p<39> s<38> l<7:8> el<7:8>
n<c> u<36> t<StringConst> p<37> l<7:8> el<7:9>
n<> u<37> t<Net_decl_assignment> p<38> c<36> l<7:8> el<7:9>
n<> u<38> t<List_of_net_decl_assignments> p<39> c<37> l<7:8> el<7:9>
n<> u<39> t<Net_declaration> p<40> c<34> l<7:3> el<7:10>
n<> u<40> t<Package_or_generate_item_declaration> p<41> c<39> l<7:3> el<7:10>
n<> u<41> t<Module_or_generate_item_declaration> p<42> c<40> l<7:3> el<7:10>
n<> u<42> t<Module_common_item> p<43> c<41> l<7:3> el<7:10>
n<> u<43> t<Module_or_generate_item> p<44> c<42> l<7:3> el<7:10>
n<> u<44> t<Non_port_module_item> p<45> c<43> l<7:3> el<7:10>
n<> u<45> t<Module_item> p<57> c<44> s<55> l<7:3> el<7:10>
n<bottom> u<46> t<StringConst> p<52> s<51> l<8:3> el<8:9>
n<b1> u<47> t<StringConst> p<48> l<8:10> el<8:12>
n<> u<48> t<Name_of_instance> p<51> c<47> s<50> l<8:10> el<8:12>
n<> u<49> t<Ordered_port_connection> p<50> l<8:13> el<8:13>
n<> u<50> t<List_of_port_connections> p<51> c<49> l<8:13> el<8:13>
n<> u<51> t<Hierarchical_instance> p<52> c<48> l<8:10> el<8:14>
n<> u<52> t<Module_instantiation> p<53> c<46> l<8:3> el<8:15>
n<> u<53> t<Module_or_generate_item> p<54> c<52> l<8:3> el<8:15>
n<> u<54> t<Non_port_module_item> p<55> c<53> l<8:3> el<8:15>
n<> u<55> t<Module_item> p<57> c<54> s<56> l<8:3> el<8:15>
n<> u<56> t<ENDMODULE> p<57> l<9:1> el<9:10>
n<> u<57> t<Module_declaration> p<58> c<33> l<6:1> el<9:10>
n<> u<58> t<Description> p<77> c<57> s<76> l<6:1> el<9:10>
n<module> u<59> t<Module_keyword> p<63> s<60> l<11:1> el<11:7>
n<top> u<60> t<StringConst> p<63> s<62> l<11:8> el<11:11>
n<> u<61> t<Port> p<62> l<11:12> el<11:12>
n<> u<62> t<List_of_ports> p<63> c<61> l<11:11> el<11:13>
n<> u<63> t<Module_nonansi_header> p<75> c<59> s<73> l<11:1> el<11:14>
n<medium> u<64> t<StringConst> p<70> s<69> l<12:4> el<12:10>
n<u1> u<65> t<StringConst> p<66> l<12:11> el<12:13>
n<> u<66> t<Name_of_instance> p<69> c<65> s<68> l<12:11> el<12:13>
n<> u<67> t<Ordered_port_connection> p<68> l<12:14> el<12:14>
n<> u<68> t<List_of_port_connections> p<69> c<67> l<12:14> el<12:14>
n<> u<69> t<Hierarchical_instance> p<70> c<66> l<12:11> el<12:15>
n<> u<70> t<Module_instantiation> p<71> c<64> l<12:4> el<12:16>
n<> u<71> t<Module_or_generate_item> p<72> c<70> l<12:4> el<12:16>
n<> u<72> t<Non_port_module_item> p<73> c<71> l<12:4> el<12:16>
n<> u<73> t<Module_item> p<75> c<72> s<74> l<12:4> el<12:16>
n<> u<74> t<ENDMODULE> p<75> l<13:1> el<13:10>
n<> u<75> t<Module_declaration> p<76> c<63> l<11:1> el<13:10>
n<> u<76> t<Description> p<77> c<75> l<11:1> el<13:10>
n<> u<77> t<Source_text> p<78> c<28> l<2:1> el<13:10>
n<> u<78> t<Top_level_rule> c<1> l<2:1> el<15:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/HierPathModule/dut.sv:2:1: No timescale set for "bottom".

[WRN:PA0205] ${SURELOG_DIR}/tests/HierPathModule/dut.sv:6:1: No timescale set for "medium".

[WRN:PA0205] ${SURELOG_DIR}/tests/HierPathModule/dut.sv:11:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/HierPathModule/dut.sv:2:1: Compile module "work@bottom".

[INF:CP0303] ${SURELOG_DIR}/tests/HierPathModule/dut.sv:6:1: Compile module "work@medium".

[INF:CP0303] ${SURELOG_DIR}/tests/HierPathModule/dut.sv:11:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/HierPathModule/dut.sv:11:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
cont_assign                                            1
design                                                 1
hier_path                                              1
logic_net                                              3
logic_typespec                                         2
module_inst                                            7
ref_module                                             2
ref_obj                                                5
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
cont_assign                                            2
design                                                 1
hier_path                                              2
logic_net                                              3
logic_typespec                                         2
module_inst                                            7
ref_module                                             2
ref_obj                                                8
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/HierPathModule/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/HierPathModule/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/HierPathModule/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:2:1, endln:4:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@bottom
  |vpiDefName:work@bottom
  |vpiNet:
  \_logic_net: (work@bottom.o), line:3:10, endln:3:11
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:2:1, endln:4:10
    |vpiName:o
    |vpiFullName:work@bottom.o
    |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , line:3:10, endln:3:22
    |vpiParent:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:2:1, endln:4:10
    |vpiRhs:
    \_hier_path: (medium.c), line:3:14, endln:3:22
      |vpiParent:
      \_cont_assign: , line:3:10, endln:3:22
      |vpiName:medium.c
      |vpiActual:
      \_ref_obj: (medium), line:3:14, endln:3:20
        |vpiParent:
        \_hier_path: (medium.c), line:3:14, endln:3:22
        |vpiName:medium
      |vpiActual:
      \_ref_obj: (work@bottom.c), line:3:21, endln:3:22
        |vpiParent:
        \_hier_path: (medium.c), line:3:14, endln:3:22
        |vpiName:c
        |vpiFullName:work@bottom.c
    |vpiLhs:
    \_ref_obj: (work@bottom.o), line:3:10, endln:3:11
      |vpiParent:
      \_cont_assign: , line:3:10, endln:3:22
      |vpiName:o
      |vpiFullName:work@bottom.o
      |vpiActual:
      \_logic_net: (work@bottom.o), line:3:10, endln:3:11
|uhdmallModules:
\_module_inst: work@medium (work@medium), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:6:1, endln:9:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@medium
  |vpiDefName:work@medium
  |vpiNet:
  \_logic_net: (work@medium.c), line:7:8, endln:7:9
    |vpiParent:
    \_module_inst: work@medium (work@medium), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:6:1, endln:9:10
    |vpiTypespec:
    \_ref_obj: (work@medium.c)
      |vpiParent:
      \_logic_net: (work@medium.c), line:7:8, endln:7:9
      |vpiFullName:work@medium.c
      |vpiActual:
      \_logic_typespec: , line:7:3, endln:7:7
    |vpiName:c
    |vpiFullName:work@medium.c
    |vpiNetType:1
  |vpiRefModule:
  \_ref_module: work@bottom (b1), line:8:10, endln:8:12
    |vpiParent:
    \_module_inst: work@medium (work@medium), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:6:1, endln:9:10
    |vpiName:b1
    |vpiDefName:work@bottom
    |vpiActual:
    \_module_inst: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:2:1, endln:4:10
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:11:1, endln:13:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiRefModule:
  \_ref_module: work@medium (u1), line:12:11, endln:12:13
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:11:1, endln:13:10
    |vpiName:u1
    |vpiDefName:work@medium
    |vpiActual:
    \_module_inst: work@medium (work@medium), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:6:1, endln:9:10
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:11:1, endln:13:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@medium (work@top.u1), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:12:4, endln:12:16
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:11:1, endln:13:10
    |vpiName:u1
    |vpiFullName:work@top.u1
    |vpiDefName:work@medium
    |vpiDefFile:${SURELOG_DIR}/tests/HierPathModule/dut.sv
    |vpiDefLineNo:6
    |vpiNet:
    \_logic_net: (work@top.u1.c), line:7:8, endln:7:9
      |vpiParent:
      \_module_inst: work@medium (work@top.u1), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:12:4, endln:12:16
      |vpiTypespec:
      \_ref_obj: (work@top.u1.c)
        |vpiParent:
        \_logic_net: (work@top.u1.c), line:7:8, endln:7:9
        |vpiFullName:work@top.u1.c
        |vpiActual:
        \_logic_typespec: , line:7:3, endln:7:7
      |vpiName:c
      |vpiFullName:work@top.u1.c
      |vpiNetType:1
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:11:1, endln:13:10
    |vpiModule:
    \_module_inst: work@bottom (work@top.u1.b1), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:8:3, endln:8:15
      |vpiParent:
      \_module_inst: work@medium (work@top.u1), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:12:4, endln:12:16
      |vpiName:b1
      |vpiFullName:work@top.u1.b1
      |vpiDefName:work@bottom
      |vpiDefFile:${SURELOG_DIR}/tests/HierPathModule/dut.sv
      |vpiDefLineNo:2
      |vpiInstance:
      \_module_inst: work@medium (work@top.u1), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:12:4, endln:12:16
      |vpiContAssign:
      \_cont_assign: , line:3:10, endln:3:22
        |vpiParent:
        \_module_inst: work@bottom (work@top.u1.b1), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:8:3, endln:8:15
        |vpiRhs:
        \_hier_path: (medium.c), line:3:14, endln:3:22
          |vpiParent:
          \_cont_assign: , line:3:10, endln:3:22
          |vpiName:medium.c
          |vpiActual:
          \_ref_obj: (medium), line:3:14, endln:3:20
            |vpiParent:
            \_hier_path: (medium.c), line:3:14, endln:3:22
            |vpiName:medium
            |vpiActual:
            \_module_inst: work@medium (work@top.u1), file:${SURELOG_DIR}/tests/HierPathModule/dut.sv, line:12:4, endln:12:16
          |vpiActual:
          \_ref_obj: (work@top.u1.b1.c), line:3:21, endln:3:22
            |vpiParent:
            \_hier_path: (medium.c), line:3:14, endln:3:22
            |vpiName:c
            |vpiFullName:work@top.u1.b1.c
            |vpiActual:
            \_logic_net: (work@top.u1.c), line:7:8, endln:7:9
        |vpiLhs:
        \_ref_obj: (work@top.u1.b1.o), line:3:10, endln:3:11
          |vpiParent:
          \_cont_assign: , line:3:10, endln:3:22
          |vpiName:o
          |vpiFullName:work@top.u1.b1.o
          |vpiActual:
          \_logic_net: (work@bottom.o), line:3:10, endln:3:11
\_weaklyReferenced:
\_logic_typespec: , line:7:3, endln:7:7
  |vpiParent:
  \_logic_net: (work@top.u1.c), line:7:8, endln:7:9
\_logic_typespec: , line:7:3, endln:7:7
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/HierPathModule/dut.sv | ${SURELOG_DIR}/build/regression/HierPathModule/roundtrip/dut_000.sv | 3 | 13 |