
NUCLEO-G474RET6-Inverter_Base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ce24  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000690  0800d008  0800d008  0000e008  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d698  0800d698  0000f1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d698  0800d698  0000e698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d6a0  0800d6a0  0000f1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d6a0  0800d6a0  0000e6a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d6a4  0800d6a4  0000e6a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800d6a8  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007f4  200001d8  0800d880  0000f1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009cc  0800d880  0000f9cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c82f  00000000  00000000  0000f208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e54  00000000  00000000  0002ba37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001720  00000000  00000000  0002f890  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011d3  00000000  00000000  00030fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a6cb  00000000  00000000  00032183  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d02d  00000000  00000000  0005c84e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00115674  00000000  00000000  0007987b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018eeef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007388  00000000  00000000  0018ef34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a1  00000000  00000000  001962bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800cfec 	.word	0x0800cfec

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001dc 	.word	0x200001dc
 800021c:	0800cfec 	.word	0x0800cfec

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295
 8000c2c:	f000 b988 	b.w	8000f40 <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f806 	bl	8000c48 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	9d08      	ldr	r5, [sp, #32]
 8000c4e:	468e      	mov	lr, r1
 8000c50:	4604      	mov	r4, r0
 8000c52:	4688      	mov	r8, r1
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d14a      	bne.n	8000cee <__udivmoddi4+0xa6>
 8000c58:	428a      	cmp	r2, r1
 8000c5a:	4617      	mov	r7, r2
 8000c5c:	d962      	bls.n	8000d24 <__udivmoddi4+0xdc>
 8000c5e:	fab2 f682 	clz	r6, r2
 8000c62:	b14e      	cbz	r6, 8000c78 <__udivmoddi4+0x30>
 8000c64:	f1c6 0320 	rsb	r3, r6, #32
 8000c68:	fa01 f806 	lsl.w	r8, r1, r6
 8000c6c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c70:	40b7      	lsls	r7, r6
 8000c72:	ea43 0808 	orr.w	r8, r3, r8
 8000c76:	40b4      	lsls	r4, r6
 8000c78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c7c:	fa1f fc87 	uxth.w	ip, r7
 8000c80:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c84:	0c23      	lsrs	r3, r4, #16
 8000c86:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c8a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c8e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0x62>
 8000c96:	18fb      	adds	r3, r7, r3
 8000c98:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c9c:	f080 80ea 	bcs.w	8000e74 <__udivmoddi4+0x22c>
 8000ca0:	429a      	cmp	r2, r3
 8000ca2:	f240 80e7 	bls.w	8000e74 <__udivmoddi4+0x22c>
 8000ca6:	3902      	subs	r1, #2
 8000ca8:	443b      	add	r3, r7
 8000caa:	1a9a      	subs	r2, r3, r2
 8000cac:	b2a3      	uxth	r3, r4
 8000cae:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cb2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cba:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cbe:	459c      	cmp	ip, r3
 8000cc0:	d909      	bls.n	8000cd6 <__udivmoddi4+0x8e>
 8000cc2:	18fb      	adds	r3, r7, r3
 8000cc4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cc8:	f080 80d6 	bcs.w	8000e78 <__udivmoddi4+0x230>
 8000ccc:	459c      	cmp	ip, r3
 8000cce:	f240 80d3 	bls.w	8000e78 <__udivmoddi4+0x230>
 8000cd2:	443b      	add	r3, r7
 8000cd4:	3802      	subs	r0, #2
 8000cd6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cda:	eba3 030c 	sub.w	r3, r3, ip
 8000cde:	2100      	movs	r1, #0
 8000ce0:	b11d      	cbz	r5, 8000cea <__udivmoddi4+0xa2>
 8000ce2:	40f3      	lsrs	r3, r6
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d905      	bls.n	8000cfe <__udivmoddi4+0xb6>
 8000cf2:	b10d      	cbz	r5, 8000cf8 <__udivmoddi4+0xb0>
 8000cf4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	4608      	mov	r0, r1
 8000cfc:	e7f5      	b.n	8000cea <__udivmoddi4+0xa2>
 8000cfe:	fab3 f183 	clz	r1, r3
 8000d02:	2900      	cmp	r1, #0
 8000d04:	d146      	bne.n	8000d94 <__udivmoddi4+0x14c>
 8000d06:	4573      	cmp	r3, lr
 8000d08:	d302      	bcc.n	8000d10 <__udivmoddi4+0xc8>
 8000d0a:	4282      	cmp	r2, r0
 8000d0c:	f200 8105 	bhi.w	8000f1a <__udivmoddi4+0x2d2>
 8000d10:	1a84      	subs	r4, r0, r2
 8000d12:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d16:	2001      	movs	r0, #1
 8000d18:	4690      	mov	r8, r2
 8000d1a:	2d00      	cmp	r5, #0
 8000d1c:	d0e5      	beq.n	8000cea <__udivmoddi4+0xa2>
 8000d1e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d22:	e7e2      	b.n	8000cea <__udivmoddi4+0xa2>
 8000d24:	2a00      	cmp	r2, #0
 8000d26:	f000 8090 	beq.w	8000e4a <__udivmoddi4+0x202>
 8000d2a:	fab2 f682 	clz	r6, r2
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	f040 80a4 	bne.w	8000e7c <__udivmoddi4+0x234>
 8000d34:	1a8a      	subs	r2, r1, r2
 8000d36:	0c03      	lsrs	r3, r0, #16
 8000d38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3c:	b280      	uxth	r0, r0
 8000d3e:	b2bc      	uxth	r4, r7
 8000d40:	2101      	movs	r1, #1
 8000d42:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d46:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d4e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d52:	429a      	cmp	r2, r3
 8000d54:	d907      	bls.n	8000d66 <__udivmoddi4+0x11e>
 8000d56:	18fb      	adds	r3, r7, r3
 8000d58:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d5c:	d202      	bcs.n	8000d64 <__udivmoddi4+0x11c>
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	f200 80e0 	bhi.w	8000f24 <__udivmoddi4+0x2dc>
 8000d64:	46c4      	mov	ip, r8
 8000d66:	1a9b      	subs	r3, r3, r2
 8000d68:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d6c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d70:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d74:	fb02 f404 	mul.w	r4, r2, r4
 8000d78:	429c      	cmp	r4, r3
 8000d7a:	d907      	bls.n	8000d8c <__udivmoddi4+0x144>
 8000d7c:	18fb      	adds	r3, r7, r3
 8000d7e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d82:	d202      	bcs.n	8000d8a <__udivmoddi4+0x142>
 8000d84:	429c      	cmp	r4, r3
 8000d86:	f200 80ca 	bhi.w	8000f1e <__udivmoddi4+0x2d6>
 8000d8a:	4602      	mov	r2, r0
 8000d8c:	1b1b      	subs	r3, r3, r4
 8000d8e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d92:	e7a5      	b.n	8000ce0 <__udivmoddi4+0x98>
 8000d94:	f1c1 0620 	rsb	r6, r1, #32
 8000d98:	408b      	lsls	r3, r1
 8000d9a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d9e:	431f      	orrs	r7, r3
 8000da0:	fa0e f401 	lsl.w	r4, lr, r1
 8000da4:	fa20 f306 	lsr.w	r3, r0, r6
 8000da8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000db0:	4323      	orrs	r3, r4
 8000db2:	fa00 f801 	lsl.w	r8, r0, r1
 8000db6:	fa1f fc87 	uxth.w	ip, r7
 8000dba:	fbbe f0f9 	udiv	r0, lr, r9
 8000dbe:	0c1c      	lsrs	r4, r3, #16
 8000dc0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000dc4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dc8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dcc:	45a6      	cmp	lr, r4
 8000dce:	fa02 f201 	lsl.w	r2, r2, r1
 8000dd2:	d909      	bls.n	8000de8 <__udivmoddi4+0x1a0>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dda:	f080 809c 	bcs.w	8000f16 <__udivmoddi4+0x2ce>
 8000dde:	45a6      	cmp	lr, r4
 8000de0:	f240 8099 	bls.w	8000f16 <__udivmoddi4+0x2ce>
 8000de4:	3802      	subs	r0, #2
 8000de6:	443c      	add	r4, r7
 8000de8:	eba4 040e 	sub.w	r4, r4, lr
 8000dec:	fa1f fe83 	uxth.w	lr, r3
 8000df0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000df4:	fb09 4413 	mls	r4, r9, r3, r4
 8000df8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dfc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e00:	45a4      	cmp	ip, r4
 8000e02:	d908      	bls.n	8000e16 <__udivmoddi4+0x1ce>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e0a:	f080 8082 	bcs.w	8000f12 <__udivmoddi4+0x2ca>
 8000e0e:	45a4      	cmp	ip, r4
 8000e10:	d97f      	bls.n	8000f12 <__udivmoddi4+0x2ca>
 8000e12:	3b02      	subs	r3, #2
 8000e14:	443c      	add	r4, r7
 8000e16:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e1a:	eba4 040c 	sub.w	r4, r4, ip
 8000e1e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e22:	4564      	cmp	r4, ip
 8000e24:	4673      	mov	r3, lr
 8000e26:	46e1      	mov	r9, ip
 8000e28:	d362      	bcc.n	8000ef0 <__udivmoddi4+0x2a8>
 8000e2a:	d05f      	beq.n	8000eec <__udivmoddi4+0x2a4>
 8000e2c:	b15d      	cbz	r5, 8000e46 <__udivmoddi4+0x1fe>
 8000e2e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e32:	eb64 0409 	sbc.w	r4, r4, r9
 8000e36:	fa04 f606 	lsl.w	r6, r4, r6
 8000e3a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e3e:	431e      	orrs	r6, r3
 8000e40:	40cc      	lsrs	r4, r1
 8000e42:	e9c5 6400 	strd	r6, r4, [r5]
 8000e46:	2100      	movs	r1, #0
 8000e48:	e74f      	b.n	8000cea <__udivmoddi4+0xa2>
 8000e4a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e4e:	0c01      	lsrs	r1, r0, #16
 8000e50:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e54:	b280      	uxth	r0, r0
 8000e56:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e5a:	463b      	mov	r3, r7
 8000e5c:	4638      	mov	r0, r7
 8000e5e:	463c      	mov	r4, r7
 8000e60:	46b8      	mov	r8, r7
 8000e62:	46be      	mov	lr, r7
 8000e64:	2620      	movs	r6, #32
 8000e66:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e6a:	eba2 0208 	sub.w	r2, r2, r8
 8000e6e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e72:	e766      	b.n	8000d42 <__udivmoddi4+0xfa>
 8000e74:	4601      	mov	r1, r0
 8000e76:	e718      	b.n	8000caa <__udivmoddi4+0x62>
 8000e78:	4610      	mov	r0, r2
 8000e7a:	e72c      	b.n	8000cd6 <__udivmoddi4+0x8e>
 8000e7c:	f1c6 0220 	rsb	r2, r6, #32
 8000e80:	fa2e f302 	lsr.w	r3, lr, r2
 8000e84:	40b7      	lsls	r7, r6
 8000e86:	40b1      	lsls	r1, r6
 8000e88:	fa20 f202 	lsr.w	r2, r0, r2
 8000e8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e90:	430a      	orrs	r2, r1
 8000e92:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e96:	b2bc      	uxth	r4, r7
 8000e98:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e9c:	0c11      	lsrs	r1, r2, #16
 8000e9e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ea2:	fb08 f904 	mul.w	r9, r8, r4
 8000ea6:	40b0      	lsls	r0, r6
 8000ea8:	4589      	cmp	r9, r1
 8000eaa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eae:	b280      	uxth	r0, r0
 8000eb0:	d93e      	bls.n	8000f30 <__udivmoddi4+0x2e8>
 8000eb2:	1879      	adds	r1, r7, r1
 8000eb4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000eb8:	d201      	bcs.n	8000ebe <__udivmoddi4+0x276>
 8000eba:	4589      	cmp	r9, r1
 8000ebc:	d81f      	bhi.n	8000efe <__udivmoddi4+0x2b6>
 8000ebe:	eba1 0109 	sub.w	r1, r1, r9
 8000ec2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ec6:	fb09 f804 	mul.w	r8, r9, r4
 8000eca:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ece:	b292      	uxth	r2, r2
 8000ed0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ed4:	4542      	cmp	r2, r8
 8000ed6:	d229      	bcs.n	8000f2c <__udivmoddi4+0x2e4>
 8000ed8:	18ba      	adds	r2, r7, r2
 8000eda:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ede:	d2c4      	bcs.n	8000e6a <__udivmoddi4+0x222>
 8000ee0:	4542      	cmp	r2, r8
 8000ee2:	d2c2      	bcs.n	8000e6a <__udivmoddi4+0x222>
 8000ee4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ee8:	443a      	add	r2, r7
 8000eea:	e7be      	b.n	8000e6a <__udivmoddi4+0x222>
 8000eec:	45f0      	cmp	r8, lr
 8000eee:	d29d      	bcs.n	8000e2c <__udivmoddi4+0x1e4>
 8000ef0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ef4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ef8:	3801      	subs	r0, #1
 8000efa:	46e1      	mov	r9, ip
 8000efc:	e796      	b.n	8000e2c <__udivmoddi4+0x1e4>
 8000efe:	eba7 0909 	sub.w	r9, r7, r9
 8000f02:	4449      	add	r1, r9
 8000f04:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f08:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0c:	fb09 f804 	mul.w	r8, r9, r4
 8000f10:	e7db      	b.n	8000eca <__udivmoddi4+0x282>
 8000f12:	4673      	mov	r3, lr
 8000f14:	e77f      	b.n	8000e16 <__udivmoddi4+0x1ce>
 8000f16:	4650      	mov	r0, sl
 8000f18:	e766      	b.n	8000de8 <__udivmoddi4+0x1a0>
 8000f1a:	4608      	mov	r0, r1
 8000f1c:	e6fd      	b.n	8000d1a <__udivmoddi4+0xd2>
 8000f1e:	443b      	add	r3, r7
 8000f20:	3a02      	subs	r2, #2
 8000f22:	e733      	b.n	8000d8c <__udivmoddi4+0x144>
 8000f24:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f28:	443b      	add	r3, r7
 8000f2a:	e71c      	b.n	8000d66 <__udivmoddi4+0x11e>
 8000f2c:	4649      	mov	r1, r9
 8000f2e:	e79c      	b.n	8000e6a <__udivmoddi4+0x222>
 8000f30:	eba1 0109 	sub.w	r1, r1, r9
 8000f34:	46c4      	mov	ip, r8
 8000f36:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3a:	fb09 f804 	mul.w	r8, r9, r4
 8000f3e:	e7c4      	b.n	8000eca <__udivmoddi4+0x282>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b08c      	sub	sp, #48	@ 0x30
 8000f48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000f4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
 8000f52:	605a      	str	r2, [r3, #4]
 8000f54:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f56:	1d3b      	adds	r3, r7, #4
 8000f58:	2220      	movs	r2, #32
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f009 ff76 	bl	800ae4e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f62:	4b32      	ldr	r3, [pc, #200]	@ (800102c <MX_ADC1_Init+0xe8>)
 8000f64:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000f68:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f6a:	4b30      	ldr	r3, [pc, #192]	@ (800102c <MX_ADC1_Init+0xe8>)
 8000f6c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000f70:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f72:	4b2e      	ldr	r3, [pc, #184]	@ (800102c <MX_ADC1_Init+0xe8>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f78:	4b2c      	ldr	r3, [pc, #176]	@ (800102c <MX_ADC1_Init+0xe8>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000f7e:	4b2b      	ldr	r3, [pc, #172]	@ (800102c <MX_ADC1_Init+0xe8>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f84:	4b29      	ldr	r3, [pc, #164]	@ (800102c <MX_ADC1_Init+0xe8>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f8a:	4b28      	ldr	r3, [pc, #160]	@ (800102c <MX_ADC1_Init+0xe8>)
 8000f8c:	2204      	movs	r2, #4
 8000f8e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f90:	4b26      	ldr	r3, [pc, #152]	@ (800102c <MX_ADC1_Init+0xe8>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f96:	4b25      	ldr	r3, [pc, #148]	@ (800102c <MX_ADC1_Init+0xe8>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000f9c:	4b23      	ldr	r3, [pc, #140]	@ (800102c <MX_ADC1_Init+0xe8>)
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000fa2:	4b22      	ldr	r3, [pc, #136]	@ (800102c <MX_ADC1_Init+0xe8>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000faa:	4b20      	ldr	r3, [pc, #128]	@ (800102c <MX_ADC1_Init+0xe8>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000fb0:	4b1e      	ldr	r3, [pc, #120]	@ (800102c <MX_ADC1_Init+0xe8>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000fb6:	4b1d      	ldr	r3, [pc, #116]	@ (800102c <MX_ADC1_Init+0xe8>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000fbe:	4b1b      	ldr	r3, [pc, #108]	@ (800102c <MX_ADC1_Init+0xe8>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000fc4:	4b19      	ldr	r3, [pc, #100]	@ (800102c <MX_ADC1_Init+0xe8>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fcc:	4817      	ldr	r0, [pc, #92]	@ (800102c <MX_ADC1_Init+0xe8>)
 8000fce:	f002 f8c5 	bl	800315c <HAL_ADC_Init>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000fd8:	f000 fc66 	bl	80018a8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000fe0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	4811      	ldr	r0, [pc, #68]	@ (800102c <MX_ADC1_Init+0xe8>)
 8000fe8:	f003 fc40 	bl	800486c <HAL_ADCEx_MultiModeConfigChannel>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000ff2:	f000 fc59 	bl	80018a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000ff6:	4b0e      	ldr	r3, [pc, #56]	@ (8001030 <MX_ADC1_Init+0xec>)
 8000ff8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ffa:	2306      	movs	r3, #6
 8000ffc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000ffe:	2300      	movs	r3, #0
 8001000:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001002:	237f      	movs	r3, #127	@ 0x7f
 8001004:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001006:	2304      	movs	r3, #4
 8001008:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800100a:	2300      	movs	r3, #0
 800100c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800100e:	1d3b      	adds	r3, r7, #4
 8001010:	4619      	mov	r1, r3
 8001012:	4806      	ldr	r0, [pc, #24]	@ (800102c <MX_ADC1_Init+0xe8>)
 8001014:	f002 fd72 	bl	8003afc <HAL_ADC_ConfigChannel>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800101e:	f000 fc43 	bl	80018a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001022:	bf00      	nop
 8001024:	3730      	adds	r7, #48	@ 0x30
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	200001f4 	.word	0x200001f4
 8001030:	21800100 	.word	0x21800100

08001034 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b088      	sub	sp, #32
 8001038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800103a:	463b      	mov	r3, r7
 800103c:	2220      	movs	r2, #32
 800103e:	2100      	movs	r1, #0
 8001040:	4618      	mov	r0, r3
 8001042:	f009 ff04 	bl	800ae4e <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001046:	4b2b      	ldr	r3, [pc, #172]	@ (80010f4 <MX_ADC2_Init+0xc0>)
 8001048:	4a2b      	ldr	r2, [pc, #172]	@ (80010f8 <MX_ADC2_Init+0xc4>)
 800104a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800104c:	4b29      	ldr	r3, [pc, #164]	@ (80010f4 <MX_ADC2_Init+0xc0>)
 800104e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001052:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001054:	4b27      	ldr	r3, [pc, #156]	@ (80010f4 <MX_ADC2_Init+0xc0>)
 8001056:	2200      	movs	r2, #0
 8001058:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800105a:	4b26      	ldr	r3, [pc, #152]	@ (80010f4 <MX_ADC2_Init+0xc0>)
 800105c:	2200      	movs	r2, #0
 800105e:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8001060:	4b24      	ldr	r3, [pc, #144]	@ (80010f4 <MX_ADC2_Init+0xc0>)
 8001062:	2200      	movs	r2, #0
 8001064:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001066:	4b23      	ldr	r3, [pc, #140]	@ (80010f4 <MX_ADC2_Init+0xc0>)
 8001068:	2200      	movs	r2, #0
 800106a:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800106c:	4b21      	ldr	r3, [pc, #132]	@ (80010f4 <MX_ADC2_Init+0xc0>)
 800106e:	2204      	movs	r2, #4
 8001070:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001072:	4b20      	ldr	r3, [pc, #128]	@ (80010f4 <MX_ADC2_Init+0xc0>)
 8001074:	2200      	movs	r2, #0
 8001076:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001078:	4b1e      	ldr	r3, [pc, #120]	@ (80010f4 <MX_ADC2_Init+0xc0>)
 800107a:	2200      	movs	r2, #0
 800107c:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800107e:	4b1d      	ldr	r3, [pc, #116]	@ (80010f4 <MX_ADC2_Init+0xc0>)
 8001080:	2201      	movs	r2, #1
 8001082:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001084:	4b1b      	ldr	r3, [pc, #108]	@ (80010f4 <MX_ADC2_Init+0xc0>)
 8001086:	2200      	movs	r2, #0
 8001088:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800108c:	4b19      	ldr	r3, [pc, #100]	@ (80010f4 <MX_ADC2_Init+0xc0>)
 800108e:	2200      	movs	r2, #0
 8001090:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001092:	4b18      	ldr	r3, [pc, #96]	@ (80010f4 <MX_ADC2_Init+0xc0>)
 8001094:	2200      	movs	r2, #0
 8001096:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001098:	4b16      	ldr	r3, [pc, #88]	@ (80010f4 <MX_ADC2_Init+0xc0>)
 800109a:	2200      	movs	r2, #0
 800109c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010a0:	4b14      	ldr	r3, [pc, #80]	@ (80010f4 <MX_ADC2_Init+0xc0>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80010a6:	4b13      	ldr	r3, [pc, #76]	@ (80010f4 <MX_ADC2_Init+0xc0>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80010ae:	4811      	ldr	r0, [pc, #68]	@ (80010f4 <MX_ADC2_Init+0xc0>)
 80010b0:	f002 f854 	bl	800315c <HAL_ADC_Init>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80010ba:	f000 fbf5 	bl	80018a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80010be:	4b0f      	ldr	r3, [pc, #60]	@ (80010fc <MX_ADC2_Init+0xc8>)
 80010c0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010c2:	2306      	movs	r3, #6
 80010c4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80010c6:	2300      	movs	r3, #0
 80010c8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010ca:	237f      	movs	r3, #127	@ 0x7f
 80010cc:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010ce:	2304      	movs	r3, #4
 80010d0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80010d2:	2300      	movs	r3, #0
 80010d4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80010d6:	463b      	mov	r3, r7
 80010d8:	4619      	mov	r1, r3
 80010da:	4806      	ldr	r0, [pc, #24]	@ (80010f4 <MX_ADC2_Init+0xc0>)
 80010dc:	f002 fd0e 	bl	8003afc <HAL_ADC_ConfigChannel>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80010e6:	f000 fbdf 	bl	80018a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80010ea:	bf00      	nop
 80010ec:	3720      	adds	r7, #32
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	20000260 	.word	0x20000260
 80010f8:	50000100 	.word	0x50000100
 80010fc:	19200040 	.word	0x19200040

08001100 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b0a4      	sub	sp, #144	@ 0x90
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001108:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	605a      	str	r2, [r3, #4]
 8001112:	609a      	str	r2, [r3, #8]
 8001114:	60da      	str	r2, [r3, #12]
 8001116:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001118:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800111c:	2254      	movs	r2, #84	@ 0x54
 800111e:	2100      	movs	r1, #0
 8001120:	4618      	mov	r0, r3
 8001122:	f009 fe94 	bl	800ae4e <memset>
  if(adcHandle->Instance==ADC1)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800112e:	d174      	bne.n	800121a <HAL_ADC_MspInit+0x11a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001130:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001134:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001136:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800113a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800113c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001140:	4618      	mov	r0, r3
 8001142:	f004 fee1 	bl	8005f08 <HAL_RCCEx_PeriphCLKConfig>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800114c:	f000 fbac 	bl	80018a8 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001150:	4b63      	ldr	r3, [pc, #396]	@ (80012e0 <HAL_ADC_MspInit+0x1e0>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	3301      	adds	r3, #1
 8001156:	4a62      	ldr	r2, [pc, #392]	@ (80012e0 <HAL_ADC_MspInit+0x1e0>)
 8001158:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800115a:	4b61      	ldr	r3, [pc, #388]	@ (80012e0 <HAL_ADC_MspInit+0x1e0>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	2b01      	cmp	r3, #1
 8001160:	d10b      	bne.n	800117a <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001162:	4b60      	ldr	r3, [pc, #384]	@ (80012e4 <HAL_ADC_MspInit+0x1e4>)
 8001164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001166:	4a5f      	ldr	r2, [pc, #380]	@ (80012e4 <HAL_ADC_MspInit+0x1e4>)
 8001168:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800116c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800116e:	4b5d      	ldr	r3, [pc, #372]	@ (80012e4 <HAL_ADC_MspInit+0x1e4>)
 8001170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001172:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001176:	627b      	str	r3, [r7, #36]	@ 0x24
 8001178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800117a:	4b5a      	ldr	r3, [pc, #360]	@ (80012e4 <HAL_ADC_MspInit+0x1e4>)
 800117c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800117e:	4a59      	ldr	r2, [pc, #356]	@ (80012e4 <HAL_ADC_MspInit+0x1e4>)
 8001180:	f043 0304 	orr.w	r3, r3, #4
 8001184:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001186:	4b57      	ldr	r3, [pc, #348]	@ (80012e4 <HAL_ADC_MspInit+0x1e4>)
 8001188:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800118a:	f003 0304 	and.w	r3, r3, #4
 800118e:	623b      	str	r3, [r7, #32]
 8001190:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001192:	4b54      	ldr	r3, [pc, #336]	@ (80012e4 <HAL_ADC_MspInit+0x1e4>)
 8001194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001196:	4a53      	ldr	r2, [pc, #332]	@ (80012e4 <HAL_ADC_MspInit+0x1e4>)
 8001198:	f043 0301 	orr.w	r3, r3, #1
 800119c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800119e:	4b51      	ldr	r3, [pc, #324]	@ (80012e4 <HAL_ADC_MspInit+0x1e4>)
 80011a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a2:	f003 0301 	and.w	r3, r3, #1
 80011a6:	61fb      	str	r3, [r7, #28]
 80011a8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011aa:	4b4e      	ldr	r3, [pc, #312]	@ (80012e4 <HAL_ADC_MspInit+0x1e4>)
 80011ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ae:	4a4d      	ldr	r2, [pc, #308]	@ (80012e4 <HAL_ADC_MspInit+0x1e4>)
 80011b0:	f043 0302 	orr.w	r3, r3, #2
 80011b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011b6:	4b4b      	ldr	r3, [pc, #300]	@ (80012e4 <HAL_ADC_MspInit+0x1e4>)
 80011b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ba:	f003 0302 	and.w	r3, r3, #2
 80011be:	61bb      	str	r3, [r7, #24]
 80011c0:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 80011c2:	2304      	movs	r3, #4
 80011c4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011c6:	2303      	movs	r3, #3
 80011c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011cc:	2300      	movs	r3, #0
 80011ce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 80011d2:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80011d6:	4619      	mov	r1, r3
 80011d8:	4843      	ldr	r0, [pc, #268]	@ (80012e8 <HAL_ADC_MspInit+0x1e8>)
 80011da:	f003 fea9 	bl	8004f30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 80011de:	2302      	movs	r3, #2
 80011e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011e2:	2303      	movs	r3, #3
 80011e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e8:	2300      	movs	r3, #0
 80011ea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 80011ee:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80011f2:	4619      	mov	r1, r3
 80011f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011f8:	f003 fe9a 	bl	8004f30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80011fc:	2303      	movs	r3, #3
 80011fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001200:	2303      	movs	r3, #3
 8001202:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001206:	2300      	movs	r3, #0
 8001208:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800120c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001210:	4619      	mov	r1, r3
 8001212:	4836      	ldr	r0, [pc, #216]	@ (80012ec <HAL_ADC_MspInit+0x1ec>)
 8001214:	f003 fe8c 	bl	8004f30 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001218:	e05e      	b.n	80012d8 <HAL_ADC_MspInit+0x1d8>
  else if(adcHandle->Instance==ADC2)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4a34      	ldr	r2, [pc, #208]	@ (80012f0 <HAL_ADC_MspInit+0x1f0>)
 8001220:	4293      	cmp	r3, r2
 8001222:	d159      	bne.n	80012d8 <HAL_ADC_MspInit+0x1d8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001224:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001228:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800122a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800122e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001230:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001234:	4618      	mov	r0, r3
 8001236:	f004 fe67 	bl	8005f08 <HAL_RCCEx_PeriphCLKConfig>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <HAL_ADC_MspInit+0x144>
      Error_Handler();
 8001240:	f000 fb32 	bl	80018a8 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001244:	4b26      	ldr	r3, [pc, #152]	@ (80012e0 <HAL_ADC_MspInit+0x1e0>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	3301      	adds	r3, #1
 800124a:	4a25      	ldr	r2, [pc, #148]	@ (80012e0 <HAL_ADC_MspInit+0x1e0>)
 800124c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800124e:	4b24      	ldr	r3, [pc, #144]	@ (80012e0 <HAL_ADC_MspInit+0x1e0>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	2b01      	cmp	r3, #1
 8001254:	d10b      	bne.n	800126e <HAL_ADC_MspInit+0x16e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001256:	4b23      	ldr	r3, [pc, #140]	@ (80012e4 <HAL_ADC_MspInit+0x1e4>)
 8001258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800125a:	4a22      	ldr	r2, [pc, #136]	@ (80012e4 <HAL_ADC_MspInit+0x1e4>)
 800125c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001260:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001262:	4b20      	ldr	r3, [pc, #128]	@ (80012e4 <HAL_ADC_MspInit+0x1e4>)
 8001264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001266:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800126a:	617b      	str	r3, [r7, #20]
 800126c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800126e:	4b1d      	ldr	r3, [pc, #116]	@ (80012e4 <HAL_ADC_MspInit+0x1e4>)
 8001270:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001272:	4a1c      	ldr	r2, [pc, #112]	@ (80012e4 <HAL_ADC_MspInit+0x1e4>)
 8001274:	f043 0304 	orr.w	r3, r3, #4
 8001278:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800127a:	4b1a      	ldr	r3, [pc, #104]	@ (80012e4 <HAL_ADC_MspInit+0x1e4>)
 800127c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800127e:	f003 0304 	and.w	r3, r3, #4
 8001282:	613b      	str	r3, [r7, #16]
 8001284:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001286:	4b17      	ldr	r3, [pc, #92]	@ (80012e4 <HAL_ADC_MspInit+0x1e4>)
 8001288:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800128a:	4a16      	ldr	r2, [pc, #88]	@ (80012e4 <HAL_ADC_MspInit+0x1e4>)
 800128c:	f043 0301 	orr.w	r3, r3, #1
 8001290:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001292:	4b14      	ldr	r3, [pc, #80]	@ (80012e4 <HAL_ADC_MspInit+0x1e4>)
 8001294:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001296:	f003 0301 	and.w	r3, r3, #1
 800129a:	60fb      	str	r3, [r7, #12]
 800129c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 800129e:	230b      	movs	r3, #11
 80012a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012a2:	2303      	movs	r3, #3
 80012a4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a8:	2300      	movs	r3, #0
 80012aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012ae:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80012b2:	4619      	mov	r1, r3
 80012b4:	480c      	ldr	r0, [pc, #48]	@ (80012e8 <HAL_ADC_MspInit+0x1e8>)
 80012b6:	f003 fe3b 	bl	8004f30 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 80012ba:	2301      	movs	r3, #1
 80012bc:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012be:	2303      	movs	r3, #3
 80012c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c4:	2300      	movs	r3, #0
 80012c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 80012ca:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80012ce:	4619      	mov	r1, r3
 80012d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012d4:	f003 fe2c 	bl	8004f30 <HAL_GPIO_Init>
}
 80012d8:	bf00      	nop
 80012da:	3790      	adds	r7, #144	@ 0x90
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	200002cc 	.word	0x200002cc
 80012e4:	40021000 	.word	0x40021000
 80012e8:	48000800 	.word	0x48000800
 80012ec:	48000400 	.word	0x48000400
 80012f0:	50000100 	.word	0x50000100

080012f4 <init_device>:
volatile uint16_t adc_dma_buffer[ADC_BUFFER_SIZE];
volatile float g_current_amperes = 0.0f;



void init_device(void){
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
// Initialisation user interface
	// SHELL
	hshell1.drv.transmit = shell_uart2_transmit;
 80012f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001328 <init_device+0x34>)
 80012fa:	4a0c      	ldr	r2, [pc, #48]	@ (800132c <init_device+0x38>)
 80012fc:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
	hshell1.drv.receive = shell_uart2_receive;
 8001300:	4b09      	ldr	r3, [pc, #36]	@ (8001328 <init_device+0x34>)
 8001302:	4a0b      	ldr	r2, [pc, #44]	@ (8001330 <init_device+0x3c>)
 8001304:	f8c3 2388 	str.w	r2, [r3, #904]	@ 0x388
	shell_init(&hshell1);
 8001308:	4807      	ldr	r0, [pc, #28]	@ (8001328 <init_device+0x34>)
 800130a:	f001 fab7 	bl	800287c <shell_init>
	HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 800130e:	2201      	movs	r2, #1
 8001310:	4908      	ldr	r1, [pc, #32]	@ (8001334 <init_device+0x40>)
 8001312:	4809      	ldr	r0, [pc, #36]	@ (8001338 <init_device+0x44>)
 8001314:	f006 ff04 	bl	8008120 <HAL_UART_Receive_IT>

	// LED
	led_init();
 8001318:	f001 f900 	bl	800251c <led_init>
	// BUTTON
//	button_init();
//
// Initialisation motor control
	// MOTOR
	motor_init();
 800131c:	f000 ff98 	bl	8002250 <motor_init>
	// ASSERV (PID)
//	asserv_init();
//
// Initialisation data acquistion
	// ANALOG INPUT
	analog_init();
 8001320:	f000 f8c0 	bl	80014a4 <analog_init>
	// ENCODER INPUT
//	input_encoder_init();
}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}
 8001328:	200004ec 	.word	0x200004ec
 800132c:	080015d9 	.word	0x080015d9
 8001330:	08001605 	.word	0x08001605
 8001334:	200002d0 	.word	0x200002d0
 8001338:	200003c4 	.word	0x200003c4

0800133c <calibrate_current_zero>:


float calibrate_current_zero(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
    float total_u_out = 0.0f;
 8001342:	f04f 0300 	mov.w	r3, #0
 8001346:	60fb      	str	r3, [r7, #12]
    uint32_t adc_raw_value;
    float u_out_volts;

    for (int i = 0; i < CALIBRATION_SAMPLES; i++)
 8001348:	2300      	movs	r3, #0
 800134a:	60bb      	str	r3, [r7, #8]
 800134c:	e035      	b.n	80013ba <calibrate_current_zero+0x7e>
    {
        if (HAL_ADC_Start(&hadc1) == HAL_OK)
 800134e:	482a      	ldr	r0, [pc, #168]	@ (80013f8 <calibrate_current_zero+0xbc>)
 8001350:	f002 f8c0 	bl	80034d4 <HAL_ADC_Start>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d12c      	bne.n	80013b4 <calibrate_current_zero+0x78>
        {
            if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 800135a:	210a      	movs	r1, #10
 800135c:	4826      	ldr	r0, [pc, #152]	@ (80013f8 <calibrate_current_zero+0xbc>)
 800135e:	f002 f9d1 	bl	8003704 <HAL_ADC_PollForConversion>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d122      	bne.n	80013ae <calibrate_current_zero+0x72>
            {
                if (HAL_ADC_GetState(&hadc1) & HAL_ADC_STATE_REG_EOC)
 8001368:	4823      	ldr	r0, [pc, #140]	@ (80013f8 <calibrate_current_zero+0xbc>)
 800136a:	f003 f807 	bl	800437c <HAL_ADC_GetState>
 800136e:	4603      	mov	r3, r0
 8001370:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001374:	2b00      	cmp	r3, #0
 8001376:	d01a      	beq.n	80013ae <calibrate_current_zero+0x72>
                {
                    adc_raw_value = HAL_ADC_GetValue(&hadc1);
 8001378:	481f      	ldr	r0, [pc, #124]	@ (80013f8 <calibrate_current_zero+0xbc>)
 800137a:	f002 fb9d 	bl	8003ab8 <HAL_ADC_GetValue>
 800137e:	6078      	str	r0, [r7, #4]
                    u_out_volts = ((float)adc_raw_value / ADC_MAX_VALUE) * VREF_VOLTS;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	ee07 3a90 	vmov	s15, r3
 8001386:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800138a:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 80013fc <calibrate_current_zero+0xc0>
 800138e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001392:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001400 <calibrate_current_zero+0xc4>
 8001396:	ee67 7a87 	vmul.f32	s15, s15, s14
 800139a:	edc7 7a00 	vstr	s15, [r7]
                    total_u_out += u_out_volts;
 800139e:	ed97 7a03 	vldr	s14, [r7, #12]
 80013a2:	edd7 7a00 	vldr	s15, [r7]
 80013a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013aa:	edc7 7a03 	vstr	s15, [r7, #12]
                }
            }
            HAL_ADC_Stop(&hadc1);
 80013ae:	4812      	ldr	r0, [pc, #72]	@ (80013f8 <calibrate_current_zero+0xbc>)
 80013b0:	f002 f974 	bl	800369c <HAL_ADC_Stop>
    for (int i = 0; i < CALIBRATION_SAMPLES; i++)
 80013b4:	68bb      	ldr	r3, [r7, #8]
 80013b6:	3301      	adds	r3, #1
 80013b8:	60bb      	str	r3, [r7, #8]
 80013ba:	68bb      	ldr	r3, [r7, #8]
 80013bc:	2b63      	cmp	r3, #99	@ 0x63
 80013be:	ddc6      	ble.n	800134e <calibrate_current_zero+0x12>
        }
    }
    g_calibrated_offset_volts = total_u_out / CALIBRATION_SAMPLES;
 80013c0:	ed97 7a03 	vldr	s14, [r7, #12]
 80013c4:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8001404 <calibrate_current_zero+0xc8>
 80013c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013cc:	4b0e      	ldr	r3, [pc, #56]	@ (8001408 <calibrate_current_zero+0xcc>)
 80013ce:	edc3 7a00 	vstr	s15, [r3]
    printf("Courant de calibration : %f A\r\n", g_calibrated_offset_volts);
 80013d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001408 <calibrate_current_zero+0xcc>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4618      	mov	r0, r3
 80013d8:	f7ff f8ee 	bl	80005b8 <__aeabi_f2d>
 80013dc:	4602      	mov	r2, r0
 80013de:	460b      	mov	r3, r1
 80013e0:	480a      	ldr	r0, [pc, #40]	@ (800140c <calibrate_current_zero+0xd0>)
 80013e2:	f009 fca9 	bl	800ad38 <iprintf>
    return g_calibrated_offset_volts;
 80013e6:	4b08      	ldr	r3, [pc, #32]	@ (8001408 <calibrate_current_zero+0xcc>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	ee07 3a90 	vmov	s15, r3
}
 80013ee:	eeb0 0a67 	vmov.f32	s0, s15
 80013f2:	3710      	adds	r7, #16
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	200001f4 	.word	0x200001f4
 80013fc:	457ff000 	.word	0x457ff000
 8001400:	40533333 	.word	0x40533333
 8001404:	42c80000 	.word	0x42c80000
 8001408:	20000000 	.word	0x20000000
 800140c:	0800d008 	.word	0x0800d008

08001410 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001410:	b480      	push	{r7}
 8001412:	b085      	sub	sp, #20
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001420:	d120      	bne.n	8001464 <HAL_ADC_ConvCpltCallback+0x54>
    {
        uint32_t adc_raw_value;
        float u_out_volts;
        adc_raw_value = adc_dma_buffer[0];
 8001422:	4b13      	ldr	r3, [pc, #76]	@ (8001470 <HAL_ADC_ConvCpltCallback+0x60>)
 8001424:	881b      	ldrh	r3, [r3, #0]
 8001426:	b29b      	uxth	r3, r3
 8001428:	60fb      	str	r3, [r7, #12]
        u_out_volts = ((float)adc_raw_value / ADC_MAX_VALUE) * VREF_VOLTS;
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	ee07 3a90 	vmov	s15, r3
 8001430:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001434:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8001474 <HAL_ADC_ConvCpltCallback+0x64>
 8001438:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800143c:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001478 <HAL_ADC_ConvCpltCallback+0x68>
 8001440:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001444:	edc7 7a02 	vstr	s15, [r7, #8]
        g_current_amperes = (u_out_volts - g_calibrated_offset_volts) / SENSITIVITY_V_PER_A;
 8001448:	4b0c      	ldr	r3, [pc, #48]	@ (800147c <HAL_ADC_ConvCpltCallback+0x6c>)
 800144a:	edd3 7a00 	vldr	s15, [r3]
 800144e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001452:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001456:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001480 <HAL_ADC_ConvCpltCallback+0x70>
 800145a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800145e:	4b09      	ldr	r3, [pc, #36]	@ (8001484 <HAL_ADC_ConvCpltCallback+0x74>)
 8001460:	edc3 7a00 	vstr	s15, [r3]
    }
}
 8001464:	bf00      	nop
 8001466:	3714      	adds	r7, #20
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr
 8001470:	200002d4 	.word	0x200002d4
 8001474:	457ff000 	.word	0x457ff000
 8001478:	40533333 	.word	0x40533333
 800147c:	20000000 	.word	0x20000000
 8001480:	3d4ccccd 	.word	0x3d4ccccd
 8001484:	200002d8 	.word	0x200002d8

08001488 <read_current_dma>:


float read_current_dma(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
    // Il suffit de retourner la variable globale mise a jour par le DMA Callback
    return g_current_amperes;
 800148c:	4b04      	ldr	r3, [pc, #16]	@ (80014a0 <read_current_dma+0x18>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	ee07 3a90 	vmov	s15, r3
}
 8001494:	eeb0 0a67 	vmov.f32	s0, s15
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr
 80014a0:	200002d8 	.word	0x200002d8

080014a4 <analog_init>:


void analog_init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
	calibrate_current_zero();
 80014a8:	f7ff ff48 	bl	800133c <calibrate_current_zero>
	start_adc_dma_acquisition();
 80014ac:	f000 f872 	bl	8001594 <start_adc_dma_acquisition>
	read_current_dma();
 80014b0:	f7ff ffea 	bl	8001488 <read_current_dma>
}
 80014b4:	bf00      	nop
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <read_current_polling>:




float read_current_polling()
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0
    uint32_t adc_raw_value = 0;
 80014be:	2300      	movs	r3, #0
 80014c0:	60fb      	str	r3, [r7, #12]
    float u_out_volts = 0.0f;
 80014c2:	f04f 0300 	mov.w	r3, #0
 80014c6:	60bb      	str	r3, [r7, #8]
    float imes_amperes = 0.0f;
 80014c8:	f04f 0300 	mov.w	r3, #0
 80014cc:	607b      	str	r3, [r7, #4]


    if (HAL_ADC_Start(&hadc1) != HAL_OK)
 80014ce:	4829      	ldr	r0, [pc, #164]	@ (8001574 <read_current_polling+0xbc>)
 80014d0:	f002 f800 	bl	80034d4 <HAL_ADC_Start>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <read_current_polling+0x26>
	{
		// Gerer l'erreur de demarrage
		return -999.0f;
 80014da:	4b27      	ldr	r3, [pc, #156]	@ (8001578 <read_current_polling+0xc0>)
 80014dc:	e043      	b.n	8001566 <read_current_polling+0xae>
	}

	if (HAL_ADC_PollForConversion(&hadc1, 100) != HAL_OK)
 80014de:	2164      	movs	r1, #100	@ 0x64
 80014e0:	4824      	ldr	r0, [pc, #144]	@ (8001574 <read_current_polling+0xbc>)
 80014e2:	f002 f90f 	bl	8003704 <HAL_ADC_PollForConversion>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d004      	beq.n	80014f6 <read_current_polling+0x3e>
	{
		HAL_ADC_Stop(&hadc1);
 80014ec:	4821      	ldr	r0, [pc, #132]	@ (8001574 <read_current_polling+0xbc>)
 80014ee:	f002 f8d5 	bl	800369c <HAL_ADC_Stop>
		return -999.0f;
 80014f2:	4b21      	ldr	r3, [pc, #132]	@ (8001578 <read_current_polling+0xc0>)
 80014f4:	e037      	b.n	8001566 <read_current_polling+0xae>
	}

    if (HAL_ADC_GetState(&hadc1) & HAL_ADC_STATE_REG_EOC)
 80014f6:	481f      	ldr	r0, [pc, #124]	@ (8001574 <read_current_polling+0xbc>)
 80014f8:	f002 ff40 	bl	800437c <HAL_ADC_GetState>
 80014fc:	4603      	mov	r3, r0
 80014fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001502:	2b00      	cmp	r3, #0
 8001504:	d003      	beq.n	800150e <read_current_polling+0x56>
    {
        adc_raw_value = HAL_ADC_GetValue(&hadc1);
 8001506:	481b      	ldr	r0, [pc, #108]	@ (8001574 <read_current_polling+0xbc>)
 8001508:	f002 fad6 	bl	8003ab8 <HAL_ADC_GetValue>
 800150c:	60f8      	str	r0, [r7, #12]
    }

    HAL_ADC_Stop(&hadc1);
 800150e:	4819      	ldr	r0, [pc, #100]	@ (8001574 <read_current_polling+0xbc>)
 8001510:	f002 f8c4 	bl	800369c <HAL_ADC_Stop>

    // Uout = V_ADC * (Vref / (2^N - 1))
    u_out_volts = ((float)adc_raw_value / ADC_MAX_VALUE) * VREF_VOLTS;
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	ee07 3a90 	vmov	s15, r3
 800151a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800151e:	eddf 6a17 	vldr	s13, [pc, #92]	@ 800157c <read_current_polling+0xc4>
 8001522:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001526:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001580 <read_current_polling+0xc8>
 800152a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800152e:	edc7 7a02 	vstr	s15, [r7, #8]

    // Imes = (Uout - 1.65V) / (0.05V/A)
    imes_amperes = (u_out_volts - g_calibrated_offset_volts) / SENSITIVITY_V_PER_A;
 8001532:	4b14      	ldr	r3, [pc, #80]	@ (8001584 <read_current_polling+0xcc>)
 8001534:	edd3 7a00 	vldr	s15, [r3]
 8001538:	ed97 7a02 	vldr	s14, [r7, #8]
 800153c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001540:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8001588 <read_current_polling+0xd0>
 8001544:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001548:	edc7 7a01 	vstr	s15, [r7, #4]
    printf("Courant : %f A\r\n", imes_amperes);
 800154c:	6878      	ldr	r0, [r7, #4]
 800154e:	f7ff f833 	bl	80005b8 <__aeabi_f2d>
 8001552:	4602      	mov	r2, r0
 8001554:	460b      	mov	r3, r1
 8001556:	480d      	ldr	r0, [pc, #52]	@ (800158c <read_current_polling+0xd4>)
 8001558:	f009 fbee 	bl	800ad38 <iprintf>
    printf("Raw : %d \r\n", adc_raw_value);
 800155c:	68f9      	ldr	r1, [r7, #12]
 800155e:	480c      	ldr	r0, [pc, #48]	@ (8001590 <read_current_polling+0xd8>)
 8001560:	f009 fbea 	bl	800ad38 <iprintf>
    return imes_amperes;
 8001564:	687b      	ldr	r3, [r7, #4]
}
 8001566:	ee07 3a90 	vmov	s15, r3
 800156a:	eeb0 0a67 	vmov.f32	s0, s15
 800156e:	3710      	adds	r7, #16
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	200001f4 	.word	0x200001f4
 8001578:	c479c000 	.word	0xc479c000
 800157c:	457ff000 	.word	0x457ff000
 8001580:	40533333 	.word	0x40533333
 8001584:	20000000 	.word	0x20000000
 8001588:	3d4ccccd 	.word	0x3d4ccccd
 800158c:	0800d028 	.word	0x0800d028
 8001590:	0800d03c 	.word	0x0800d03c

08001594 <start_adc_dma_acquisition>:




int start_adc_dma_acquisition(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
    if (HAL_TIM_Base_Start(&htim1) != HAL_OK)
 8001598:	480c      	ldr	r0, [pc, #48]	@ (80015cc <start_adc_dma_acquisition+0x38>)
 800159a:	f004 ff65 	bl	8006468 <HAL_TIM_Base_Start>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d002      	beq.n	80015aa <start_adc_dma_acquisition+0x16>
    {
        return -1;
 80015a4:	f04f 33ff 	mov.w	r3, #4294967295
 80015a8:	e00e      	b.n	80015c8 <start_adc_dma_acquisition+0x34>
    }

    if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_dma_buffer, ADC_BUFFER_SIZE) != HAL_OK)
 80015aa:	2201      	movs	r2, #1
 80015ac:	4908      	ldr	r1, [pc, #32]	@ (80015d0 <start_adc_dma_acquisition+0x3c>)
 80015ae:	4809      	ldr	r0, [pc, #36]	@ (80015d4 <start_adc_dma_acquisition+0x40>)
 80015b0:	f002 f9ae 	bl	8003910 <HAL_ADC_Start_DMA>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d005      	beq.n	80015c6 <start_adc_dma_acquisition+0x32>
    {
        HAL_TIM_Base_Stop(&htim1);
 80015ba:	4804      	ldr	r0, [pc, #16]	@ (80015cc <start_adc_dma_acquisition+0x38>)
 80015bc:	f004 ffc4 	bl	8006548 <HAL_TIM_Base_Stop>
        return -1;
 80015c0:	f04f 33ff 	mov.w	r3, #4294967295
 80015c4:	e000      	b.n	80015c8 <start_adc_dma_acquisition+0x34>
    }

    return 0;
 80015c6:	2300      	movs	r3, #0
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	2000032c 	.word	0x2000032c
 80015d0:	200002d4 	.word	0x200002d4
 80015d4:	200001f4 	.word	0x200001f4

080015d8 <shell_uart2_transmit>:




uint8_t shell_uart2_transmit(const char *pData, uint16_t size)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	460b      	mov	r3, r1
 80015e2:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t *)pData, size, HAL_MAX_DELAY);
 80015e4:	887a      	ldrh	r2, [r7, #2]
 80015e6:	f04f 33ff 	mov.w	r3, #4294967295
 80015ea:	6879      	ldr	r1, [r7, #4]
 80015ec:	4804      	ldr	r0, [pc, #16]	@ (8001600 <shell_uart2_transmit+0x28>)
 80015ee:	f006 fd08 	bl	8008002 <HAL_UART_Transmit>
	return size;
 80015f2:	887b      	ldrh	r3, [r7, #2]
 80015f4:	b2db      	uxtb	r3, r3
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3708      	adds	r7, #8
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	200003c4 	.word	0x200003c4

08001604 <shell_uart2_receive>:

uint8_t shell_uart2_receive(char *pData, uint16_t size)
{
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
 800160c:	460b      	mov	r3, r1
 800160e:	807b      	strh	r3, [r7, #2]
	*pData = shell_uart2_received_char;
 8001610:	4b05      	ldr	r3, [pc, #20]	@ (8001628 <shell_uart2_receive+0x24>)
 8001612:	781a      	ldrb	r2, [r3, #0]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	701a      	strb	r2, [r3, #0]
	return 1;
 8001618:	2301      	movs	r3, #1
}
 800161a:	4618      	mov	r0, r3
 800161c:	370c      	adds	r7, #12
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	200002d0 	.word	0x200002d0

0800162c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a07      	ldr	r2, [pc, #28]	@ (8001658 <HAL_UART_RxCpltCallback+0x2c>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d107      	bne.n	800164e <HAL_UART_RxCpltCallback+0x22>
		//		HAL_UART_Transmit(&huart2, (uint8_t *)&shell_uart2_received_char, 1, HAL_MAX_DELAY);
		HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 800163e:	2201      	movs	r2, #1
 8001640:	4906      	ldr	r1, [pc, #24]	@ (800165c <HAL_UART_RxCpltCallback+0x30>)
 8001642:	4807      	ldr	r0, [pc, #28]	@ (8001660 <HAL_UART_RxCpltCallback+0x34>)
 8001644:	f006 fd6c 	bl	8008120 <HAL_UART_Receive_IT>
		shell_run(&hshell1);
 8001648:	4806      	ldr	r0, [pc, #24]	@ (8001664 <HAL_UART_RxCpltCallback+0x38>)
 800164a:	f001 fa07 	bl	8002a5c <shell_run>
	}
}
 800164e:	bf00      	nop
 8001650:	3708      	adds	r7, #8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	40004400 	.word	0x40004400
 800165c:	200002d0 	.word	0x200002d0
 8001660:	200003c4 	.word	0x200003c4
 8001664:	200004ec 	.word	0x200004ec

08001668 <loop>:





void loop(){
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
	read_current_polling();
 800166c:	f7ff ff24 	bl	80014b8 <read_current_polling>
	HAL_Delay(500); // Lire toutes les 500 ms
 8001670:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001674:	f001 fad6 	bl	8002c24 <HAL_Delay>

}
 8001678:	bf00      	nop
 800167a:	bd80      	pop	{r7, pc}

0800167c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b08a      	sub	sp, #40	@ 0x28
 8001680:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001682:	f107 0314 	add.w	r3, r7, #20
 8001686:	2200      	movs	r2, #0
 8001688:	601a      	str	r2, [r3, #0]
 800168a:	605a      	str	r2, [r3, #4]
 800168c:	609a      	str	r2, [r3, #8]
 800168e:	60da      	str	r2, [r3, #12]
 8001690:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001692:	4b3f      	ldr	r3, [pc, #252]	@ (8001790 <MX_GPIO_Init+0x114>)
 8001694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001696:	4a3e      	ldr	r2, [pc, #248]	@ (8001790 <MX_GPIO_Init+0x114>)
 8001698:	f043 0304 	orr.w	r3, r3, #4
 800169c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800169e:	4b3c      	ldr	r3, [pc, #240]	@ (8001790 <MX_GPIO_Init+0x114>)
 80016a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016a2:	f003 0304 	and.w	r3, r3, #4
 80016a6:	613b      	str	r3, [r7, #16]
 80016a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80016aa:	4b39      	ldr	r3, [pc, #228]	@ (8001790 <MX_GPIO_Init+0x114>)
 80016ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ae:	4a38      	ldr	r2, [pc, #224]	@ (8001790 <MX_GPIO_Init+0x114>)
 80016b0:	f043 0320 	orr.w	r3, r3, #32
 80016b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016b6:	4b36      	ldr	r3, [pc, #216]	@ (8001790 <MX_GPIO_Init+0x114>)
 80016b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ba:	f003 0320 	and.w	r3, r3, #32
 80016be:	60fb      	str	r3, [r7, #12]
 80016c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c2:	4b33      	ldr	r3, [pc, #204]	@ (8001790 <MX_GPIO_Init+0x114>)
 80016c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016c6:	4a32      	ldr	r2, [pc, #200]	@ (8001790 <MX_GPIO_Init+0x114>)
 80016c8:	f043 0301 	orr.w	r3, r3, #1
 80016cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016ce:	4b30      	ldr	r3, [pc, #192]	@ (8001790 <MX_GPIO_Init+0x114>)
 80016d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016d2:	f003 0301 	and.w	r3, r3, #1
 80016d6:	60bb      	str	r3, [r7, #8]
 80016d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016da:	4b2d      	ldr	r3, [pc, #180]	@ (8001790 <MX_GPIO_Init+0x114>)
 80016dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016de:	4a2c      	ldr	r2, [pc, #176]	@ (8001790 <MX_GPIO_Init+0x114>)
 80016e0:	f043 0302 	orr.w	r3, r3, #2
 80016e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016e6:	4b2a      	ldr	r3, [pc, #168]	@ (8001790 <MX_GPIO_Init+0x114>)
 80016e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ea:	f003 0302 	and.w	r3, r3, #2
 80016ee:	607b      	str	r3, [r7, #4]
 80016f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016f2:	4b27      	ldr	r3, [pc, #156]	@ (8001790 <MX_GPIO_Init+0x114>)
 80016f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016f6:	4a26      	ldr	r2, [pc, #152]	@ (8001790 <MX_GPIO_Init+0x114>)
 80016f8:	f043 0308 	orr.w	r3, r3, #8
 80016fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016fe:	4b24      	ldr	r3, [pc, #144]	@ (8001790 <MX_GPIO_Init+0x114>)
 8001700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001702:	f003 0308 	and.w	r3, r3, #8
 8001706:	603b      	str	r3, [r7, #0]
 8001708:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 800170a:	2200      	movs	r2, #0
 800170c:	2120      	movs	r1, #32
 800170e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001712:	f003 fd8f 	bl	8005234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 8001716:	2200      	movs	r2, #0
 8001718:	2104      	movs	r1, #4
 800171a:	481e      	ldr	r0, [pc, #120]	@ (8001794 <MX_GPIO_Init+0x118>)
 800171c:	f003 fd8a 	bl	8005234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USR_BTN_Pin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 8001720:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001724:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001726:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800172a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172c:	2300      	movs	r3, #0
 800172e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 8001730:	f107 0314 	add.w	r3, r7, #20
 8001734:	4619      	mov	r1, r3
 8001736:	4818      	ldr	r0, [pc, #96]	@ (8001798 <MX_GPIO_Init+0x11c>)
 8001738:	f003 fbfa 	bl	8004f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : USR_LED_Pin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 800173c:	2320      	movs	r3, #32
 800173e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001740:	2301      	movs	r3, #1
 8001742:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001744:	2300      	movs	r3, #0
 8001746:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001748:	2300      	movs	r3, #0
 800174a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 800174c:	f107 0314 	add.w	r3, r7, #20
 8001750:	4619      	mov	r1, r3
 8001752:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001756:	f003 fbeb 	bl	8004f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRST_SafetyUC_Pin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 800175a:	2304      	movs	r3, #4
 800175c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800175e:	2301      	movs	r3, #1
 8001760:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001762:	2300      	movs	r3, #0
 8001764:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001766:	2300      	movs	r3, #0
 8001768:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 800176a:	f107 0314 	add.w	r3, r7, #20
 800176e:	4619      	mov	r1, r3
 8001770:	4808      	ldr	r0, [pc, #32]	@ (8001794 <MX_GPIO_Init+0x118>)
 8001772:	f003 fbdd 	bl	8004f30 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001776:	2200      	movs	r2, #0
 8001778:	2100      	movs	r1, #0
 800177a:	2028      	movs	r0, #40	@ 0x28
 800177c:	f003 fa36 	bl	8004bec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001780:	2028      	movs	r0, #40	@ 0x28
 8001782:	f003 fa4d 	bl	8004c20 <HAL_NVIC_EnableIRQ>

}
 8001786:	bf00      	nop
 8001788:	3728      	adds	r7, #40	@ 0x28
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	40021000 	.word	0x40021000
 8001794:	48000c00 	.word	0x48000c00
 8001798:	48000800 	.word	0x48000800

0800179c <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b082      	sub	sp, #8
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 80017a4:	1d39      	adds	r1, r7, #4
 80017a6:	f04f 33ff 	mov.w	r3, #4294967295
 80017aa:	2201      	movs	r2, #1
 80017ac:	4803      	ldr	r0, [pc, #12]	@ (80017bc <__io_putchar+0x20>)
 80017ae:	f006 fc28 	bl	8008002 <HAL_UART_Transmit>
	return chr;
 80017b2:	687b      	ldr	r3, [r7, #4]
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	3708      	adds	r7, #8
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	200003c4 	.word	0x200003c4

080017c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017c4:	f001 f9f7 	bl	8002bb6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017c8:	f000 f813 	bl	80017f2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017cc:	f7ff ff56 	bl	800167c <MX_GPIO_Init>
  MX_ADC2_Init();
 80017d0:	f7ff fc30 	bl	8001034 <MX_ADC2_Init>
  MX_ADC1_Init();
 80017d4:	f7ff fbb6 	bl	8000f44 <MX_ADC1_Init>
  MX_TIM1_Init();
 80017d8:	f000 fa20 	bl	8001c1c <MX_TIM1_Init>
  MX_TIM3_Init();
 80017dc:	f000 faca 	bl	8001d74 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 80017e0:	f000 fbfe 	bl	8001fe0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80017e4:	f000 fc48 	bl	8002078 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  init_device();
 80017e8:	f7ff fd84 	bl	80012f4 <init_device>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		loop();
 80017ec:	f7ff ff3c 	bl	8001668 <loop>
 80017f0:	e7fc      	b.n	80017ec <main+0x2c>

080017f2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017f2:	b580      	push	{r7, lr}
 80017f4:	b094      	sub	sp, #80	@ 0x50
 80017f6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017f8:	f107 0318 	add.w	r3, r7, #24
 80017fc:	2238      	movs	r2, #56	@ 0x38
 80017fe:	2100      	movs	r1, #0
 8001800:	4618      	mov	r0, r3
 8001802:	f009 fb24 	bl	800ae4e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001806:	1d3b      	adds	r3, r7, #4
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	605a      	str	r2, [r3, #4]
 800180e:	609a      	str	r2, [r3, #8]
 8001810:	60da      	str	r2, [r3, #12]
 8001812:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001814:	2000      	movs	r0, #0
 8001816:	f003 fd63 	bl	80052e0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800181a:	2301      	movs	r3, #1
 800181c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800181e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001822:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001824:	2302      	movs	r3, #2
 8001826:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001828:	2303      	movs	r3, #3
 800182a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 800182c:	2306      	movs	r3, #6
 800182e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001830:	2355      	movs	r3, #85	@ 0x55
 8001832:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001834:	2302      	movs	r3, #2
 8001836:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001838:	2302      	movs	r3, #2
 800183a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800183c:	2302      	movs	r3, #2
 800183e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001840:	f107 0318 	add.w	r3, r7, #24
 8001844:	4618      	mov	r0, r3
 8001846:	f003 fdff 	bl	8005448 <HAL_RCC_OscConfig>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8001850:	f000 f82a 	bl	80018a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001854:	230f      	movs	r3, #15
 8001856:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001858:	2303      	movs	r3, #3
 800185a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800185c:	2300      	movs	r3, #0
 800185e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001860:	2300      	movs	r3, #0
 8001862:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001864:	2300      	movs	r3, #0
 8001866:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001868:	1d3b      	adds	r3, r7, #4
 800186a:	2104      	movs	r1, #4
 800186c:	4618      	mov	r0, r3
 800186e:	f004 f8fd 	bl	8005a6c <HAL_RCC_ClockConfig>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001878:	f000 f816 	bl	80018a8 <Error_Handler>
  }
}
 800187c:	bf00      	nop
 800187e:	3750      	adds	r7, #80	@ 0x50
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}

08001884 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a04      	ldr	r2, [pc, #16]	@ (80018a4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d101      	bne.n	800189a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001896:	f001 f9a7 	bl	8002be8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800189a:	bf00      	nop
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	40001000 	.word	0x40001000

080018a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018ac:	b672      	cpsid	i
}
 80018ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80018b0:	bf00      	nop
 80018b2:	e7fd      	b.n	80018b0 <Error_Handler+0x8>

080018b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ba:	4b0f      	ldr	r3, [pc, #60]	@ (80018f8 <HAL_MspInit+0x44>)
 80018bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018be:	4a0e      	ldr	r2, [pc, #56]	@ (80018f8 <HAL_MspInit+0x44>)
 80018c0:	f043 0301 	orr.w	r3, r3, #1
 80018c4:	6613      	str	r3, [r2, #96]	@ 0x60
 80018c6:	4b0c      	ldr	r3, [pc, #48]	@ (80018f8 <HAL_MspInit+0x44>)
 80018c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018ca:	f003 0301 	and.w	r3, r3, #1
 80018ce:	607b      	str	r3, [r7, #4]
 80018d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018d2:	4b09      	ldr	r3, [pc, #36]	@ (80018f8 <HAL_MspInit+0x44>)
 80018d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018d6:	4a08      	ldr	r2, [pc, #32]	@ (80018f8 <HAL_MspInit+0x44>)
 80018d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80018de:	4b06      	ldr	r3, [pc, #24]	@ (80018f8 <HAL_MspInit+0x44>)
 80018e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018e6:	603b      	str	r3, [r7, #0]
 80018e8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80018ea:	f003 fd9d 	bl	8005428 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018ee:	bf00      	nop
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	40021000 	.word	0x40021000

080018fc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b08c      	sub	sp, #48	@ 0x30
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001904:	2300      	movs	r3, #0
 8001906:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001908:	2300      	movs	r3, #0
 800190a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800190c:	4b2c      	ldr	r3, [pc, #176]	@ (80019c0 <HAL_InitTick+0xc4>)
 800190e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001910:	4a2b      	ldr	r2, [pc, #172]	@ (80019c0 <HAL_InitTick+0xc4>)
 8001912:	f043 0310 	orr.w	r3, r3, #16
 8001916:	6593      	str	r3, [r2, #88]	@ 0x58
 8001918:	4b29      	ldr	r3, [pc, #164]	@ (80019c0 <HAL_InitTick+0xc4>)
 800191a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800191c:	f003 0310 	and.w	r3, r3, #16
 8001920:	60bb      	str	r3, [r7, #8]
 8001922:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001924:	f107 020c 	add.w	r2, r7, #12
 8001928:	f107 0310 	add.w	r3, r7, #16
 800192c:	4611      	mov	r1, r2
 800192e:	4618      	mov	r0, r3
 8001930:	f004 fa72 	bl	8005e18 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001934:	f004 fa44 	bl	8005dc0 <HAL_RCC_GetPCLK1Freq>
 8001938:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800193a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800193c:	4a21      	ldr	r2, [pc, #132]	@ (80019c4 <HAL_InitTick+0xc8>)
 800193e:	fba2 2303 	umull	r2, r3, r2, r3
 8001942:	0c9b      	lsrs	r3, r3, #18
 8001944:	3b01      	subs	r3, #1
 8001946:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001948:	4b1f      	ldr	r3, [pc, #124]	@ (80019c8 <HAL_InitTick+0xcc>)
 800194a:	4a20      	ldr	r2, [pc, #128]	@ (80019cc <HAL_InitTick+0xd0>)
 800194c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800194e:	4b1e      	ldr	r3, [pc, #120]	@ (80019c8 <HAL_InitTick+0xcc>)
 8001950:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001954:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001956:	4a1c      	ldr	r2, [pc, #112]	@ (80019c8 <HAL_InitTick+0xcc>)
 8001958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800195a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800195c:	4b1a      	ldr	r3, [pc, #104]	@ (80019c8 <HAL_InitTick+0xcc>)
 800195e:	2200      	movs	r2, #0
 8001960:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001962:	4b19      	ldr	r3, [pc, #100]	@ (80019c8 <HAL_InitTick+0xcc>)
 8001964:	2200      	movs	r2, #0
 8001966:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8001968:	4817      	ldr	r0, [pc, #92]	@ (80019c8 <HAL_InitTick+0xcc>)
 800196a:	f004 fd1b 	bl	80063a4 <HAL_TIM_Base_Init>
 800196e:	4603      	mov	r3, r0
 8001970:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001974:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001978:	2b00      	cmp	r3, #0
 800197a:	d11b      	bne.n	80019b4 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800197c:	4812      	ldr	r0, [pc, #72]	@ (80019c8 <HAL_InitTick+0xcc>)
 800197e:	f004 fe0b 	bl	8006598 <HAL_TIM_Base_Start_IT>
 8001982:	4603      	mov	r3, r0
 8001984:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001988:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800198c:	2b00      	cmp	r3, #0
 800198e:	d111      	bne.n	80019b4 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001990:	2036      	movs	r0, #54	@ 0x36
 8001992:	f003 f945 	bl	8004c20 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2b0f      	cmp	r3, #15
 800199a:	d808      	bhi.n	80019ae <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800199c:	2200      	movs	r2, #0
 800199e:	6879      	ldr	r1, [r7, #4]
 80019a0:	2036      	movs	r0, #54	@ 0x36
 80019a2:	f003 f923 	bl	8004bec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019a6:	4a0a      	ldr	r2, [pc, #40]	@ (80019d0 <HAL_InitTick+0xd4>)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6013      	str	r3, [r2, #0]
 80019ac:	e002      	b.n	80019b4 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80019b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	3730      	adds	r7, #48	@ 0x30
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	40021000 	.word	0x40021000
 80019c4:	431bde83 	.word	0x431bde83
 80019c8:	200002dc 	.word	0x200002dc
 80019cc:	40001000 	.word	0x40001000
 80019d0:	20000008 	.word	0x20000008

080019d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019d8:	bf00      	nop
 80019da:	e7fd      	b.n	80019d8 <NMI_Handler+0x4>

080019dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019e0:	bf00      	nop
 80019e2:	e7fd      	b.n	80019e0 <HardFault_Handler+0x4>

080019e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019e8:	bf00      	nop
 80019ea:	e7fd      	b.n	80019e8 <MemManage_Handler+0x4>

080019ec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019f0:	bf00      	nop
 80019f2:	e7fd      	b.n	80019f0 <BusFault_Handler+0x4>

080019f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019f8:	bf00      	nop
 80019fa:	e7fd      	b.n	80019f8 <UsageFault_Handler+0x4>

080019fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a00:	bf00      	nop
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr

08001a0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a0e:	bf00      	nop
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr

08001a18 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a1c:	bf00      	nop
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr

08001a26 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a26:	b480      	push	{r7}
 8001a28:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a2a:	bf00      	nop
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr

08001a34 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001a38:	4802      	ldr	r0, [pc, #8]	@ (8001a44 <USART2_IRQHandler+0x10>)
 8001a3a:	f006 fbbd 	bl	80081b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001a3e:	bf00      	nop
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	200003c4 	.word	0x200003c4

08001a48 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 8001a4c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001a50:	f003 fc22 	bl	8005298 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001a54:	bf00      	nop
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001a5c:	4802      	ldr	r0, [pc, #8]	@ (8001a68 <TIM6_DAC_IRQHandler+0x10>)
 8001a5e:	f005 f819 	bl	8006a94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	200002dc 	.word	0x200002dc

08001a6c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  return 1;
 8001a70:	2301      	movs	r3, #1
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	46bd      	mov	sp, r7
 8001a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7a:	4770      	bx	lr

08001a7c <_kill>:

int _kill(int pid, int sig)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a86:	f009 fa35 	bl	800aef4 <__errno>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2216      	movs	r2, #22
 8001a8e:	601a      	str	r2, [r3, #0]
  return -1;
 8001a90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3708      	adds	r7, #8
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}

08001a9c <_exit>:

void _exit (int status)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001aa4:	f04f 31ff 	mov.w	r1, #4294967295
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	f7ff ffe7 	bl	8001a7c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001aae:	bf00      	nop
 8001ab0:	e7fd      	b.n	8001aae <_exit+0x12>

08001ab2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ab2:	b580      	push	{r7, lr}
 8001ab4:	b086      	sub	sp, #24
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	60f8      	str	r0, [r7, #12]
 8001aba:	60b9      	str	r1, [r7, #8]
 8001abc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001abe:	2300      	movs	r3, #0
 8001ac0:	617b      	str	r3, [r7, #20]
 8001ac2:	e00a      	b.n	8001ada <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ac4:	f3af 8000 	nop.w
 8001ac8:	4601      	mov	r1, r0
 8001aca:	68bb      	ldr	r3, [r7, #8]
 8001acc:	1c5a      	adds	r2, r3, #1
 8001ace:	60ba      	str	r2, [r7, #8]
 8001ad0:	b2ca      	uxtb	r2, r1
 8001ad2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	617b      	str	r3, [r7, #20]
 8001ada:	697a      	ldr	r2, [r7, #20]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	dbf0      	blt.n	8001ac4 <_read+0x12>
  }

  return len;
 8001ae2:	687b      	ldr	r3, [r7, #4]
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3718      	adds	r7, #24
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}

08001aec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b086      	sub	sp, #24
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	60f8      	str	r0, [r7, #12]
 8001af4:	60b9      	str	r1, [r7, #8]
 8001af6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001af8:	2300      	movs	r3, #0
 8001afa:	617b      	str	r3, [r7, #20]
 8001afc:	e009      	b.n	8001b12 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001afe:	68bb      	ldr	r3, [r7, #8]
 8001b00:	1c5a      	adds	r2, r3, #1
 8001b02:	60ba      	str	r2, [r7, #8]
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7ff fe48 	bl	800179c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	3301      	adds	r3, #1
 8001b10:	617b      	str	r3, [r7, #20]
 8001b12:	697a      	ldr	r2, [r7, #20]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	429a      	cmp	r2, r3
 8001b18:	dbf1      	blt.n	8001afe <_write+0x12>
  }
  return len;
 8001b1a:	687b      	ldr	r3, [r7, #4]
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	3718      	adds	r7, #24
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}

08001b24 <_close>:

int _close(int file)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	370c      	adds	r7, #12
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr

08001b3c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b4c:	605a      	str	r2, [r3, #4]
  return 0;
 8001b4e:	2300      	movs	r3, #0
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <_isatty>:

int _isatty(int file)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b64:	2301      	movs	r3, #1
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	370c      	adds	r7, #12
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr

08001b72 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b72:	b480      	push	{r7}
 8001b74:	b085      	sub	sp, #20
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	60f8      	str	r0, [r7, #12]
 8001b7a:	60b9      	str	r1, [r7, #8]
 8001b7c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b7e:	2300      	movs	r3, #0
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	3714      	adds	r7, #20
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr

08001b8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b086      	sub	sp, #24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b94:	4a14      	ldr	r2, [pc, #80]	@ (8001be8 <_sbrk+0x5c>)
 8001b96:	4b15      	ldr	r3, [pc, #84]	@ (8001bec <_sbrk+0x60>)
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ba0:	4b13      	ldr	r3, [pc, #76]	@ (8001bf0 <_sbrk+0x64>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d102      	bne.n	8001bae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ba8:	4b11      	ldr	r3, [pc, #68]	@ (8001bf0 <_sbrk+0x64>)
 8001baa:	4a12      	ldr	r2, [pc, #72]	@ (8001bf4 <_sbrk+0x68>)
 8001bac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bae:	4b10      	ldr	r3, [pc, #64]	@ (8001bf0 <_sbrk+0x64>)
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	4413      	add	r3, r2
 8001bb6:	693a      	ldr	r2, [r7, #16]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d207      	bcs.n	8001bcc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bbc:	f009 f99a 	bl	800aef4 <__errno>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	220c      	movs	r2, #12
 8001bc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bc6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bca:	e009      	b.n	8001be0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bcc:	4b08      	ldr	r3, [pc, #32]	@ (8001bf0 <_sbrk+0x64>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bd2:	4b07      	ldr	r3, [pc, #28]	@ (8001bf0 <_sbrk+0x64>)
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4413      	add	r3, r2
 8001bda:	4a05      	ldr	r2, [pc, #20]	@ (8001bf0 <_sbrk+0x64>)
 8001bdc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bde:	68fb      	ldr	r3, [r7, #12]
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3718      	adds	r7, #24
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	20020000 	.word	0x20020000
 8001bec:	00000400 	.word	0x00000400
 8001bf0:	20000328 	.word	0x20000328
 8001bf4:	200009d0 	.word	0x200009d0

08001bf8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001bfc:	4b06      	ldr	r3, [pc, #24]	@ (8001c18 <SystemInit+0x20>)
 8001bfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c02:	4a05      	ldr	r2, [pc, #20]	@ (8001c18 <SystemInit+0x20>)
 8001c04:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c0c:	bf00      	nop
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	e000ed00 	.word	0xe000ed00

08001c1c <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b098      	sub	sp, #96	@ 0x60
 8001c20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c22:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c26:	2200      	movs	r2, #0
 8001c28:	601a      	str	r2, [r3, #0]
 8001c2a:	605a      	str	r2, [r3, #4]
 8001c2c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c2e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001c32:	2200      	movs	r2, #0
 8001c34:	601a      	str	r2, [r3, #0]
 8001c36:	605a      	str	r2, [r3, #4]
 8001c38:	609a      	str	r2, [r3, #8]
 8001c3a:	60da      	str	r2, [r3, #12]
 8001c3c:	611a      	str	r2, [r3, #16]
 8001c3e:	615a      	str	r2, [r3, #20]
 8001c40:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c42:	1d3b      	adds	r3, r7, #4
 8001c44:	2234      	movs	r2, #52	@ 0x34
 8001c46:	2100      	movs	r1, #0
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f009 f900 	bl	800ae4e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c4e:	4b47      	ldr	r3, [pc, #284]	@ (8001d6c <MX_TIM1_Init+0x150>)
 8001c50:	4a47      	ldr	r2, [pc, #284]	@ (8001d70 <MX_TIM1_Init+0x154>)
 8001c52:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001c54:	4b45      	ldr	r3, [pc, #276]	@ (8001d6c <MX_TIM1_Init+0x150>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001c5a:	4b44      	ldr	r3, [pc, #272]	@ (8001d6c <MX_TIM1_Init+0x150>)
 8001c5c:	2220      	movs	r2, #32
 8001c5e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4249;
 8001c60:	4b42      	ldr	r3, [pc, #264]	@ (8001d6c <MX_TIM1_Init+0x150>)
 8001c62:	f241 0299 	movw	r2, #4249	@ 0x1099
 8001c66:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c68:	4b40      	ldr	r3, [pc, #256]	@ (8001d6c <MX_TIM1_Init+0x150>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c6e:	4b3f      	ldr	r3, [pc, #252]	@ (8001d6c <MX_TIM1_Init+0x150>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c74:	4b3d      	ldr	r3, [pc, #244]	@ (8001d6c <MX_TIM1_Init+0x150>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c7a:	483c      	ldr	r0, [pc, #240]	@ (8001d6c <MX_TIM1_Init+0x150>)
 8001c7c:	f004 fd04 	bl	8006688 <HAL_TIM_PWM_Init>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001c86:	f7ff fe0f 	bl	80018a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c92:	2300      	movs	r3, #0
 8001c94:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c96:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4833      	ldr	r0, [pc, #204]	@ (8001d6c <MX_TIM1_Init+0x150>)
 8001c9e:	f005 ffcb 	bl	8007c38 <HAL_TIMEx_MasterConfigSynchronization>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001ca8:	f7ff fdfe 	bl	80018a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cac:	2360      	movs	r3, #96	@ 0x60
 8001cae:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cc8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001ccc:	2200      	movs	r2, #0
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4826      	ldr	r0, [pc, #152]	@ (8001d6c <MX_TIM1_Init+0x150>)
 8001cd2:	f005 f82f 	bl	8006d34 <HAL_TIM_PWM_ConfigChannel>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001cdc:	f7ff fde4 	bl	80018a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ce0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001ce4:	2204      	movs	r2, #4
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4820      	ldr	r0, [pc, #128]	@ (8001d6c <MX_TIM1_Init+0x150>)
 8001cea:	f005 f823 	bl	8006d34 <HAL_TIM_PWM_ConfigChannel>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001cf4:	f7ff fdd8 	bl	80018a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001cf8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001cfc:	2208      	movs	r2, #8
 8001cfe:	4619      	mov	r1, r3
 8001d00:	481a      	ldr	r0, [pc, #104]	@ (8001d6c <MX_TIM1_Init+0x150>)
 8001d02:	f005 f817 	bl	8006d34 <HAL_TIM_PWM_ConfigChannel>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001d0c:	f7ff fdcc 	bl	80018a8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d10:	2300      	movs	r3, #0
 8001d12:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d14:	2300      	movs	r3, #0
 8001d16:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 34;
 8001d1c:	2322      	movs	r3, #34	@ 0x22
 8001d1e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d20:	2300      	movs	r3, #0
 8001d22:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d24:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d28:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001d32:	2300      	movs	r3, #0
 8001d34:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001d36:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001d40:	2300      	movs	r3, #0
 8001d42:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d44:	2300      	movs	r3, #0
 8001d46:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d48:	1d3b      	adds	r3, r7, #4
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	4807      	ldr	r0, [pc, #28]	@ (8001d6c <MX_TIM1_Init+0x150>)
 8001d4e:	f006 f809 	bl	8007d64 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d001      	beq.n	8001d5c <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8001d58:	f7ff fda6 	bl	80018a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001d5c:	4803      	ldr	r0, [pc, #12]	@ (8001d6c <MX_TIM1_Init+0x150>)
 8001d5e:	f000 f8d7 	bl	8001f10 <HAL_TIM_MspPostInit>

}
 8001d62:	bf00      	nop
 8001d64:	3760      	adds	r7, #96	@ 0x60
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	2000032c 	.word	0x2000032c
 8001d70:	40012c00 	.word	0x40012c00

08001d74 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b088      	sub	sp, #32
 8001d78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_HallSensor_InitTypeDef sConfig = {0};
 8001d7a:	f107 0310 	add.w	r3, r7, #16
 8001d7e:	2200      	movs	r2, #0
 8001d80:	601a      	str	r2, [r3, #0]
 8001d82:	605a      	str	r2, [r3, #4]
 8001d84:	609a      	str	r2, [r3, #8]
 8001d86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d88:	1d3b      	adds	r3, r7, #4
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	601a      	str	r2, [r3, #0]
 8001d8e:	605a      	str	r2, [r3, #4]
 8001d90:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001d92:	4b1c      	ldr	r3, [pc, #112]	@ (8001e04 <MX_TIM3_Init+0x90>)
 8001d94:	4a1c      	ldr	r2, [pc, #112]	@ (8001e08 <MX_TIM3_Init+0x94>)
 8001d96:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001d98:	4b1a      	ldr	r3, [pc, #104]	@ (8001e04 <MX_TIM3_Init+0x90>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d9e:	4b19      	ldr	r3, [pc, #100]	@ (8001e04 <MX_TIM3_Init+0x90>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001da4:	4b17      	ldr	r3, [pc, #92]	@ (8001e04 <MX_TIM3_Init+0x90>)
 8001da6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001daa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dac:	4b15      	ldr	r3, [pc, #84]	@ (8001e04 <MX_TIM3_Init+0x90>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001db2:	4b14      	ldr	r3, [pc, #80]	@ (8001e04 <MX_TIM3_Init+0x90>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	619a      	str	r2, [r3, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001db8:	2300      	movs	r3, #0
 8001dba:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 0;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 0;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim3, &sConfig) != HAL_OK)
 8001dc8:	f107 0310 	add.w	r3, r7, #16
 8001dcc:	4619      	mov	r1, r3
 8001dce:	480d      	ldr	r0, [pc, #52]	@ (8001e04 <MX_TIM3_Init+0x90>)
 8001dd0:	f005 fd63 	bl	800789a <HAL_TIMEx_HallSensor_Init>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8001dda:	f7ff fd65 	bl	80018a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8001dde:	2350      	movs	r3, #80	@ 0x50
 8001de0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001de2:	2300      	movs	r3, #0
 8001de4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001de6:	1d3b      	adds	r3, r7, #4
 8001de8:	4619      	mov	r1, r3
 8001dea:	4806      	ldr	r0, [pc, #24]	@ (8001e04 <MX_TIM3_Init+0x90>)
 8001dec:	f005 ff24 	bl	8007c38 <HAL_TIMEx_MasterConfigSynchronization>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8001df6:	f7ff fd57 	bl	80018a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001dfa:	bf00      	nop
 8001dfc:	3720      	adds	r7, #32
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	20000378 	.word	0x20000378
 8001e08:	40000400 	.word	0x40000400

08001e0c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b085      	sub	sp, #20
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a0a      	ldr	r2, [pc, #40]	@ (8001e44 <HAL_TIM_PWM_MspInit+0x38>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d10b      	bne.n	8001e36 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e48 <HAL_TIM_PWM_MspInit+0x3c>)
 8001e20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e22:	4a09      	ldr	r2, [pc, #36]	@ (8001e48 <HAL_TIM_PWM_MspInit+0x3c>)
 8001e24:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e28:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e2a:	4b07      	ldr	r3, [pc, #28]	@ (8001e48 <HAL_TIM_PWM_MspInit+0x3c>)
 8001e2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e2e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e32:	60fb      	str	r3, [r7, #12]
 8001e34:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001e36:	bf00      	nop
 8001e38:	3714      	adds	r7, #20
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	40012c00 	.word	0x40012c00
 8001e48:	40021000 	.word	0x40021000

08001e4c <HAL_TIMEx_HallSensor_MspInit>:

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b08a      	sub	sp, #40	@ 0x28
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e54:	f107 0314 	add.w	r3, r7, #20
 8001e58:	2200      	movs	r2, #0
 8001e5a:	601a      	str	r2, [r3, #0]
 8001e5c:	605a      	str	r2, [r3, #4]
 8001e5e:	609a      	str	r2, [r3, #8]
 8001e60:	60da      	str	r2, [r3, #12]
 8001e62:	611a      	str	r2, [r3, #16]
  if(timex_hallsensorHandle->Instance==TIM3)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a26      	ldr	r2, [pc, #152]	@ (8001f04 <HAL_TIMEx_HallSensor_MspInit+0xb8>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d145      	bne.n	8001efa <HAL_TIMEx_HallSensor_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e6e:	4b26      	ldr	r3, [pc, #152]	@ (8001f08 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e72:	4a25      	ldr	r2, [pc, #148]	@ (8001f08 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001e74:	f043 0302 	orr.w	r3, r3, #2
 8001e78:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e7a:	4b23      	ldr	r3, [pc, #140]	@ (8001f08 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e7e:	f003 0302 	and.w	r3, r3, #2
 8001e82:	613b      	str	r3, [r7, #16]
 8001e84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e86:	4b20      	ldr	r3, [pc, #128]	@ (8001f08 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001e88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e8a:	4a1f      	ldr	r2, [pc, #124]	@ (8001f08 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001e8c:	f043 0301 	orr.w	r3, r3, #1
 8001e90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e92:	4b1d      	ldr	r3, [pc, #116]	@ (8001f08 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001e94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e96:	f003 0301 	and.w	r3, r3, #1
 8001e9a:	60fb      	str	r3, [r7, #12]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e9e:	4b1a      	ldr	r3, [pc, #104]	@ (8001f08 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001ea0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ea2:	4a19      	ldr	r2, [pc, #100]	@ (8001f08 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001ea4:	f043 0304 	orr.w	r3, r3, #4
 8001ea8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001eaa:	4b17      	ldr	r3, [pc, #92]	@ (8001f08 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001eac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eae:	f003 0304 	and.w	r3, r3, #4
 8001eb2:	60bb      	str	r3, [r7, #8]
 8001eb4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001eb6:	2350      	movs	r3, #80	@ 0x50
 8001eb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eba:	2302      	movs	r3, #2
 8001ebc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eca:	f107 0314 	add.w	r3, r7, #20
 8001ece:	4619      	mov	r1, r3
 8001ed0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ed4:	f003 f82c 	bl	8004f30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001ed8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001edc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ede:	2302      	movs	r3, #2
 8001ee0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001eea:	2302      	movs	r3, #2
 8001eec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001eee:	f107 0314 	add.w	r3, r7, #20
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	4805      	ldr	r0, [pc, #20]	@ (8001f0c <HAL_TIMEx_HallSensor_MspInit+0xc0>)
 8001ef6:	f003 f81b 	bl	8004f30 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001efa:	bf00      	nop
 8001efc:	3728      	adds	r7, #40	@ 0x28
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	40000400 	.word	0x40000400
 8001f08:	40021000 	.word	0x40021000
 8001f0c:	48000800 	.word	0x48000800

08001f10 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b08a      	sub	sp, #40	@ 0x28
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f18:	f107 0314 	add.w	r3, r7, #20
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	601a      	str	r2, [r3, #0]
 8001f20:	605a      	str	r2, [r3, #4]
 8001f22:	609a      	str	r2, [r3, #8]
 8001f24:	60da      	str	r2, [r3, #12]
 8001f26:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a29      	ldr	r2, [pc, #164]	@ (8001fd4 <HAL_TIM_MspPostInit+0xc4>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d14b      	bne.n	8001fca <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f32:	4b29      	ldr	r3, [pc, #164]	@ (8001fd8 <HAL_TIM_MspPostInit+0xc8>)
 8001f34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f36:	4a28      	ldr	r2, [pc, #160]	@ (8001fd8 <HAL_TIM_MspPostInit+0xc8>)
 8001f38:	f043 0302 	orr.w	r3, r3, #2
 8001f3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f3e:	4b26      	ldr	r3, [pc, #152]	@ (8001fd8 <HAL_TIM_MspPostInit+0xc8>)
 8001f40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f42:	f003 0302 	and.w	r3, r3, #2
 8001f46:	613b      	str	r3, [r7, #16]
 8001f48:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f4a:	4b23      	ldr	r3, [pc, #140]	@ (8001fd8 <HAL_TIM_MspPostInit+0xc8>)
 8001f4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f4e:	4a22      	ldr	r2, [pc, #136]	@ (8001fd8 <HAL_TIM_MspPostInit+0xc8>)
 8001f50:	f043 0301 	orr.w	r3, r3, #1
 8001f54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f56:	4b20      	ldr	r3, [pc, #128]	@ (8001fd8 <HAL_TIM_MspPostInit+0xc8>)
 8001f58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f5a:	f003 0301 	and.w	r3, r3, #1
 8001f5e:	60fb      	str	r3, [r7, #12]
 8001f60:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 8001f62:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001f66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f68:	2302      	movs	r3, #2
 8001f6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f70:	2300      	movs	r3, #0
 8001f72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001f74:	2306      	movs	r3, #6
 8001f76:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f78:	f107 0314 	add.w	r3, r7, #20
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	4817      	ldr	r0, [pc, #92]	@ (8001fdc <HAL_TIM_MspPostInit+0xcc>)
 8001f80:	f002 ffd6 	bl	8004f30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 8001f84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001f88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f8a:	2302      	movs	r3, #2
 8001f8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f92:	2300      	movs	r3, #0
 8001f94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8001f96:	2304      	movs	r3, #4
 8001f98:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 8001f9a:	f107 0314 	add.w	r3, r7, #20
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	480e      	ldr	r0, [pc, #56]	@ (8001fdc <HAL_TIM_MspPostInit+0xcc>)
 8001fa2:	f002 ffc5 	bl	8004f30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin|W_PWM_H_Pin;
 8001fa6:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001faa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fac:	2302      	movs	r3, #2
 8001fae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001fb8:	2306      	movs	r3, #6
 8001fba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fbc:	f107 0314 	add.w	r3, r7, #20
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fc6:	f002 ffb3 	bl	8004f30 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001fca:	bf00      	nop
 8001fcc:	3728      	adds	r7, #40	@ 0x28
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	40012c00 	.word	0x40012c00
 8001fd8:	40021000 	.word	0x40021000
 8001fdc:	48000400 	.word	0x48000400

08001fe0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001fe4:	4b22      	ldr	r3, [pc, #136]	@ (8002070 <MX_USART2_UART_Init+0x90>)
 8001fe6:	4a23      	ldr	r2, [pc, #140]	@ (8002074 <MX_USART2_UART_Init+0x94>)
 8001fe8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001fea:	4b21      	ldr	r3, [pc, #132]	@ (8002070 <MX_USART2_UART_Init+0x90>)
 8001fec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ff0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ff2:	4b1f      	ldr	r3, [pc, #124]	@ (8002070 <MX_USART2_UART_Init+0x90>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ff8:	4b1d      	ldr	r3, [pc, #116]	@ (8002070 <MX_USART2_UART_Init+0x90>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ffe:	4b1c      	ldr	r3, [pc, #112]	@ (8002070 <MX_USART2_UART_Init+0x90>)
 8002000:	2200      	movs	r2, #0
 8002002:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002004:	4b1a      	ldr	r3, [pc, #104]	@ (8002070 <MX_USART2_UART_Init+0x90>)
 8002006:	220c      	movs	r2, #12
 8002008:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800200a:	4b19      	ldr	r3, [pc, #100]	@ (8002070 <MX_USART2_UART_Init+0x90>)
 800200c:	2200      	movs	r2, #0
 800200e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002010:	4b17      	ldr	r3, [pc, #92]	@ (8002070 <MX_USART2_UART_Init+0x90>)
 8002012:	2200      	movs	r2, #0
 8002014:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002016:	4b16      	ldr	r3, [pc, #88]	@ (8002070 <MX_USART2_UART_Init+0x90>)
 8002018:	2200      	movs	r2, #0
 800201a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800201c:	4b14      	ldr	r3, [pc, #80]	@ (8002070 <MX_USART2_UART_Init+0x90>)
 800201e:	2200      	movs	r2, #0
 8002020:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002022:	4b13      	ldr	r3, [pc, #76]	@ (8002070 <MX_USART2_UART_Init+0x90>)
 8002024:	2200      	movs	r2, #0
 8002026:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002028:	4811      	ldr	r0, [pc, #68]	@ (8002070 <MX_USART2_UART_Init+0x90>)
 800202a:	f005 ff9a 	bl	8007f62 <HAL_UART_Init>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d001      	beq.n	8002038 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002034:	f7ff fc38 	bl	80018a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002038:	2100      	movs	r1, #0
 800203a:	480d      	ldr	r0, [pc, #52]	@ (8002070 <MX_USART2_UART_Init+0x90>)
 800203c:	f008 f811 	bl	800a062 <HAL_UARTEx_SetTxFifoThreshold>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d001      	beq.n	800204a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002046:	f7ff fc2f 	bl	80018a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800204a:	2100      	movs	r1, #0
 800204c:	4808      	ldr	r0, [pc, #32]	@ (8002070 <MX_USART2_UART_Init+0x90>)
 800204e:	f008 f846 	bl	800a0de <HAL_UARTEx_SetRxFifoThreshold>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002058:	f7ff fc26 	bl	80018a8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800205c:	4804      	ldr	r0, [pc, #16]	@ (8002070 <MX_USART2_UART_Init+0x90>)
 800205e:	f007 ffc7 	bl	8009ff0 <HAL_UARTEx_DisableFifoMode>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d001      	beq.n	800206c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002068:	f7ff fc1e 	bl	80018a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800206c:	bf00      	nop
 800206e:	bd80      	pop	{r7, pc}
 8002070:	200003c4 	.word	0x200003c4
 8002074:	40004400 	.word	0x40004400

08002078 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800207c:	4b22      	ldr	r3, [pc, #136]	@ (8002108 <MX_USART3_UART_Init+0x90>)
 800207e:	4a23      	ldr	r2, [pc, #140]	@ (800210c <MX_USART3_UART_Init+0x94>)
 8002080:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002082:	4b21      	ldr	r3, [pc, #132]	@ (8002108 <MX_USART3_UART_Init+0x90>)
 8002084:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002088:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800208a:	4b1f      	ldr	r3, [pc, #124]	@ (8002108 <MX_USART3_UART_Init+0x90>)
 800208c:	2200      	movs	r2, #0
 800208e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002090:	4b1d      	ldr	r3, [pc, #116]	@ (8002108 <MX_USART3_UART_Init+0x90>)
 8002092:	2200      	movs	r2, #0
 8002094:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002096:	4b1c      	ldr	r3, [pc, #112]	@ (8002108 <MX_USART3_UART_Init+0x90>)
 8002098:	2200      	movs	r2, #0
 800209a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800209c:	4b1a      	ldr	r3, [pc, #104]	@ (8002108 <MX_USART3_UART_Init+0x90>)
 800209e:	220c      	movs	r2, #12
 80020a0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020a2:	4b19      	ldr	r3, [pc, #100]	@ (8002108 <MX_USART3_UART_Init+0x90>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80020a8:	4b17      	ldr	r3, [pc, #92]	@ (8002108 <MX_USART3_UART_Init+0x90>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80020ae:	4b16      	ldr	r3, [pc, #88]	@ (8002108 <MX_USART3_UART_Init+0x90>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80020b4:	4b14      	ldr	r3, [pc, #80]	@ (8002108 <MX_USART3_UART_Init+0x90>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020ba:	4b13      	ldr	r3, [pc, #76]	@ (8002108 <MX_USART3_UART_Init+0x90>)
 80020bc:	2200      	movs	r2, #0
 80020be:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80020c0:	4811      	ldr	r0, [pc, #68]	@ (8002108 <MX_USART3_UART_Init+0x90>)
 80020c2:	f005 ff4e 	bl	8007f62 <HAL_UART_Init>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d001      	beq.n	80020d0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80020cc:	f7ff fbec 	bl	80018a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020d0:	2100      	movs	r1, #0
 80020d2:	480d      	ldr	r0, [pc, #52]	@ (8002108 <MX_USART3_UART_Init+0x90>)
 80020d4:	f007 ffc5 	bl	800a062 <HAL_UARTEx_SetTxFifoThreshold>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80020de:	f7ff fbe3 	bl	80018a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020e2:	2100      	movs	r1, #0
 80020e4:	4808      	ldr	r0, [pc, #32]	@ (8002108 <MX_USART3_UART_Init+0x90>)
 80020e6:	f007 fffa 	bl	800a0de <HAL_UARTEx_SetRxFifoThreshold>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80020f0:	f7ff fbda 	bl	80018a8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80020f4:	4804      	ldr	r0, [pc, #16]	@ (8002108 <MX_USART3_UART_Init+0x90>)
 80020f6:	f007 ff7b 	bl	8009ff0 <HAL_UARTEx_DisableFifoMode>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002100:	f7ff fbd2 	bl	80018a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002104:	bf00      	nop
 8002106:	bd80      	pop	{r7, pc}
 8002108:	20000458 	.word	0x20000458
 800210c:	40004800 	.word	0x40004800

08002110 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b0a0      	sub	sp, #128	@ 0x80
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002118:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800211c:	2200      	movs	r2, #0
 800211e:	601a      	str	r2, [r3, #0]
 8002120:	605a      	str	r2, [r3, #4]
 8002122:	609a      	str	r2, [r3, #8]
 8002124:	60da      	str	r2, [r3, #12]
 8002126:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002128:	f107 0318 	add.w	r3, r7, #24
 800212c:	2254      	movs	r2, #84	@ 0x54
 800212e:	2100      	movs	r1, #0
 8002130:	4618      	mov	r0, r3
 8002132:	f008 fe8c 	bl	800ae4e <memset>
  if(uartHandle->Instance==USART2)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a41      	ldr	r2, [pc, #260]	@ (8002240 <HAL_UART_MspInit+0x130>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d13f      	bne.n	80021c0 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002140:	2302      	movs	r3, #2
 8002142:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002144:	2300      	movs	r3, #0
 8002146:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002148:	f107 0318 	add.w	r3, r7, #24
 800214c:	4618      	mov	r0, r3
 800214e:	f003 fedb 	bl	8005f08 <HAL_RCCEx_PeriphCLKConfig>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002158:	f7ff fba6 	bl	80018a8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800215c:	4b39      	ldr	r3, [pc, #228]	@ (8002244 <HAL_UART_MspInit+0x134>)
 800215e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002160:	4a38      	ldr	r2, [pc, #224]	@ (8002244 <HAL_UART_MspInit+0x134>)
 8002162:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002166:	6593      	str	r3, [r2, #88]	@ 0x58
 8002168:	4b36      	ldr	r3, [pc, #216]	@ (8002244 <HAL_UART_MspInit+0x134>)
 800216a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800216c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002170:	617b      	str	r3, [r7, #20]
 8002172:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002174:	4b33      	ldr	r3, [pc, #204]	@ (8002244 <HAL_UART_MspInit+0x134>)
 8002176:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002178:	4a32      	ldr	r2, [pc, #200]	@ (8002244 <HAL_UART_MspInit+0x134>)
 800217a:	f043 0301 	orr.w	r3, r3, #1
 800217e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002180:	4b30      	ldr	r3, [pc, #192]	@ (8002244 <HAL_UART_MspInit+0x134>)
 8002182:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002184:	f003 0301 	and.w	r3, r3, #1
 8002188:	613b      	str	r3, [r7, #16]
 800218a:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800218c:	230c      	movs	r3, #12
 800218e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002190:	2302      	movs	r3, #2
 8002192:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002194:	2300      	movs	r3, #0
 8002196:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002198:	2300      	movs	r3, #0
 800219a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800219c:	2307      	movs	r3, #7
 800219e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021a0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80021a4:	4619      	mov	r1, r3
 80021a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021aa:	f002 fec1 	bl	8004f30 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80021ae:	2200      	movs	r2, #0
 80021b0:	2100      	movs	r1, #0
 80021b2:	2026      	movs	r0, #38	@ 0x26
 80021b4:	f002 fd1a 	bl	8004bec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80021b8:	2026      	movs	r0, #38	@ 0x26
 80021ba:	f002 fd31 	bl	8004c20 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80021be:	e03b      	b.n	8002238 <HAL_UART_MspInit+0x128>
  else if(uartHandle->Instance==USART3)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a20      	ldr	r2, [pc, #128]	@ (8002248 <HAL_UART_MspInit+0x138>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d136      	bne.n	8002238 <HAL_UART_MspInit+0x128>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80021ca:	2304      	movs	r3, #4
 80021cc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80021ce:	2300      	movs	r3, #0
 80021d0:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021d2:	f107 0318 	add.w	r3, r7, #24
 80021d6:	4618      	mov	r0, r3
 80021d8:	f003 fe96 	bl	8005f08 <HAL_RCCEx_PeriphCLKConfig>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d001      	beq.n	80021e6 <HAL_UART_MspInit+0xd6>
      Error_Handler();
 80021e2:	f7ff fb61 	bl	80018a8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80021e6:	4b17      	ldr	r3, [pc, #92]	@ (8002244 <HAL_UART_MspInit+0x134>)
 80021e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ea:	4a16      	ldr	r2, [pc, #88]	@ (8002244 <HAL_UART_MspInit+0x134>)
 80021ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80021f2:	4b14      	ldr	r3, [pc, #80]	@ (8002244 <HAL_UART_MspInit+0x134>)
 80021f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80021fa:	60fb      	str	r3, [r7, #12]
 80021fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021fe:	4b11      	ldr	r3, [pc, #68]	@ (8002244 <HAL_UART_MspInit+0x134>)
 8002200:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002202:	4a10      	ldr	r2, [pc, #64]	@ (8002244 <HAL_UART_MspInit+0x134>)
 8002204:	f043 0304 	orr.w	r3, r3, #4
 8002208:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800220a:	4b0e      	ldr	r3, [pc, #56]	@ (8002244 <HAL_UART_MspInit+0x134>)
 800220c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800220e:	f003 0304 	and.w	r3, r3, #4
 8002212:	60bb      	str	r3, [r7, #8]
 8002214:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002216:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800221a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800221c:	2302      	movs	r3, #2
 800221e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002220:	2300      	movs	r3, #0
 8002222:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002224:	2300      	movs	r3, #0
 8002226:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002228:	2307      	movs	r3, #7
 800222a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800222c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002230:	4619      	mov	r1, r3
 8002232:	4806      	ldr	r0, [pc, #24]	@ (800224c <HAL_UART_MspInit+0x13c>)
 8002234:	f002 fe7c 	bl	8004f30 <HAL_GPIO_Init>
}
 8002238:	bf00      	nop
 800223a:	3780      	adds	r7, #128	@ 0x80
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	40004400 	.word	0x40004400
 8002244:	40021000 	.word	0x40021000
 8002248:	40004800 	.word	0x40004800
 800224c:	48000800 	.word	0x48000800

08002250 <motor_init>:
#include "motor_control/motor.h"
#define alpha 0.6
#define alpha_50 50
#define ARR 4250

int motor_init(){
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
    int ret = 0;
 8002256:	2300      	movs	r3, #0
 8002258:	607b      	str	r3, [r7, #4]
	ret |= shell_add(&hshell1, "motor", motor_control, "Regler le rapport cyclique du moteur (ex: motor 50)");
 800225a:	4b11      	ldr	r3, [pc, #68]	@ (80022a0 <motor_init+0x50>)
 800225c:	4a11      	ldr	r2, [pc, #68]	@ (80022a4 <motor_init+0x54>)
 800225e:	4912      	ldr	r1, [pc, #72]	@ (80022a8 <motor_init+0x58>)
 8002260:	4812      	ldr	r0, [pc, #72]	@ (80022ac <motor_init+0x5c>)
 8002262:	f000 fb4d 	bl	8002900 <shell_add>
 8002266:	4602      	mov	r2, r0
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	4313      	orrs	r3, r2
 800226c:	607b      	str	r3, [r7, #4]
	ret |= shell_add(&hshell1, "start", motor_start, "Demarrer le moteur a 50%% de rapport cyclique");
 800226e:	4b10      	ldr	r3, [pc, #64]	@ (80022b0 <motor_init+0x60>)
 8002270:	4a10      	ldr	r2, [pc, #64]	@ (80022b4 <motor_init+0x64>)
 8002272:	4911      	ldr	r1, [pc, #68]	@ (80022b8 <motor_init+0x68>)
 8002274:	480d      	ldr	r0, [pc, #52]	@ (80022ac <motor_init+0x5c>)
 8002276:	f000 fb43 	bl	8002900 <shell_add>
 800227a:	4602      	mov	r2, r0
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	4313      	orrs	r3, r2
 8002280:	607b      	str	r3, [r7, #4]
	ret |= shell_add(&hshell1, "stop", motor_stop, "Arreter la generation PWM du moteur");
 8002282:	4b0e      	ldr	r3, [pc, #56]	@ (80022bc <motor_init+0x6c>)
 8002284:	4a0e      	ldr	r2, [pc, #56]	@ (80022c0 <motor_init+0x70>)
 8002286:	490f      	ldr	r1, [pc, #60]	@ (80022c4 <motor_init+0x74>)
 8002288:	4808      	ldr	r0, [pc, #32]	@ (80022ac <motor_init+0x5c>)
 800228a:	f000 fb39 	bl	8002900 <shell_add>
 800228e:	4602      	mov	r2, r0
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	4313      	orrs	r3, r2
 8002294:	607b      	str	r3, [r7, #4]
	return ret;
 8002296:	687b      	ldr	r3, [r7, #4]
}
 8002298:	4618      	mov	r0, r3
 800229a:	3708      	adds	r7, #8
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	0800d048 	.word	0x0800d048
 80022a4:	080022c9 	.word	0x080022c9
 80022a8:	0800d07c 	.word	0x0800d07c
 80022ac:	200004ec 	.word	0x200004ec
 80022b0:	0800d084 	.word	0x0800d084
 80022b4:	0800242d 	.word	0x0800242d
 80022b8:	0800d0b4 	.word	0x0800d0b4
 80022bc:	0800d0bc 	.word	0x0800d0bc
 80022c0:	080024a9 	.word	0x080024a9
 80022c4:	0800d0e0 	.word	0x0800d0e0

080022c8 <motor_control>:

int motor_control(h_shell_t* h_shell, int argc, char** argv)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b08c      	sub	sp, #48	@ 0x30
 80022cc:	af04      	add	r7, sp, #16
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	60b9      	str	r1, [r7, #8]
 80022d2:	607a      	str	r2, [r7, #4]
	int size;

	//Scurit
	if (argc < 2) {
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	2b01      	cmp	r3, #1
 80022d8:	dc15      	bgt.n	8002306 <motor_control+0x3e>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Erreur: Entrez un rapport (0-100)\r\n");
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80022e0:	4a4e      	ldr	r2, [pc, #312]	@ (800241c <motor_control+0x154>)
 80022e2:	2140      	movs	r1, #64	@ 0x40
 80022e4:	4618      	mov	r0, r3
 80022e6:	f008 fd39 	bl	800ad5c <sniprintf>
 80022ea:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80022f2:	68fa      	ldr	r2, [r7, #12]
 80022f4:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80022f8:	6939      	ldr	r1, [r7, #16]
 80022fa:	b289      	uxth	r1, r1
 80022fc:	4610      	mov	r0, r2
 80022fe:	4798      	blx	r3
		return -1;
 8002300:	f04f 33ff 	mov.w	r3, #4294967295
 8002304:	e086      	b.n	8002414 <motor_control+0x14c>
	}
	int alpha_input = atoi(argv[1]);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	3304      	adds	r3, #4
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4618      	mov	r0, r3
 800230e:	f007 ff73 	bl	800a1f8 <atoi>
 8002312:	61f8      	str	r0, [r7, #28]

	//Clamping

	if (alpha_input > 100) {
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	2b64      	cmp	r3, #100	@ 0x64
 8002318:	dd15      	ble.n	8002346 <motor_control+0x7e>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Erreur: Entrez un rapport (0-100)\r\n");
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002320:	4a3e      	ldr	r2, [pc, #248]	@ (800241c <motor_control+0x154>)
 8002322:	2140      	movs	r1, #64	@ 0x40
 8002324:	4618      	mov	r0, r3
 8002326:	f008 fd19 	bl	800ad5c <sniprintf>
 800232a:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002332:	68fa      	ldr	r2, [r7, #12]
 8002334:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002338:	6939      	ldr	r1, [r7, #16]
 800233a:	b289      	uxth	r1, r1
 800233c:	4610      	mov	r0, r2
 800233e:	4798      	blx	r3
		return -1;
 8002340:	f04f 33ff 	mov.w	r3, #4294967295
 8002344:	e066      	b.n	8002414 <motor_control+0x14c>
	}
	if (alpha_input < 0) {
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	2b00      	cmp	r3, #0
 800234a:	da15      	bge.n	8002378 <motor_control+0xb0>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Erreur: Entrez un rapport (0-100)\r\n");
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002352:	4a32      	ldr	r2, [pc, #200]	@ (800241c <motor_control+0x154>)
 8002354:	2140      	movs	r1, #64	@ 0x40
 8002356:	4618      	mov	r0, r3
 8002358:	f008 fd00 	bl	800ad5c <sniprintf>
 800235c:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002364:	68fa      	ldr	r2, [r7, #12]
 8002366:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800236a:	6939      	ldr	r1, [r7, #16]
 800236c:	b289      	uxth	r1, r1
 800236e:	4610      	mov	r0, r2
 8002370:	4798      	blx	r3
		return -1;
 8002372:	f04f 33ff 	mov.w	r3, #4294967295
 8002376:	e04d      	b.n	8002414 <motor_control+0x14c>
	}


	uint32_t pulse_ch1 = (alpha_input * ARR) / 100;
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	f241 029a 	movw	r2, #4250	@ 0x109a
 800237e:	fb02 f303 	mul.w	r3, r2, r3
 8002382:	4a27      	ldr	r2, [pc, #156]	@ (8002420 <motor_control+0x158>)
 8002384:	fb82 1203 	smull	r1, r2, r2, r3
 8002388:	1152      	asrs	r2, r2, #5
 800238a:	17db      	asrs	r3, r3, #31
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	61bb      	str	r3, [r7, #24]
	uint32_t pulse_ch2 = ((100 - alpha_input) * ARR) / 100;
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 8002396:	f241 029a 	movw	r2, #4250	@ 0x109a
 800239a:	fb02 f303 	mul.w	r3, r2, r3
 800239e:	4a20      	ldr	r2, [pc, #128]	@ (8002420 <motor_control+0x158>)
 80023a0:	fb82 1203 	smull	r1, r2, r2, r3
 80023a4:	1152      	asrs	r2, r2, #5
 80023a6:	17db      	asrs	r3, r3, #31
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	617b      	str	r3, [r7, #20]

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80023ac:	2100      	movs	r1, #0
 80023ae:	481d      	ldr	r0, [pc, #116]	@ (8002424 <motor_control+0x15c>)
 80023b0:	f004 f9c2 	bl	8006738 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80023b4:	2100      	movs	r1, #0
 80023b6:	481b      	ldr	r0, [pc, #108]	@ (8002424 <motor_control+0x15c>)
 80023b8:	f005 fb1e 	bl	80079f8 <HAL_TIMEx_PWMN_Start>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80023bc:	2104      	movs	r1, #4
 80023be:	4819      	ldr	r0, [pc, #100]	@ (8002424 <motor_control+0x15c>)
 80023c0:	f004 f9ba 	bl	8006738 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 80023c4:	2104      	movs	r1, #4
 80023c6:	4817      	ldr	r0, [pc, #92]	@ (8002424 <motor_control+0x15c>)
 80023c8:	f005 fb16 	bl	80079f8 <HAL_TIMEx_PWMN_Start>


	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pulse_ch1);
 80023cc:	4b15      	ldr	r3, [pc, #84]	@ (8002424 <motor_control+0x15c>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	69ba      	ldr	r2, [r7, #24]
 80023d2:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pulse_ch2);
 80023d4:	4b13      	ldr	r3, [pc, #76]	@ (8002424 <motor_control+0x15c>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	697a      	ldr	r2, [r7, #20]
 80023da:	639a      	str	r2, [r3, #56]	@ 0x38

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE,
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 80023e8:	697a      	ldr	r2, [r7, #20]
 80023ea:	9202      	str	r2, [sp, #8]
 80023ec:	9301      	str	r3, [sp, #4]
 80023ee:	69bb      	ldr	r3, [r7, #24]
 80023f0:	9300      	str	r3, [sp, #0]
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	4a0c      	ldr	r2, [pc, #48]	@ (8002428 <motor_control+0x160>)
 80023f6:	2140      	movs	r1, #64	@ 0x40
 80023f8:	f008 fcb0 	bl	800ad5c <sniprintf>
 80023fc:	6138      	str	r0, [r7, #16]
			"PWM Set: CH1=%d%% (%lu), CH2=%d%% (%lu)\r\n",
			alpha_input, pulse_ch1, (100-alpha_input), pulse_ch2);
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002404:	68fa      	ldr	r2, [r7, #12]
 8002406:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800240a:	6939      	ldr	r1, [r7, #16]
 800240c:	b289      	uxth	r1, r1
 800240e:	4610      	mov	r0, r2
 8002410:	4798      	blx	r3

	return 0;
 8002412:	2300      	movs	r3, #0
}
 8002414:	4618      	mov	r0, r3
 8002416:	3720      	adds	r7, #32
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	0800d0e8 	.word	0x0800d0e8
 8002420:	51eb851f 	.word	0x51eb851f
 8002424:	2000032c 	.word	0x2000032c
 8002428:	0800d10c 	.word	0x0800d10c

0800242c <motor_start>:

int motor_start(h_shell_t* h_shell, int argc, char** argv)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b086      	sub	sp, #24
 8002430:	af00      	add	r7, sp, #0
 8002432:	60f8      	str	r0, [r7, #12]
 8002434:	60b9      	str	r1, [r7, #8]
 8002436:	607a      	str	r2, [r7, #4]
	int size;
    int pulse_50_percent = (alpha_50 * ARR) / 100;
 8002438:	f640 034d 	movw	r3, #2125	@ 0x84d
 800243c:	617b      	str	r3, [r7, #20]

    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800243e:	2100      	movs	r1, #0
 8002440:	4817      	ldr	r0, [pc, #92]	@ (80024a0 <motor_start+0x74>)
 8002442:	f004 f979 	bl	8006738 <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8002446:	2100      	movs	r1, #0
 8002448:	4815      	ldr	r0, [pc, #84]	@ (80024a0 <motor_start+0x74>)
 800244a:	f005 fad5 	bl	80079f8 <HAL_TIMEx_PWMN_Start>

    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800244e:	2104      	movs	r1, #4
 8002450:	4813      	ldr	r0, [pc, #76]	@ (80024a0 <motor_start+0x74>)
 8002452:	f004 f971 	bl	8006738 <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8002456:	2104      	movs	r1, #4
 8002458:	4811      	ldr	r0, [pc, #68]	@ (80024a0 <motor_start+0x74>)
 800245a:	f005 facd 	bl	80079f8 <HAL_TIMEx_PWMN_Start>

    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pulse_50_percent);
 800245e:	4b10      	ldr	r3, [pc, #64]	@ (80024a0 <motor_start+0x74>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	697a      	ldr	r2, [r7, #20]
 8002464:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pulse_50_percent);
 8002466:	4b0e      	ldr	r3, [pc, #56]	@ (80024a0 <motor_start+0x74>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	697a      	ldr	r2, [r7, #20]
 800246c:	639a      	str	r2, [r3, #56]	@ 0x38

    size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Moteur dmarr : PWM CH1/CH2 initialis  50%%.\r\n");
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002474:	4a0b      	ldr	r2, [pc, #44]	@ (80024a4 <motor_start+0x78>)
 8002476:	2140      	movs	r1, #64	@ 0x40
 8002478:	4618      	mov	r0, r3
 800247a:	f008 fc6f 	bl	800ad5c <sniprintf>
 800247e:	6138      	str	r0, [r7, #16]
    h_shell->drv.transmit(h_shell->print_buffer, size);
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002486:	68fa      	ldr	r2, [r7, #12]
 8002488:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800248c:	6939      	ldr	r1, [r7, #16]
 800248e:	b289      	uxth	r1, r1
 8002490:	4610      	mov	r0, r2
 8002492:	4798      	blx	r3
    return 0;
 8002494:	2300      	movs	r3, #0
}
 8002496:	4618      	mov	r0, r3
 8002498:	3718      	adds	r7, #24
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	2000032c 	.word	0x2000032c
 80024a4:	0800d138 	.word	0x0800d138

080024a8 <motor_stop>:


int motor_stop(h_shell_t* h_shell, int argc, char** argv)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b086      	sub	sp, #24
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	60f8      	str	r0, [r7, #12]
 80024b0:	60b9      	str	r1, [r7, #8]
 80024b2:	607a      	str	r2, [r7, #4]
	int size;
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80024b4:	4b17      	ldr	r3, [pc, #92]	@ (8002514 <motor_stop+0x6c>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	2200      	movs	r2, #0
 80024ba:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 80024bc:	4b15      	ldr	r3, [pc, #84]	@ (8002514 <motor_stop+0x6c>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	2200      	movs	r2, #0
 80024c2:	639a      	str	r2, [r3, #56]	@ 0x38

    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80024c4:	2100      	movs	r1, #0
 80024c6:	4813      	ldr	r0, [pc, #76]	@ (8002514 <motor_stop+0x6c>)
 80024c8:	f004 fa48 	bl	800695c <HAL_TIM_PWM_Stop>
    HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 80024cc:	2100      	movs	r1, #0
 80024ce:	4811      	ldr	r0, [pc, #68]	@ (8002514 <motor_stop+0x6c>)
 80024d0:	f005 fb54 	bl	8007b7c <HAL_TIMEx_PWMN_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 80024d4:	2104      	movs	r1, #4
 80024d6:	480f      	ldr	r0, [pc, #60]	@ (8002514 <motor_stop+0x6c>)
 80024d8:	f004 fa40 	bl	800695c <HAL_TIM_PWM_Stop>
    HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 80024dc:	2104      	movs	r1, #4
 80024de:	480d      	ldr	r0, [pc, #52]	@ (8002514 <motor_stop+0x6c>)
 80024e0:	f005 fb4c 	bl	8007b7c <HAL_TIMEx_PWMN_Stop>

    size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Moteur arrt : PWM CH1/CH2 stopp.\r\n");
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80024ea:	4a0b      	ldr	r2, [pc, #44]	@ (8002518 <motor_stop+0x70>)
 80024ec:	2140      	movs	r1, #64	@ 0x40
 80024ee:	4618      	mov	r0, r3
 80024f0:	f008 fc34 	bl	800ad5c <sniprintf>
 80024f4:	6178      	str	r0, [r7, #20]
    h_shell->drv.transmit(h_shell->print_buffer, size);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80024fc:	68fa      	ldr	r2, [r7, #12]
 80024fe:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002502:	6979      	ldr	r1, [r7, #20]
 8002504:	b289      	uxth	r1, r1
 8002506:	4610      	mov	r0, r2
 8002508:	4798      	blx	r3
    return 0;
 800250a:	2300      	movs	r3, #0
}
 800250c:	4618      	mov	r0, r3
 800250e:	3718      	adds	r7, #24
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	2000032c 	.word	0x2000032c
 8002518:	0800d170 	.word	0x0800d170

0800251c <led_init>:
 *      Author: nicolas
 */

#include "user_interface/led.h"

int led_init(){
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
	return shell_add(&hshell1, "led", led_control, "Control LED");
 8002520:	4b04      	ldr	r3, [pc, #16]	@ (8002534 <led_init+0x18>)
 8002522:	4a05      	ldr	r2, [pc, #20]	@ (8002538 <led_init+0x1c>)
 8002524:	4905      	ldr	r1, [pc, #20]	@ (800253c <led_init+0x20>)
 8002526:	4806      	ldr	r0, [pc, #24]	@ (8002540 <led_init+0x24>)
 8002528:	f000 f9ea 	bl	8002900 <shell_add>
 800252c:	4603      	mov	r3, r0
}
 800252e:	4618      	mov	r0, r3
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	0800d19c 	.word	0x0800d19c
 8002538:	08002545 	.word	0x08002545
 800253c:	0800d1a8 	.word	0x0800d1a8
 8002540:	200004ec 	.word	0x200004ec

08002544 <led_control>:

int led_control(h_shell_t* h_shell, int argc, char** argv)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b086      	sub	sp, #24
 8002548:	af00      	add	r7, sp, #0
 800254a:	60f8      	str	r0, [r7, #12]
 800254c:	60b9      	str	r1, [r7, #8]
 800254e:	607a      	str	r2, [r7, #4]
	int size;

	if(argc!=2){
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	2b02      	cmp	r3, #2
 8002554:	d014      	beq.n	8002580 <led_control+0x3c>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800255c:	4a4b      	ldr	r2, [pc, #300]	@ (800268c <led_control+0x148>)
 800255e:	2140      	movs	r1, #64	@ 0x40
 8002560:	4618      	mov	r0, r3
 8002562:	f008 fbfb 	bl	800ad5c <sniprintf>
 8002566:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800256e:	68fa      	ldr	r2, [r7, #12]
 8002570:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002574:	6979      	ldr	r1, [r7, #20]
 8002576:	b289      	uxth	r1, r1
 8002578:	4610      	mov	r0, r2
 800257a:	4798      	blx	r3
		return HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	e081      	b.n	8002684 <led_control+0x140>
	}
	if(strcmp(argv[1],"on")==0){
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	3304      	adds	r3, #4
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4942      	ldr	r1, [pc, #264]	@ (8002690 <led_control+0x14c>)
 8002588:	4618      	mov	r0, r3
 800258a:	f7fd fe49 	bl	8000220 <strcmp>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d11a      	bne.n	80025ca <led_control+0x86>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, SET);
 8002594:	2201      	movs	r2, #1
 8002596:	2120      	movs	r1, #32
 8002598:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800259c:	f002 fe4a 	bl	8005234 <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED ON\r\n");
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80025a6:	4a3b      	ldr	r2, [pc, #236]	@ (8002694 <led_control+0x150>)
 80025a8:	2140      	movs	r1, #64	@ 0x40
 80025aa:	4618      	mov	r0, r3
 80025ac:	f008 fbd6 	bl	800ad5c <sniprintf>
 80025b0:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80025b8:	68fa      	ldr	r2, [r7, #12]
 80025ba:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80025be:	6979      	ldr	r1, [r7, #20]
 80025c0:	b289      	uxth	r1, r1
 80025c2:	4610      	mov	r0, r2
 80025c4:	4798      	blx	r3
		return HAL_OK;
 80025c6:	2300      	movs	r3, #0
 80025c8:	e05c      	b.n	8002684 <led_control+0x140>
	}
	else if(strcmp(argv[1],"off")==0){
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	3304      	adds	r3, #4
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4931      	ldr	r1, [pc, #196]	@ (8002698 <led_control+0x154>)
 80025d2:	4618      	mov	r0, r3
 80025d4:	f7fd fe24 	bl	8000220 <strcmp>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d11a      	bne.n	8002614 <led_control+0xd0>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, RESET);
 80025de:	2200      	movs	r2, #0
 80025e0:	2120      	movs	r1, #32
 80025e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025e6:	f002 fe25 	bl	8005234 <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED OFF\r\n");
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80025f0:	4a2a      	ldr	r2, [pc, #168]	@ (800269c <led_control+0x158>)
 80025f2:	2140      	movs	r1, #64	@ 0x40
 80025f4:	4618      	mov	r0, r3
 80025f6:	f008 fbb1 	bl	800ad5c <sniprintf>
 80025fa:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002602:	68fa      	ldr	r2, [r7, #12]
 8002604:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002608:	6979      	ldr	r1, [r7, #20]
 800260a:	b289      	uxth	r1, r1
 800260c:	4610      	mov	r0, r2
 800260e:	4798      	blx	r3
		return HAL_OK;
 8002610:	2300      	movs	r3, #0
 8002612:	e037      	b.n	8002684 <led_control+0x140>
	}
	else if(strcmp(argv[1],"toggle")==0){
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	3304      	adds	r3, #4
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4921      	ldr	r1, [pc, #132]	@ (80026a0 <led_control+0x15c>)
 800261c:	4618      	mov	r0, r3
 800261e:	f7fd fdff 	bl	8000220 <strcmp>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d119      	bne.n	800265c <led_control+0x118>
		HAL_GPIO_TogglePin(USR_LED_GPIO_Port, USR_LED_Pin);
 8002628:	2120      	movs	r1, #32
 800262a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800262e:	f002 fe19 	bl	8005264 <HAL_GPIO_TogglePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED TOGGLE\r\n");
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002638:	4a1a      	ldr	r2, [pc, #104]	@ (80026a4 <led_control+0x160>)
 800263a:	2140      	movs	r1, #64	@ 0x40
 800263c:	4618      	mov	r0, r3
 800263e:	f008 fb8d 	bl	800ad5c <sniprintf>
 8002642:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800264a:	68fa      	ldr	r2, [r7, #12]
 800264c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002650:	6979      	ldr	r1, [r7, #20]
 8002652:	b289      	uxth	r1, r1
 8002654:	4610      	mov	r0, r2
 8002656:	4798      	blx	r3
		return HAL_OK;
 8002658:	2300      	movs	r3, #0
 800265a:	e013      	b.n	8002684 <led_control+0x140>
	}

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002662:	4a0a      	ldr	r2, [pc, #40]	@ (800268c <led_control+0x148>)
 8002664:	2140      	movs	r1, #64	@ 0x40
 8002666:	4618      	mov	r0, r3
 8002668:	f008 fb78 	bl	800ad5c <sniprintf>
 800266c:	6178      	str	r0, [r7, #20]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002674:	68fa      	ldr	r2, [r7, #12]
 8002676:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800267a:	6979      	ldr	r1, [r7, #20]
 800267c:	b289      	uxth	r1, r1
 800267e:	4610      	mov	r0, r2
 8002680:	4798      	blx	r3
	return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
}
 8002684:	4618      	mov	r0, r3
 8002686:	3718      	adds	r7, #24
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	0800d1ac 	.word	0x0800d1ac
 8002690:	0800d1d4 	.word	0x0800d1d4
 8002694:	0800d1d8 	.word	0x0800d1d8
 8002698:	0800d1e4 	.word	0x0800d1e4
 800269c:	0800d1e8 	.word	0x0800d1e8
 80026a0:	0800d1f4 	.word	0x0800d1f4
 80026a4:	0800d1fc 	.word	0x0800d1fc

080026a8 <is_character_valid>:
 *
 * @param c The character to check.
 * @return 1 if the character is valid, 0 otherwise.
 */
static int is_character_valid(char c)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	4603      	mov	r3, r0
 80026b0:	71fb      	strb	r3, [r7, #7]
	return (c >= 'a' && c <= 'z') || (c >= 'A' && c <= 'Z') || (c >= '0' && c <= '9') || (c == ' ') || (c == '=');
 80026b2:	79fb      	ldrb	r3, [r7, #7]
 80026b4:	2b60      	cmp	r3, #96	@ 0x60
 80026b6:	d902      	bls.n	80026be <is_character_valid+0x16>
 80026b8:	79fb      	ldrb	r3, [r7, #7]
 80026ba:	2b7a      	cmp	r3, #122	@ 0x7a
 80026bc:	d911      	bls.n	80026e2 <is_character_valid+0x3a>
 80026be:	79fb      	ldrb	r3, [r7, #7]
 80026c0:	2b40      	cmp	r3, #64	@ 0x40
 80026c2:	d902      	bls.n	80026ca <is_character_valid+0x22>
 80026c4:	79fb      	ldrb	r3, [r7, #7]
 80026c6:	2b5a      	cmp	r3, #90	@ 0x5a
 80026c8:	d90b      	bls.n	80026e2 <is_character_valid+0x3a>
 80026ca:	79fb      	ldrb	r3, [r7, #7]
 80026cc:	2b2f      	cmp	r3, #47	@ 0x2f
 80026ce:	d902      	bls.n	80026d6 <is_character_valid+0x2e>
 80026d0:	79fb      	ldrb	r3, [r7, #7]
 80026d2:	2b39      	cmp	r3, #57	@ 0x39
 80026d4:	d905      	bls.n	80026e2 <is_character_valid+0x3a>
 80026d6:	79fb      	ldrb	r3, [r7, #7]
 80026d8:	2b20      	cmp	r3, #32
 80026da:	d002      	beq.n	80026e2 <is_character_valid+0x3a>
 80026dc:	79fb      	ldrb	r3, [r7, #7]
 80026de:	2b3d      	cmp	r3, #61	@ 0x3d
 80026e0:	d101      	bne.n	80026e6 <is_character_valid+0x3e>
 80026e2:	2301      	movs	r3, #1
 80026e4:	e000      	b.n	80026e8 <is_character_valid+0x40>
 80026e6:	2300      	movs	r3, #0
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	370c      	adds	r7, #12
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr

080026f4 <is_string_valid>:

static int is_string_valid(char* str)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
	int reading_head = 0;
 80026fc:	2300      	movs	r3, #0
 80026fe:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 8002700:	e018      	b.n	8002734 <is_string_valid+0x40>
		//		char c = str[reading_head];
		if(!is_character_valid(str[reading_head])){
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	687a      	ldr	r2, [r7, #4]
 8002706:	4413      	add	r3, r2
 8002708:	781b      	ldrb	r3, [r3, #0]
 800270a:	4618      	mov	r0, r3
 800270c:	f7ff ffcc 	bl	80026a8 <is_character_valid>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d10b      	bne.n	800272e <is_string_valid+0x3a>
			if(reading_head == 0){
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d101      	bne.n	8002720 <is_string_valid+0x2c>
				return 0;
 800271c:	2300      	movs	r3, #0
 800271e:	e010      	b.n	8002742 <is_string_valid+0x4e>
			}
			else{
				str[reading_head] = '\0';
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	4413      	add	r3, r2
 8002726:	2200      	movs	r2, #0
 8002728:	701a      	strb	r2, [r3, #0]
				return 1;
 800272a:	2301      	movs	r3, #1
 800272c:	e009      	b.n	8002742 <is_string_valid+0x4e>
			}
		}
		reading_head++;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	3301      	adds	r3, #1
 8002732:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	4413      	add	r3, r2
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d1e0      	bne.n	8002702 <is_string_valid+0xe>
	}
	return 1;
 8002740:	2301      	movs	r3, #1
}
 8002742:	4618      	mov	r0, r3
 8002744:	3710      	adds	r7, #16
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
	...

0800274c <sh_help>:
 * @param argc The number of command arguments.
 * @param argv The array of command arguments.
 * @return 0 on success.
 */
static int sh_help(h_shell_t* h_shell, int argc, char** argv)
{
 800274c:	b590      	push	{r4, r7, lr}
 800274e:	b089      	sub	sp, #36	@ 0x24
 8002750:	af02      	add	r7, sp, #8
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	60b9      	str	r1, [r7, #8]
 8002756:	607a      	str	r2, [r7, #4]
	int i, size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Code \t | Description \r\n");
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800275e:	4a2c      	ldr	r2, [pc, #176]	@ (8002810 <sh_help+0xc4>)
 8002760:	2140      	movs	r1, #64	@ 0x40
 8002762:	4618      	mov	r0, r3
 8002764:	f008 fafa 	bl	800ad5c <sniprintf>
 8002768:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002770:	68fa      	ldr	r2, [r7, #12]
 8002772:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002776:	6939      	ldr	r1, [r7, #16]
 8002778:	b289      	uxth	r1, r1
 800277a:	4610      	mov	r0, r2
 800277c:	4798      	blx	r3
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "----------------------\r\n");
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002784:	4a23      	ldr	r2, [pc, #140]	@ (8002814 <sh_help+0xc8>)
 8002786:	2140      	movs	r1, #64	@ 0x40
 8002788:	4618      	mov	r0, r3
 800278a:	f008 fae7 	bl	800ad5c <sniprintf>
 800278e:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002796:	68fa      	ldr	r2, [r7, #12]
 8002798:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800279c:	6939      	ldr	r1, [r7, #16]
 800279e:	b289      	uxth	r1, r1
 80027a0:	4610      	mov	r0, r2
 80027a2:	4798      	blx	r3

	for (i = 0; i < h_shell->func_list_size; i++){
 80027a4:	2300      	movs	r3, #0
 80027a6:	617b      	str	r3, [r7, #20]
 80027a8:	e028      	b.n	80027fc <sh_help+0xb0>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s \t | %s\r\n", h_shell->func_list[i].string_func_code, h_shell->func_list[i].description);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80027b0:	68f9      	ldr	r1, [r7, #12]
 80027b2:	697a      	ldr	r2, [r7, #20]
 80027b4:	4613      	mov	r3, r2
 80027b6:	005b      	lsls	r3, r3, #1
 80027b8:	4413      	add	r3, r2
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	440b      	add	r3, r1
 80027be:	3304      	adds	r3, #4
 80027c0:	681c      	ldr	r4, [r3, #0]
 80027c2:	68f9      	ldr	r1, [r7, #12]
 80027c4:	697a      	ldr	r2, [r7, #20]
 80027c6:	4613      	mov	r3, r2
 80027c8:	005b      	lsls	r3, r3, #1
 80027ca:	4413      	add	r3, r2
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	440b      	add	r3, r1
 80027d0:	330c      	adds	r3, #12
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	9300      	str	r3, [sp, #0]
 80027d6:	4623      	mov	r3, r4
 80027d8:	4a0f      	ldr	r2, [pc, #60]	@ (8002818 <sh_help+0xcc>)
 80027da:	2140      	movs	r1, #64	@ 0x40
 80027dc:	f008 fabe 	bl	800ad5c <sniprintf>
 80027e0:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80027e8:	68fa      	ldr	r2, [r7, #12]
 80027ea:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80027ee:	6939      	ldr	r1, [r7, #16]
 80027f0:	b289      	uxth	r1, r1
 80027f2:	4610      	mov	r0, r2
 80027f4:	4798      	blx	r3
	for (i = 0; i < h_shell->func_list_size; i++){
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	3301      	adds	r3, #1
 80027fa:	617b      	str	r3, [r7, #20]
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	697a      	ldr	r2, [r7, #20]
 8002802:	429a      	cmp	r2, r3
 8002804:	dbd1      	blt.n	80027aa <sh_help+0x5e>
	}
	return 0;
 8002806:	2300      	movs	r3, #0
}
 8002808:	4618      	mov	r0, r3
 800280a:	371c      	adds	r7, #28
 800280c:	46bd      	mov	sp, r7
 800280e:	bd90      	pop	{r4, r7, pc}
 8002810:	0800d20c 	.word	0x0800d20c
 8002814:	0800d224 	.word	0x0800d224
 8002818:	0800d240 	.word	0x0800d240

0800281c <sh_test_list>:

static int sh_test_list(h_shell_t* h_shell, int argc, char** argv)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b088      	sub	sp, #32
 8002820:	af02      	add	r7, sp, #8
 8002822:	60f8      	str	r0, [r7, #12]
 8002824:	60b9      	str	r1, [r7, #8]
 8002826:	607a      	str	r2, [r7, #4]
	int size;
	for(int arg=0; arg<argc; arg++){
 8002828:	2300      	movs	r3, #0
 800282a:	617b      	str	r3, [r7, #20]
 800282c:	e01b      	b.n	8002866 <sh_test_list+0x4a>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Arg %d \t %s\r\n", arg, argv[arg]);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	4413      	add	r3, r2
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	9300      	str	r3, [sp, #0]
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	4a0d      	ldr	r2, [pc, #52]	@ (8002878 <sh_test_list+0x5c>)
 8002844:	2140      	movs	r1, #64	@ 0x40
 8002846:	f008 fa89 	bl	800ad5c <sniprintf>
 800284a:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002852:	68fa      	ldr	r2, [r7, #12]
 8002854:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002858:	6939      	ldr	r1, [r7, #16]
 800285a:	b289      	uxth	r1, r1
 800285c:	4610      	mov	r0, r2
 800285e:	4798      	blx	r3
	for(int arg=0; arg<argc; arg++){
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	3301      	adds	r3, #1
 8002864:	617b      	str	r3, [r7, #20]
 8002866:	697a      	ldr	r2, [r7, #20]
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	429a      	cmp	r2, r3
 800286c:	dbdf      	blt.n	800282e <sh_test_list+0x12>
	}
	return 0;
 800286e:	2300      	movs	r3, #0
}
 8002870:	4618      	mov	r0, r3
 8002872:	3718      	adds	r7, #24
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}
 8002878:	0800d24c 	.word	0x0800d24c

0800287c <shell_init>:
 * This function initializes the shell instance by setting up the internal data structures and registering the help command.
 *
 * @param h_shell The pointer to the shell instance.
 */
void shell_init(h_shell_t* h_shell)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b084      	sub	sp, #16
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
	int size = 0;
 8002884:	2300      	movs	r3, #0
 8002886:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2200      	movs	r2, #0
 800288c:	601a      	str	r2, [r3, #0]

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n=> Monsieur Shell v0.2.2 without FreeRTOS <=\r\n");
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002894:	4a12      	ldr	r2, [pc, #72]	@ (80028e0 <shell_init+0x64>)
 8002896:	2140      	movs	r1, #64	@ 0x40
 8002898:	4618      	mov	r0, r3
 800289a:	f008 fa5f 	bl	800ad5c <sniprintf>
 800289e:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80028ac:	68f9      	ldr	r1, [r7, #12]
 80028ae:	b289      	uxth	r1, r1
 80028b0:	4610      	mov	r0, r2
 80028b2:	4798      	blx	r3
	h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80028ba:	210d      	movs	r1, #13
 80028bc:	4809      	ldr	r0, [pc, #36]	@ (80028e4 <shell_init+0x68>)
 80028be:	4798      	blx	r3

	shell_add(h_shell, "help", sh_help, "Help");
 80028c0:	4b09      	ldr	r3, [pc, #36]	@ (80028e8 <shell_init+0x6c>)
 80028c2:	4a0a      	ldr	r2, [pc, #40]	@ (80028ec <shell_init+0x70>)
 80028c4:	490a      	ldr	r1, [pc, #40]	@ (80028f0 <shell_init+0x74>)
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	f000 f81a 	bl	8002900 <shell_add>
	shell_add(h_shell, "test", sh_test_list, "Test list");
 80028cc:	4b09      	ldr	r3, [pc, #36]	@ (80028f4 <shell_init+0x78>)
 80028ce:	4a0a      	ldr	r2, [pc, #40]	@ (80028f8 <shell_init+0x7c>)
 80028d0:	490a      	ldr	r1, [pc, #40]	@ (80028fc <shell_init+0x80>)
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f000 f814 	bl	8002900 <shell_add>
}
 80028d8:	bf00      	nop
 80028da:	3710      	adds	r7, #16
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	0800d25c 	.word	0x0800d25c
 80028e4:	0800d290 	.word	0x0800d290
 80028e8:	0800d2a0 	.word	0x0800d2a0
 80028ec:	0800274d 	.word	0x0800274d
 80028f0:	0800d2a8 	.word	0x0800d2a8
 80028f4:	0800d2b0 	.word	0x0800d2b0
 80028f8:	0800281d 	.word	0x0800281d
 80028fc:	0800d2bc 	.word	0x0800d2bc

08002900 <shell_add>:
 * @param pfunc Pointer to the function implementing the command.
 * @param description The description of the command.
 * @return 0 on success, or a negative error code on failure.
 */
int shell_add(h_shell_t* h_shell, char* string_func_code, shell_func_pointer_t pfunc, char* description)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	60f8      	str	r0, [r7, #12]
 8002908:	60b9      	str	r1, [r7, #8]
 800290a:	607a      	str	r2, [r7, #4]
 800290c:	603b      	str	r3, [r7, #0]
	if(is_string_valid(string_func_code))
 800290e:	68b8      	ldr	r0, [r7, #8]
 8002910:	f7ff fef0 	bl	80026f4 <is_string_valid>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d02b      	beq.n	8002972 <shell_add+0x72>
	{
		if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE)
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002920:	dc27      	bgt.n	8002972 <shell_add+0x72>
		{
			h_shell->func_list[h_shell->func_list_size].string_func_code = string_func_code;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	68f9      	ldr	r1, [r7, #12]
 8002928:	4613      	mov	r3, r2
 800292a:	005b      	lsls	r3, r3, #1
 800292c:	4413      	add	r3, r2
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	440b      	add	r3, r1
 8002932:	3304      	adds	r3, #4
 8002934:	68ba      	ldr	r2, [r7, #8]
 8002936:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].func = pfunc;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	68f9      	ldr	r1, [r7, #12]
 800293e:	4613      	mov	r3, r2
 8002940:	005b      	lsls	r3, r3, #1
 8002942:	4413      	add	r3, r2
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	440b      	add	r3, r1
 8002948:	3308      	adds	r3, #8
 800294a:	687a      	ldr	r2, [r7, #4]
 800294c:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].description = description;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	68f9      	ldr	r1, [r7, #12]
 8002954:	4613      	mov	r3, r2
 8002956:	005b      	lsls	r3, r3, #1
 8002958:	4413      	add	r3, r2
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	440b      	add	r3, r1
 800295e:	330c      	adds	r3, #12
 8002960:	683a      	ldr	r2, [r7, #0]
 8002962:	601a      	str	r2, [r3, #0]
			h_shell->func_list_size++;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	1c5a      	adds	r2, r3, #1
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	601a      	str	r2, [r3, #0]
			return 0;
 800296e:	2300      	movs	r3, #0
 8002970:	e001      	b.n	8002976 <shell_add+0x76>
		}
	}
	return -1;
 8002972:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002976:	4618      	mov	r0, r3
 8002978:	3710      	adds	r7, #16
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
	...

08002980 <shell_exec>:
 * @param h_shell The pointer to the shell instance.
 * @param buf The input buffer containing the command.
 * @return 0 on success, or a negative error code on failure.
 */
static int shell_exec(h_shell_t* h_shell, char* buf)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b08e      	sub	sp, #56	@ 0x38
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	6039      	str	r1, [r7, #0]
	int i, argc;
	char* argv[SHELL_ARGC_MAX];
	char* p;

	// Create argc, argv**
	argc = 1;
 800298a:	2301      	movs	r3, #1
 800298c:	633b      	str	r3, [r7, #48]	@ 0x30
	argv[0] = buf;
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	60bb      	str	r3, [r7, #8]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002996:	e013      	b.n	80029c0 <shell_exec+0x40>
	{
		if (*p == ' ')
 8002998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	2b20      	cmp	r3, #32
 800299e:	d10c      	bne.n	80029ba <shell_exec+0x3a>
		{
			*p = '\0';
 80029a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029a2:	2200      	movs	r2, #0
 80029a4:	701a      	strb	r2, [r3, #0]
			argv[argc++] = p + 1;
 80029a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029a8:	1c5a      	adds	r2, r3, #1
 80029aa:	633a      	str	r2, [r7, #48]	@ 0x30
 80029ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80029ae:	3201      	adds	r2, #1
 80029b0:	009b      	lsls	r3, r3, #2
 80029b2:	3338      	adds	r3, #56	@ 0x38
 80029b4:	443b      	add	r3, r7
 80029b6:	f843 2c30 	str.w	r2, [r3, #-48]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 80029ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029bc:	3301      	adds	r3, #1
 80029be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80029c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d002      	beq.n	80029ce <shell_exec+0x4e>
 80029c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029ca:	2b07      	cmp	r3, #7
 80029cc:	dde4      	ble.n	8002998 <shell_exec+0x18>
		}
	}

	for (i = 0; i < h_shell->func_list_size; i++)
 80029ce:	2300      	movs	r3, #0
 80029d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80029d2:	e023      	b.n	8002a1c <shell_exec+0x9c>
	{
		if(strcmp(h_shell->func_list[i].string_func_code, argv[0])==0)
 80029d4:	6879      	ldr	r1, [r7, #4]
 80029d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80029d8:	4613      	mov	r3, r2
 80029da:	005b      	lsls	r3, r3, #1
 80029dc:	4413      	add	r3, r2
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	440b      	add	r3, r1
 80029e2:	3304      	adds	r3, #4
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	68ba      	ldr	r2, [r7, #8]
 80029e8:	4611      	mov	r1, r2
 80029ea:	4618      	mov	r0, r3
 80029ec:	f7fd fc18 	bl	8000220 <strcmp>
 80029f0:	4603      	mov	r3, r0
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d10f      	bne.n	8002a16 <shell_exec+0x96>
		{

			return h_shell->func_list[i].func(h_shell, argc, argv);
 80029f6:	6879      	ldr	r1, [r7, #4]
 80029f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80029fa:	4613      	mov	r3, r2
 80029fc:	005b      	lsls	r3, r3, #1
 80029fe:	4413      	add	r3, r2
 8002a00:	009b      	lsls	r3, r3, #2
 8002a02:	440b      	add	r3, r1
 8002a04:	3308      	adds	r3, #8
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f107 0208 	add.w	r2, r7, #8
 8002a0c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	4798      	blx	r3
 8002a12:	4603      	mov	r3, r0
 8002a14:	e01c      	b.n	8002a50 <shell_exec+0xd0>
	for (i = 0; i < h_shell->func_list_size; i++)
 8002a16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a18:	3301      	adds	r3, #1
 8002a1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002a22:	429a      	cmp	r2, r3
 8002a24:	dbd6      	blt.n	80029d4 <shell_exec+0x54>
		}
	}

	int size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s : no such command\r\n", argv[0]);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	4a0a      	ldr	r2, [pc, #40]	@ (8002a58 <shell_exec+0xd8>)
 8002a30:	2140      	movs	r1, #64	@ 0x40
 8002a32:	f008 f993 	bl	800ad5c <sniprintf>
 8002a36:	62b8      	str	r0, [r7, #40]	@ 0x28
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002a44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a46:	b289      	uxth	r1, r1
 8002a48:	4610      	mov	r0, r2
 8002a4a:	4798      	blx	r3
	return -1;
 8002a4c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3738      	adds	r7, #56	@ 0x38
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	0800d2c4 	.word	0x0800d2c4

08002a5c <shell_run>:
 *
 * @param h_shell The pointer to the shell instance.
 * @return Never returns, it's an infinite loop.
 */
int shell_run(h_shell_t* h_shell)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
	static int cmd_buffer_index;
	char c;
	int size;

	h_shell->drv.receive(&c, 1);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8002a6a:	f107 020b 	add.w	r2, r7, #11
 8002a6e:	2101      	movs	r1, #1
 8002a70:	4610      	mov	r0, r2
 8002a72:	4798      	blx	r3

	switch(c)
 8002a74:	7afb      	ldrb	r3, [r7, #11]
 8002a76:	2b08      	cmp	r3, #8
 8002a78:	d02f      	beq.n	8002ada <shell_run+0x7e>
 8002a7a:	2b0d      	cmp	r3, #13
 8002a7c:	d144      	bne.n	8002b08 <shell_run+0xac>
	{
	case '\r': // Process RETURN key
		//case '\n':
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n");
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002a84:	4a33      	ldr	r2, [pc, #204]	@ (8002b54 <shell_run+0xf8>)
 8002a86:	2140      	movs	r1, #64	@ 0x40
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f008 f967 	bl	800ad5c <sniprintf>
 8002a8e:	60f8      	str	r0, [r7, #12]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002a9c:	68f9      	ldr	r1, [r7, #12]
 8002a9e:	b289      	uxth	r1, r1
 8002aa0:	4610      	mov	r0, r2
 8002aa2:	4798      	blx	r3
		h_shell->cmd_buffer[cmd_buffer_index++] = 0; // Add '\0' char at the end of the string
 8002aa4:	4b2c      	ldr	r3, [pc, #176]	@ (8002b58 <shell_run+0xfc>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	1c5a      	adds	r2, r3, #1
 8002aaa:	492b      	ldr	r1, [pc, #172]	@ (8002b58 <shell_run+0xfc>)
 8002aac:	600a      	str	r2, [r1, #0]
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	4413      	add	r3, r2
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
		//		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
		//		h_shell->drv.transmit(h_shell->print_buffer, size);
		cmd_buffer_index = 0; // Reset buffer
 8002ab8:	4b27      	ldr	r3, [pc, #156]	@ (8002b58 <shell_run+0xfc>)
 8002aba:	2200      	movs	r2, #0
 8002abc:	601a      	str	r2, [r3, #0]
		shell_exec(h_shell, h_shell->cmd_buffer);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	f503 7351 	add.w	r3, r3, #836	@ 0x344
 8002ac4:	4619      	mov	r1, r3
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f7ff ff5a 	bl	8002980 <shell_exec>
		h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002ad2:	210d      	movs	r1, #13
 8002ad4:	4821      	ldr	r0, [pc, #132]	@ (8002b5c <shell_run+0x100>)
 8002ad6:	4798      	blx	r3
		break;
 8002ad8:	e036      	b.n	8002b48 <shell_run+0xec>

	case '\b': // Backspace
		if (cmd_buffer_index > 0) // Is there a character to delete?
 8002ada:	4b1f      	ldr	r3, [pc, #124]	@ (8002b58 <shell_run+0xfc>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	dd31      	ble.n	8002b46 <shell_run+0xea>
		{
			h_shell->cmd_buffer[cmd_buffer_index] = '\0'; // Removes character from the buffer, '\0' character is required for shell_exec to work
 8002ae2:	4b1d      	ldr	r3, [pc, #116]	@ (8002b58 <shell_run+0xfc>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	4413      	add	r3, r2
 8002aea:	2200      	movs	r2, #0
 8002aec:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
			cmd_buffer_index--;
 8002af0:	4b19      	ldr	r3, [pc, #100]	@ (8002b58 <shell_run+0xfc>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	3b01      	subs	r3, #1
 8002af6:	4a18      	ldr	r2, [pc, #96]	@ (8002b58 <shell_run+0xfc>)
 8002af8:	6013      	str	r3, [r2, #0]
			h_shell->drv.transmit("\b \b", 3); // "Deletes" the character on the terminal
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002b00:	2103      	movs	r1, #3
 8002b02:	4817      	ldr	r0, [pc, #92]	@ (8002b60 <shell_run+0x104>)
 8002b04:	4798      	blx	r3
		}
		break;
 8002b06:	e01e      	b.n	8002b46 <shell_run+0xea>

	default: // Other characters
		// Only store characters if the buffer has space
		if (cmd_buffer_index < SHELL_CMD_BUFFER_SIZE)
 8002b08:	4b13      	ldr	r3, [pc, #76]	@ (8002b58 <shell_run+0xfc>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2b3f      	cmp	r3, #63	@ 0x3f
 8002b0e:	dc1b      	bgt.n	8002b48 <shell_run+0xec>
		{
			if (is_character_valid(c))
 8002b10:	7afb      	ldrb	r3, [r7, #11]
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7ff fdc8 	bl	80026a8 <is_character_valid>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d014      	beq.n	8002b48 <shell_run+0xec>
			{
				h_shell->drv.transmit(&c, 1); // echo
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002b24:	f107 020b 	add.w	r2, r7, #11
 8002b28:	2101      	movs	r1, #1
 8002b2a:	4610      	mov	r0, r2
 8002b2c:	4798      	blx	r3
				h_shell->cmd_buffer[cmd_buffer_index++] = c; // Store
 8002b2e:	4b0a      	ldr	r3, [pc, #40]	@ (8002b58 <shell_run+0xfc>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	1c5a      	adds	r2, r3, #1
 8002b34:	4908      	ldr	r1, [pc, #32]	@ (8002b58 <shell_run+0xfc>)
 8002b36:	600a      	str	r2, [r1, #0]
 8002b38:	7af9      	ldrb	r1, [r7, #11]
 8002b3a:	687a      	ldr	r2, [r7, #4]
 8002b3c:	4413      	add	r3, r2
 8002b3e:	460a      	mov	r2, r1
 8002b40:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
 8002b44:	e000      	b.n	8002b48 <shell_run+0xec>
		break;
 8002b46:	bf00      	nop
			}
		}
	}
	return 0;
 8002b48:	2300      	movs	r3, #0
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3710      	adds	r7, #16
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	0800d2dc 	.word	0x0800d2dc
 8002b58:	20000878 	.word	0x20000878
 8002b5c:	0800d290 	.word	0x0800d290
 8002b60:	0800d2e0 	.word	0x0800d2e0

08002b64 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002b64:	480d      	ldr	r0, [pc, #52]	@ (8002b9c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002b66:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002b68:	f7ff f846 	bl	8001bf8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b6c:	480c      	ldr	r0, [pc, #48]	@ (8002ba0 <LoopForever+0x6>)
  ldr r1, =_edata
 8002b6e:	490d      	ldr	r1, [pc, #52]	@ (8002ba4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002b70:	4a0d      	ldr	r2, [pc, #52]	@ (8002ba8 <LoopForever+0xe>)
  movs r3, #0
 8002b72:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002b74:	e002      	b.n	8002b7c <LoopCopyDataInit>

08002b76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b7a:	3304      	adds	r3, #4

08002b7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b80:	d3f9      	bcc.n	8002b76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b82:	4a0a      	ldr	r2, [pc, #40]	@ (8002bac <LoopForever+0x12>)
  ldr r4, =_ebss
 8002b84:	4c0a      	ldr	r4, [pc, #40]	@ (8002bb0 <LoopForever+0x16>)
  movs r3, #0
 8002b86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b88:	e001      	b.n	8002b8e <LoopFillZerobss>

08002b8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b8c:	3204      	adds	r2, #4

08002b8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b90:	d3fb      	bcc.n	8002b8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b92:	f008 f9b5 	bl	800af00 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002b96:	f7fe fe13 	bl	80017c0 <main>

08002b9a <LoopForever>:

LoopForever:
    b LoopForever
 8002b9a:	e7fe      	b.n	8002b9a <LoopForever>
  ldr   r0, =_estack
 8002b9c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002ba0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ba4:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002ba8:	0800d6a8 	.word	0x0800d6a8
  ldr r2, =_sbss
 8002bac:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002bb0:	200009cc 	.word	0x200009cc

08002bb4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002bb4:	e7fe      	b.n	8002bb4 <ADC1_2_IRQHandler>

08002bb6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bb6:	b580      	push	{r7, lr}
 8002bb8:	b082      	sub	sp, #8
 8002bba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bc0:	2003      	movs	r0, #3
 8002bc2:	f002 f808 	bl	8004bd6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002bc6:	200f      	movs	r0, #15
 8002bc8:	f7fe fe98 	bl	80018fc <HAL_InitTick>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d002      	beq.n	8002bd8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	71fb      	strb	r3, [r7, #7]
 8002bd6:	e001      	b.n	8002bdc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002bd8:	f7fe fe6c 	bl	80018b4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002bdc:	79fb      	ldrb	r3, [r7, #7]

}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3708      	adds	r7, #8
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
	...

08002be8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002bec:	4b05      	ldr	r3, [pc, #20]	@ (8002c04 <HAL_IncTick+0x1c>)
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	4b05      	ldr	r3, [pc, #20]	@ (8002c08 <HAL_IncTick+0x20>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4413      	add	r3, r2
 8002bf6:	4a03      	ldr	r2, [pc, #12]	@ (8002c04 <HAL_IncTick+0x1c>)
 8002bf8:	6013      	str	r3, [r2, #0]
}
 8002bfa:	bf00      	nop
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr
 8002c04:	2000087c 	.word	0x2000087c
 8002c08:	2000000c 	.word	0x2000000c

08002c0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	af00      	add	r7, sp, #0
  return uwTick;
 8002c10:	4b03      	ldr	r3, [pc, #12]	@ (8002c20 <HAL_GetTick+0x14>)
 8002c12:	681b      	ldr	r3, [r3, #0]
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	2000087c 	.word	0x2000087c

08002c24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b084      	sub	sp, #16
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c2c:	f7ff ffee 	bl	8002c0c <HAL_GetTick>
 8002c30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c3c:	d004      	beq.n	8002c48 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c3e:	4b09      	ldr	r3, [pc, #36]	@ (8002c64 <HAL_Delay+0x40>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	68fa      	ldr	r2, [r7, #12]
 8002c44:	4413      	add	r3, r2
 8002c46:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002c48:	bf00      	nop
 8002c4a:	f7ff ffdf 	bl	8002c0c <HAL_GetTick>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	68fa      	ldr	r2, [r7, #12]
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d8f7      	bhi.n	8002c4a <HAL_Delay+0x26>
  {
  }
}
 8002c5a:	bf00      	nop
 8002c5c:	bf00      	nop
 8002c5e:	3710      	adds	r7, #16
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	2000000c 	.word	0x2000000c

08002c68 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
 8002c70:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	431a      	orrs	r2, r3
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	609a      	str	r2, [r3, #8]
}
 8002c82:	bf00      	nop
 8002c84:	370c      	adds	r7, #12
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr

08002c8e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002c8e:	b480      	push	{r7}
 8002c90:	b083      	sub	sp, #12
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	6078      	str	r0, [r7, #4]
 8002c96:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	431a      	orrs	r2, r3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	609a      	str	r2, [r3, #8]
}
 8002ca8:	bf00      	nop
 8002caa:	370c      	adds	r7, #12
 8002cac:	46bd      	mov	sp, r7
 8002cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb2:	4770      	bx	lr

08002cb4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	370c      	adds	r7, #12
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr

08002cd0 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b087      	sub	sp, #28
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	60b9      	str	r1, [r7, #8]
 8002cda:	607a      	str	r2, [r7, #4]
 8002cdc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	3360      	adds	r3, #96	@ 0x60
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	4413      	add	r3, r2
 8002cea:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	4b08      	ldr	r3, [pc, #32]	@ (8002d14 <LL_ADC_SetOffset+0x44>)
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002cfa:	683a      	ldr	r2, [r7, #0]
 8002cfc:	430a      	orrs	r2, r1
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002d08:	bf00      	nop
 8002d0a:	371c      	adds	r7, #28
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr
 8002d14:	03fff000 	.word	0x03fff000

08002d18 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b085      	sub	sp, #20
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
 8002d20:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	3360      	adds	r3, #96	@ 0x60
 8002d26:	461a      	mov	r2, r3
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	009b      	lsls	r3, r3, #2
 8002d2c:	4413      	add	r3, r2
 8002d2e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3714      	adds	r7, #20
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b087      	sub	sp, #28
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	60f8      	str	r0, [r7, #12]
 8002d4c:	60b9      	str	r1, [r7, #8]
 8002d4e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	3360      	adds	r3, #96	@ 0x60
 8002d54:	461a      	mov	r2, r3
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	009b      	lsls	r3, r3, #2
 8002d5a:	4413      	add	r3, r2
 8002d5c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	431a      	orrs	r2, r3
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002d6e:	bf00      	nop
 8002d70:	371c      	adds	r7, #28
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr

08002d7a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002d7a:	b480      	push	{r7}
 8002d7c:	b087      	sub	sp, #28
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	60f8      	str	r0, [r7, #12]
 8002d82:	60b9      	str	r1, [r7, #8]
 8002d84:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	3360      	adds	r3, #96	@ 0x60
 8002d8a:	461a      	mov	r2, r3
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	4413      	add	r3, r2
 8002d92:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	431a      	orrs	r2, r3
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002da4:	bf00      	nop
 8002da6:	371c      	adds	r7, #28
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr

08002db0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b087      	sub	sp, #28
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	60b9      	str	r1, [r7, #8]
 8002dba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	3360      	adds	r3, #96	@ 0x60
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	4413      	add	r3, r2
 8002dc8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	431a      	orrs	r2, r3
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002dda:	bf00      	nop
 8002ddc:	371c      	adds	r7, #28
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr

08002de6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002de6:	b480      	push	{r7}
 8002de8:	b083      	sub	sp, #12
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]
 8002dee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	695b      	ldr	r3, [r3, #20]
 8002df4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	431a      	orrs	r2, r3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	615a      	str	r2, [r3, #20]
}
 8002e00:	bf00      	nop
 8002e02:	370c      	adds	r7, #12
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr

08002e0c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b083      	sub	sp, #12
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d101      	bne.n	8002e24 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002e20:	2301      	movs	r3, #1
 8002e22:	e000      	b.n	8002e26 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002e24:	2300      	movs	r3, #0
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	370c      	adds	r7, #12
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr

08002e32 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002e32:	b480      	push	{r7}
 8002e34:	b087      	sub	sp, #28
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	60f8      	str	r0, [r7, #12]
 8002e3a:	60b9      	str	r1, [r7, #8]
 8002e3c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	3330      	adds	r3, #48	@ 0x30
 8002e42:	461a      	mov	r2, r3
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	0a1b      	lsrs	r3, r3, #8
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	f003 030c 	and.w	r3, r3, #12
 8002e4e:	4413      	add	r3, r2
 8002e50:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	f003 031f 	and.w	r3, r3, #31
 8002e5c:	211f      	movs	r1, #31
 8002e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e62:	43db      	mvns	r3, r3
 8002e64:	401a      	ands	r2, r3
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	0e9b      	lsrs	r3, r3, #26
 8002e6a:	f003 011f 	and.w	r1, r3, #31
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	f003 031f 	and.w	r3, r3, #31
 8002e74:	fa01 f303 	lsl.w	r3, r1, r3
 8002e78:	431a      	orrs	r2, r3
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002e7e:	bf00      	nop
 8002e80:	371c      	adds	r7, #28
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr

08002e8a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002e8a:	b480      	push	{r7}
 8002e8c:	b087      	sub	sp, #28
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	60f8      	str	r0, [r7, #12]
 8002e92:	60b9      	str	r1, [r7, #8]
 8002e94:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	3314      	adds	r3, #20
 8002e9a:	461a      	mov	r2, r3
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	0e5b      	lsrs	r3, r3, #25
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	f003 0304 	and.w	r3, r3, #4
 8002ea6:	4413      	add	r3, r2
 8002ea8:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	0d1b      	lsrs	r3, r3, #20
 8002eb2:	f003 031f 	and.w	r3, r3, #31
 8002eb6:	2107      	movs	r1, #7
 8002eb8:	fa01 f303 	lsl.w	r3, r1, r3
 8002ebc:	43db      	mvns	r3, r3
 8002ebe:	401a      	ands	r2, r3
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	0d1b      	lsrs	r3, r3, #20
 8002ec4:	f003 031f 	and.w	r3, r3, #31
 8002ec8:	6879      	ldr	r1, [r7, #4]
 8002eca:	fa01 f303 	lsl.w	r3, r1, r3
 8002ece:	431a      	orrs	r2, r3
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002ed4:	bf00      	nop
 8002ed6:	371c      	adds	r7, #28
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ede:	4770      	bx	lr

08002ee0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b085      	sub	sp, #20
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	60f8      	str	r0, [r7, #12]
 8002ee8:	60b9      	str	r1, [r7, #8]
 8002eea:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ef8:	43db      	mvns	r3, r3
 8002efa:	401a      	ands	r2, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f003 0318 	and.w	r3, r3, #24
 8002f02:	4908      	ldr	r1, [pc, #32]	@ (8002f24 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002f04:	40d9      	lsrs	r1, r3
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	400b      	ands	r3, r1
 8002f0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f0e:	431a      	orrs	r2, r3
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002f16:	bf00      	nop
 8002f18:	3714      	adds	r7, #20
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr
 8002f22:	bf00      	nop
 8002f24:	0007ffff 	.word	0x0007ffff

08002f28 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	f003 031f 	and.w	r3, r3, #31
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	370c      	adds	r7, #12
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr

08002f44 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr

08002f60 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b083      	sub	sp, #12
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002f70:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002f74:	687a      	ldr	r2, [r7, #4]
 8002f76:	6093      	str	r3, [r2, #8]
}
 8002f78:	bf00      	nop
 8002f7a:	370c      	adds	r7, #12
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr

08002f84 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b083      	sub	sp, #12
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002f94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f98:	d101      	bne.n	8002f9e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e000      	b.n	8002fa0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002f9e:	2300      	movs	r3, #0
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	370c      	adds	r7, #12
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr

08002fac <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002fbc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002fc0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002fc8:	bf00      	nop
 8002fca:	370c      	adds	r7, #12
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr

08002fd4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b083      	sub	sp, #12
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fe4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002fe8:	d101      	bne.n	8002fee <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002fea:	2301      	movs	r3, #1
 8002fec:	e000      	b.n	8002ff0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002fee:	2300      	movs	r3, #0
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	370c      	adds	r7, #12
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr

08002ffc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800300c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003010:	f043 0201 	orr.w	r2, r3, #1
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003018:	bf00      	nop
 800301a:	370c      	adds	r7, #12
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr

08003024 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003034:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003038:	f043 0202 	orr.w	r2, r3, #2
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003040:	bf00      	nop
 8003042:	370c      	adds	r7, #12
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr

0800304c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	f003 0301 	and.w	r3, r3, #1
 800305c:	2b01      	cmp	r3, #1
 800305e:	d101      	bne.n	8003064 <LL_ADC_IsEnabled+0x18>
 8003060:	2301      	movs	r3, #1
 8003062:	e000      	b.n	8003066 <LL_ADC_IsEnabled+0x1a>
 8003064:	2300      	movs	r3, #0
}
 8003066:	4618      	mov	r0, r3
 8003068:	370c      	adds	r7, #12
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr

08003072 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8003072:	b480      	push	{r7}
 8003074:	b083      	sub	sp, #12
 8003076:	af00      	add	r7, sp, #0
 8003078:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	f003 0302 	and.w	r3, r3, #2
 8003082:	2b02      	cmp	r3, #2
 8003084:	d101      	bne.n	800308a <LL_ADC_IsDisableOngoing+0x18>
 8003086:	2301      	movs	r3, #1
 8003088:	e000      	b.n	800308c <LL_ADC_IsDisableOngoing+0x1a>
 800308a:	2300      	movs	r3, #0
}
 800308c:	4618      	mov	r0, r3
 800308e:	370c      	adds	r7, #12
 8003090:	46bd      	mov	sp, r7
 8003092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003096:	4770      	bx	lr

08003098 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003098:	b480      	push	{r7}
 800309a:	b083      	sub	sp, #12
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80030a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80030ac:	f043 0204 	orr.w	r2, r3, #4
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80030b4:	bf00      	nop
 80030b6:	370c      	adds	r7, #12
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr

080030c0 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80030d0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80030d4:	f043 0210 	orr.w	r2, r3, #16
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80030dc:	bf00      	nop
 80030de:	370c      	adds	r7, #12
 80030e0:	46bd      	mov	sp, r7
 80030e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e6:	4770      	bx	lr

080030e8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b083      	sub	sp, #12
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	f003 0304 	and.w	r3, r3, #4
 80030f8:	2b04      	cmp	r3, #4
 80030fa:	d101      	bne.n	8003100 <LL_ADC_REG_IsConversionOngoing+0x18>
 80030fc:	2301      	movs	r3, #1
 80030fe:	e000      	b.n	8003102 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003100:	2300      	movs	r3, #0
}
 8003102:	4618      	mov	r0, r3
 8003104:	370c      	adds	r7, #12
 8003106:	46bd      	mov	sp, r7
 8003108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310c:	4770      	bx	lr

0800310e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800310e:	b480      	push	{r7}
 8003110:	b083      	sub	sp, #12
 8003112:	af00      	add	r7, sp, #0
 8003114:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800311e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003122:	f043 0220 	orr.w	r2, r3, #32
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800312a:	bf00      	nop
 800312c:	370c      	adds	r7, #12
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr

08003136 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003136:	b480      	push	{r7}
 8003138:	b083      	sub	sp, #12
 800313a:	af00      	add	r7, sp, #0
 800313c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	f003 0308 	and.w	r3, r3, #8
 8003146:	2b08      	cmp	r3, #8
 8003148:	d101      	bne.n	800314e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800314a:	2301      	movs	r3, #1
 800314c:	e000      	b.n	8003150 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800314e:	2300      	movs	r3, #0
}
 8003150:	4618      	mov	r0, r3
 8003152:	370c      	adds	r7, #12
 8003154:	46bd      	mov	sp, r7
 8003156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315a:	4770      	bx	lr

0800315c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800315c:	b590      	push	{r4, r7, lr}
 800315e:	b089      	sub	sp, #36	@ 0x24
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003164:	2300      	movs	r3, #0
 8003166:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003168:	2300      	movs	r3, #0
 800316a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d101      	bne.n	8003176 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e1a9      	b.n	80034ca <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	695b      	ldr	r3, [r3, #20]
 800317a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003180:	2b00      	cmp	r3, #0
 8003182:	d109      	bne.n	8003198 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003184:	6878      	ldr	r0, [r7, #4]
 8003186:	f7fd ffbb 	bl	8001100 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2200      	movs	r2, #0
 800318e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2200      	movs	r2, #0
 8003194:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4618      	mov	r0, r3
 800319e:	f7ff fef1 	bl	8002f84 <LL_ADC_IsDeepPowerDownEnabled>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d004      	beq.n	80031b2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4618      	mov	r0, r3
 80031ae:	f7ff fed7 	bl	8002f60 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4618      	mov	r0, r3
 80031b8:	f7ff ff0c 	bl	8002fd4 <LL_ADC_IsInternalRegulatorEnabled>
 80031bc:	4603      	mov	r3, r0
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d115      	bne.n	80031ee <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4618      	mov	r0, r3
 80031c8:	f7ff fef0 	bl	8002fac <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80031cc:	4b9c      	ldr	r3, [pc, #624]	@ (8003440 <HAL_ADC_Init+0x2e4>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	099b      	lsrs	r3, r3, #6
 80031d2:	4a9c      	ldr	r2, [pc, #624]	@ (8003444 <HAL_ADC_Init+0x2e8>)
 80031d4:	fba2 2303 	umull	r2, r3, r2, r3
 80031d8:	099b      	lsrs	r3, r3, #6
 80031da:	3301      	adds	r3, #1
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80031e0:	e002      	b.n	80031e8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	3b01      	subs	r3, #1
 80031e6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d1f9      	bne.n	80031e2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4618      	mov	r0, r3
 80031f4:	f7ff feee 	bl	8002fd4 <LL_ADC_IsInternalRegulatorEnabled>
 80031f8:	4603      	mov	r3, r0
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d10d      	bne.n	800321a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003202:	f043 0210 	orr.w	r2, r3, #16
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800320e:	f043 0201 	orr.w	r2, r3, #1
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4618      	mov	r0, r3
 8003220:	f7ff ff62 	bl	80030e8 <LL_ADC_REG_IsConversionOngoing>
 8003224:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800322a:	f003 0310 	and.w	r3, r3, #16
 800322e:	2b00      	cmp	r3, #0
 8003230:	f040 8142 	bne.w	80034b8 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	2b00      	cmp	r3, #0
 8003238:	f040 813e 	bne.w	80034b8 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003240:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003244:	f043 0202 	orr.w	r2, r3, #2
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4618      	mov	r0, r3
 8003252:	f7ff fefb 	bl	800304c <LL_ADC_IsEnabled>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d141      	bne.n	80032e0 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003264:	d004      	beq.n	8003270 <HAL_ADC_Init+0x114>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a77      	ldr	r2, [pc, #476]	@ (8003448 <HAL_ADC_Init+0x2ec>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d10f      	bne.n	8003290 <HAL_ADC_Init+0x134>
 8003270:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003274:	f7ff feea 	bl	800304c <LL_ADC_IsEnabled>
 8003278:	4604      	mov	r4, r0
 800327a:	4873      	ldr	r0, [pc, #460]	@ (8003448 <HAL_ADC_Init+0x2ec>)
 800327c:	f7ff fee6 	bl	800304c <LL_ADC_IsEnabled>
 8003280:	4603      	mov	r3, r0
 8003282:	4323      	orrs	r3, r4
 8003284:	2b00      	cmp	r3, #0
 8003286:	bf0c      	ite	eq
 8003288:	2301      	moveq	r3, #1
 800328a:	2300      	movne	r3, #0
 800328c:	b2db      	uxtb	r3, r3
 800328e:	e012      	b.n	80032b6 <HAL_ADC_Init+0x15a>
 8003290:	486e      	ldr	r0, [pc, #440]	@ (800344c <HAL_ADC_Init+0x2f0>)
 8003292:	f7ff fedb 	bl	800304c <LL_ADC_IsEnabled>
 8003296:	4604      	mov	r4, r0
 8003298:	486d      	ldr	r0, [pc, #436]	@ (8003450 <HAL_ADC_Init+0x2f4>)
 800329a:	f7ff fed7 	bl	800304c <LL_ADC_IsEnabled>
 800329e:	4603      	mov	r3, r0
 80032a0:	431c      	orrs	r4, r3
 80032a2:	486c      	ldr	r0, [pc, #432]	@ (8003454 <HAL_ADC_Init+0x2f8>)
 80032a4:	f7ff fed2 	bl	800304c <LL_ADC_IsEnabled>
 80032a8:	4603      	mov	r3, r0
 80032aa:	4323      	orrs	r3, r4
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	bf0c      	ite	eq
 80032b0:	2301      	moveq	r3, #1
 80032b2:	2300      	movne	r3, #0
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d012      	beq.n	80032e0 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032c2:	d004      	beq.n	80032ce <HAL_ADC_Init+0x172>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a5f      	ldr	r2, [pc, #380]	@ (8003448 <HAL_ADC_Init+0x2ec>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d101      	bne.n	80032d2 <HAL_ADC_Init+0x176>
 80032ce:	4a62      	ldr	r2, [pc, #392]	@ (8003458 <HAL_ADC_Init+0x2fc>)
 80032d0:	e000      	b.n	80032d4 <HAL_ADC_Init+0x178>
 80032d2:	4a62      	ldr	r2, [pc, #392]	@ (800345c <HAL_ADC_Init+0x300>)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	4619      	mov	r1, r3
 80032da:	4610      	mov	r0, r2
 80032dc:	f7ff fcc4 	bl	8002c68 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	7f5b      	ldrb	r3, [r3, #29]
 80032e4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80032ea:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80032f0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80032f6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80032fe:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003300:	4313      	orrs	r3, r2
 8003302:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800330a:	2b01      	cmp	r3, #1
 800330c:	d106      	bne.n	800331c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003312:	3b01      	subs	r3, #1
 8003314:	045b      	lsls	r3, r3, #17
 8003316:	69ba      	ldr	r2, [r7, #24]
 8003318:	4313      	orrs	r3, r2
 800331a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003320:	2b00      	cmp	r3, #0
 8003322:	d009      	beq.n	8003338 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003328:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003330:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003332:	69ba      	ldr	r2, [r7, #24]
 8003334:	4313      	orrs	r3, r2
 8003336:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	68da      	ldr	r2, [r3, #12]
 800333e:	4b48      	ldr	r3, [pc, #288]	@ (8003460 <HAL_ADC_Init+0x304>)
 8003340:	4013      	ands	r3, r2
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	6812      	ldr	r2, [r2, #0]
 8003346:	69b9      	ldr	r1, [r7, #24]
 8003348:	430b      	orrs	r3, r1
 800334a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	691b      	ldr	r3, [r3, #16]
 8003352:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	430a      	orrs	r2, r1
 8003360:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4618      	mov	r0, r3
 8003368:	f7ff fee5 	bl	8003136 <LL_ADC_INJ_IsConversionOngoing>
 800336c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d17f      	bne.n	8003474 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d17c      	bne.n	8003474 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800337e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003386:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003388:	4313      	orrs	r3, r2
 800338a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	68db      	ldr	r3, [r3, #12]
 8003392:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003396:	f023 0302 	bic.w	r3, r3, #2
 800339a:	687a      	ldr	r2, [r7, #4]
 800339c:	6812      	ldr	r2, [r2, #0]
 800339e:	69b9      	ldr	r1, [r7, #24]
 80033a0:	430b      	orrs	r3, r1
 80033a2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	691b      	ldr	r3, [r3, #16]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d017      	beq.n	80033dc <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	691a      	ldr	r2, [r3, #16]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80033ba:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80033c4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80033c8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80033cc:	687a      	ldr	r2, [r7, #4]
 80033ce:	6911      	ldr	r1, [r2, #16]
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	6812      	ldr	r2, [r2, #0]
 80033d4:	430b      	orrs	r3, r1
 80033d6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80033da:	e013      	b.n	8003404 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	691a      	ldr	r2, [r3, #16]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80033ea:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80033f4:	687a      	ldr	r2, [r7, #4]
 80033f6:	6812      	ldr	r2, [r2, #0]
 80033f8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80033fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003400:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800340a:	2b01      	cmp	r3, #1
 800340c:	d12a      	bne.n	8003464 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	691b      	ldr	r3, [r3, #16]
 8003414:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003418:	f023 0304 	bic.w	r3, r3, #4
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003420:	687a      	ldr	r2, [r7, #4]
 8003422:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003424:	4311      	orrs	r1, r2
 8003426:	687a      	ldr	r2, [r7, #4]
 8003428:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800342a:	4311      	orrs	r1, r2
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003430:	430a      	orrs	r2, r1
 8003432:	431a      	orrs	r2, r3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f042 0201 	orr.w	r2, r2, #1
 800343c:	611a      	str	r2, [r3, #16]
 800343e:	e019      	b.n	8003474 <HAL_ADC_Init+0x318>
 8003440:	20000004 	.word	0x20000004
 8003444:	053e2d63 	.word	0x053e2d63
 8003448:	50000100 	.word	0x50000100
 800344c:	50000400 	.word	0x50000400
 8003450:	50000500 	.word	0x50000500
 8003454:	50000600 	.word	0x50000600
 8003458:	50000300 	.word	0x50000300
 800345c:	50000700 	.word	0x50000700
 8003460:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	691a      	ldr	r2, [r3, #16]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f022 0201 	bic.w	r2, r2, #1
 8003472:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	695b      	ldr	r3, [r3, #20]
 8003478:	2b01      	cmp	r3, #1
 800347a:	d10c      	bne.n	8003496 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003482:	f023 010f 	bic.w	r1, r3, #15
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6a1b      	ldr	r3, [r3, #32]
 800348a:	1e5a      	subs	r2, r3, #1
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	430a      	orrs	r2, r1
 8003492:	631a      	str	r2, [r3, #48]	@ 0x30
 8003494:	e007      	b.n	80034a6 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f022 020f 	bic.w	r2, r2, #15
 80034a4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034aa:	f023 0303 	bic.w	r3, r3, #3
 80034ae:	f043 0201 	orr.w	r2, r3, #1
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80034b6:	e007      	b.n	80034c8 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034bc:	f043 0210 	orr.w	r2, r3, #16
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80034c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	3724      	adds	r7, #36	@ 0x24
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd90      	pop	{r4, r7, pc}
 80034d2:	bf00      	nop

080034d4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b086      	sub	sp, #24
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034e4:	d004      	beq.n	80034f0 <HAL_ADC_Start+0x1c>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a67      	ldr	r2, [pc, #412]	@ (8003688 <HAL_ADC_Start+0x1b4>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d101      	bne.n	80034f4 <HAL_ADC_Start+0x20>
 80034f0:	4b66      	ldr	r3, [pc, #408]	@ (800368c <HAL_ADC_Start+0x1b8>)
 80034f2:	e000      	b.n	80034f6 <HAL_ADC_Start+0x22>
 80034f4:	4b66      	ldr	r3, [pc, #408]	@ (8003690 <HAL_ADC_Start+0x1bc>)
 80034f6:	4618      	mov	r0, r3
 80034f8:	f7ff fd16 	bl	8002f28 <LL_ADC_GetMultimode>
 80034fc:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4618      	mov	r0, r3
 8003504:	f7ff fdf0 	bl	80030e8 <LL_ADC_REG_IsConversionOngoing>
 8003508:	4603      	mov	r3, r0
 800350a:	2b00      	cmp	r3, #0
 800350c:	f040 80b4 	bne.w	8003678 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003516:	2b01      	cmp	r3, #1
 8003518:	d101      	bne.n	800351e <HAL_ADC_Start+0x4a>
 800351a:	2302      	movs	r3, #2
 800351c:	e0af      	b.n	800367e <HAL_ADC_Start+0x1aa>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2201      	movs	r2, #1
 8003522:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	f000 fff0 	bl	800450c <ADC_Enable>
 800352c:	4603      	mov	r3, r0
 800352e:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003530:	7dfb      	ldrb	r3, [r7, #23]
 8003532:	2b00      	cmp	r3, #0
 8003534:	f040 809b 	bne.w	800366e <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800353c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003540:	f023 0301 	bic.w	r3, r3, #1
 8003544:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a4d      	ldr	r2, [pc, #308]	@ (8003688 <HAL_ADC_Start+0x1b4>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d009      	beq.n	800356a <HAL_ADC_Start+0x96>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a4e      	ldr	r2, [pc, #312]	@ (8003694 <HAL_ADC_Start+0x1c0>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d002      	beq.n	8003566 <HAL_ADC_Start+0x92>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	e003      	b.n	800356e <HAL_ADC_Start+0x9a>
 8003566:	4b4c      	ldr	r3, [pc, #304]	@ (8003698 <HAL_ADC_Start+0x1c4>)
 8003568:	e001      	b.n	800356e <HAL_ADC_Start+0x9a>
 800356a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800356e:	687a      	ldr	r2, [r7, #4]
 8003570:	6812      	ldr	r2, [r2, #0]
 8003572:	4293      	cmp	r3, r2
 8003574:	d002      	beq.n	800357c <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d105      	bne.n	8003588 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003580:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800358c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003590:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003594:	d106      	bne.n	80035a4 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800359a:	f023 0206 	bic.w	r2, r3, #6
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	661a      	str	r2, [r3, #96]	@ 0x60
 80035a2:	e002      	b.n	80035aa <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	221c      	movs	r2, #28
 80035b0:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a32      	ldr	r2, [pc, #200]	@ (8003688 <HAL_ADC_Start+0x1b4>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d009      	beq.n	80035d8 <HAL_ADC_Start+0x104>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a32      	ldr	r2, [pc, #200]	@ (8003694 <HAL_ADC_Start+0x1c0>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d002      	beq.n	80035d4 <HAL_ADC_Start+0x100>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	e003      	b.n	80035dc <HAL_ADC_Start+0x108>
 80035d4:	4b30      	ldr	r3, [pc, #192]	@ (8003698 <HAL_ADC_Start+0x1c4>)
 80035d6:	e001      	b.n	80035dc <HAL_ADC_Start+0x108>
 80035d8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80035dc:	687a      	ldr	r2, [r7, #4]
 80035de:	6812      	ldr	r2, [r2, #0]
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d008      	beq.n	80035f6 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d005      	beq.n	80035f6 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	2b05      	cmp	r3, #5
 80035ee:	d002      	beq.n	80035f6 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	2b09      	cmp	r3, #9
 80035f4:	d114      	bne.n	8003620 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d007      	beq.n	8003614 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003608:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800360c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4618      	mov	r0, r3
 800361a:	f7ff fd3d 	bl	8003098 <LL_ADC_REG_StartConversion>
 800361e:	e02d      	b.n	800367c <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003624:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a15      	ldr	r2, [pc, #84]	@ (8003688 <HAL_ADC_Start+0x1b4>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d009      	beq.n	800364a <HAL_ADC_Start+0x176>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a16      	ldr	r2, [pc, #88]	@ (8003694 <HAL_ADC_Start+0x1c0>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d002      	beq.n	8003646 <HAL_ADC_Start+0x172>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	e003      	b.n	800364e <HAL_ADC_Start+0x17a>
 8003646:	4b14      	ldr	r3, [pc, #80]	@ (8003698 <HAL_ADC_Start+0x1c4>)
 8003648:	e001      	b.n	800364e <HAL_ADC_Start+0x17a>
 800364a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800364e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	68db      	ldr	r3, [r3, #12]
 8003654:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003658:	2b00      	cmp	r3, #0
 800365a:	d00f      	beq.n	800367c <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003660:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003664:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800366c:	e006      	b.n	800367c <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8003676:	e001      	b.n	800367c <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003678:	2302      	movs	r3, #2
 800367a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800367c:	7dfb      	ldrb	r3, [r7, #23]
}
 800367e:	4618      	mov	r0, r3
 8003680:	3718      	adds	r7, #24
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
 8003686:	bf00      	nop
 8003688:	50000100 	.word	0x50000100
 800368c:	50000300 	.word	0x50000300
 8003690:	50000700 	.word	0x50000700
 8003694:	50000500 	.word	0x50000500
 8003698:	50000400 	.word	0x50000400

0800369c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d101      	bne.n	80036b2 <HAL_ADC_Stop+0x16>
 80036ae:	2302      	movs	r3, #2
 80036b0:	e023      	b.n	80036fa <HAL_ADC_Stop+0x5e>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2201      	movs	r2, #1
 80036b6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80036ba:	2103      	movs	r1, #3
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f000 fe69 	bl	8004394 <ADC_ConversionStop>
 80036c2:	4603      	mov	r3, r0
 80036c4:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80036c6:	7bfb      	ldrb	r3, [r7, #15]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d111      	bne.n	80036f0 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80036cc:	6878      	ldr	r0, [r7, #4]
 80036ce:	f000 ffb3 	bl	8004638 <ADC_Disable>
 80036d2:	4603      	mov	r3, r0
 80036d4:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80036d6:	7bfb      	ldrb	r3, [r7, #15]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d109      	bne.n	80036f0 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036e0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80036e4:	f023 0301 	bic.w	r3, r3, #1
 80036e8:	f043 0201 	orr.w	r2, r3, #1
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80036f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3710      	adds	r7, #16
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}
	...

08003704 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b088      	sub	sp, #32
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003716:	d004      	beq.n	8003722 <HAL_ADC_PollForConversion+0x1e>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a77      	ldr	r2, [pc, #476]	@ (80038fc <HAL_ADC_PollForConversion+0x1f8>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d101      	bne.n	8003726 <HAL_ADC_PollForConversion+0x22>
 8003722:	4b77      	ldr	r3, [pc, #476]	@ (8003900 <HAL_ADC_PollForConversion+0x1fc>)
 8003724:	e000      	b.n	8003728 <HAL_ADC_PollForConversion+0x24>
 8003726:	4b77      	ldr	r3, [pc, #476]	@ (8003904 <HAL_ADC_PollForConversion+0x200>)
 8003728:	4618      	mov	r0, r3
 800372a:	f7ff fbfd 	bl	8002f28 <LL_ADC_GetMultimode>
 800372e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	699b      	ldr	r3, [r3, #24]
 8003734:	2b08      	cmp	r3, #8
 8003736:	d102      	bne.n	800373e <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003738:	2308      	movs	r3, #8
 800373a:	61fb      	str	r3, [r7, #28]
 800373c:	e037      	b.n	80037ae <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d005      	beq.n	8003750 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	2b05      	cmp	r3, #5
 8003748:	d002      	beq.n	8003750 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	2b09      	cmp	r3, #9
 800374e:	d111      	bne.n	8003774 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	68db      	ldr	r3, [r3, #12]
 8003756:	f003 0301 	and.w	r3, r3, #1
 800375a:	2b00      	cmp	r3, #0
 800375c:	d007      	beq.n	800376e <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003762:	f043 0220 	orr.w	r2, r3, #32
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e0c1      	b.n	80038f2 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800376e:	2304      	movs	r3, #4
 8003770:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003772:	e01c      	b.n	80037ae <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800377c:	d004      	beq.n	8003788 <HAL_ADC_PollForConversion+0x84>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a5e      	ldr	r2, [pc, #376]	@ (80038fc <HAL_ADC_PollForConversion+0x1f8>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d101      	bne.n	800378c <HAL_ADC_PollForConversion+0x88>
 8003788:	4b5d      	ldr	r3, [pc, #372]	@ (8003900 <HAL_ADC_PollForConversion+0x1fc>)
 800378a:	e000      	b.n	800378e <HAL_ADC_PollForConversion+0x8a>
 800378c:	4b5d      	ldr	r3, [pc, #372]	@ (8003904 <HAL_ADC_PollForConversion+0x200>)
 800378e:	4618      	mov	r0, r3
 8003790:	f7ff fbd8 	bl	8002f44 <LL_ADC_GetMultiDMATransfer>
 8003794:	4603      	mov	r3, r0
 8003796:	2b00      	cmp	r3, #0
 8003798:	d007      	beq.n	80037aa <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800379e:	f043 0220 	orr.w	r2, r3, #32
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e0a3      	b.n	80038f2 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80037aa:	2304      	movs	r3, #4
 80037ac:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80037ae:	f7ff fa2d 	bl	8002c0c <HAL_GetTick>
 80037b2:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80037b4:	e021      	b.n	80037fa <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037bc:	d01d      	beq.n	80037fa <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80037be:	f7ff fa25 	bl	8002c0c <HAL_GetTick>
 80037c2:	4602      	mov	r2, r0
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	1ad3      	subs	r3, r2, r3
 80037c8:	683a      	ldr	r2, [r7, #0]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d302      	bcc.n	80037d4 <HAL_ADC_PollForConversion+0xd0>
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d112      	bne.n	80037fa <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	4013      	ands	r3, r2
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d10b      	bne.n	80037fa <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037e6:	f043 0204 	orr.w	r2, r3, #4
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 80037f6:	2303      	movs	r3, #3
 80037f8:	e07b      	b.n	80038f2 <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	681a      	ldr	r2, [r3, #0]
 8003800:	69fb      	ldr	r3, [r7, #28]
 8003802:	4013      	ands	r3, r2
 8003804:	2b00      	cmp	r3, #0
 8003806:	d0d6      	beq.n	80037b6 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800380c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4618      	mov	r0, r3
 800381a:	f7ff faf7 	bl	8002e0c <LL_ADC_REG_IsTriggerSourceSWStart>
 800381e:	4603      	mov	r3, r0
 8003820:	2b00      	cmp	r3, #0
 8003822:	d01c      	beq.n	800385e <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	7f5b      	ldrb	r3, [r3, #29]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d118      	bne.n	800385e <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0308 	and.w	r3, r3, #8
 8003836:	2b08      	cmp	r3, #8
 8003838:	d111      	bne.n	800385e <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800383e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800384a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800384e:	2b00      	cmp	r3, #0
 8003850:	d105      	bne.n	800385e <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003856:	f043 0201 	orr.w	r2, r3, #1
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a26      	ldr	r2, [pc, #152]	@ (80038fc <HAL_ADC_PollForConversion+0x1f8>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d009      	beq.n	800387c <HAL_ADC_PollForConversion+0x178>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a26      	ldr	r2, [pc, #152]	@ (8003908 <HAL_ADC_PollForConversion+0x204>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d002      	beq.n	8003878 <HAL_ADC_PollForConversion+0x174>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	e003      	b.n	8003880 <HAL_ADC_PollForConversion+0x17c>
 8003878:	4b24      	ldr	r3, [pc, #144]	@ (800390c <HAL_ADC_PollForConversion+0x208>)
 800387a:	e001      	b.n	8003880 <HAL_ADC_PollForConversion+0x17c>
 800387c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003880:	687a      	ldr	r2, [r7, #4]
 8003882:	6812      	ldr	r2, [r2, #0]
 8003884:	4293      	cmp	r3, r2
 8003886:	d008      	beq.n	800389a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d005      	beq.n	800389a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	2b05      	cmp	r3, #5
 8003892:	d002      	beq.n	800389a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	2b09      	cmp	r3, #9
 8003898:	d104      	bne.n	80038a4 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	68db      	ldr	r3, [r3, #12]
 80038a0:	61bb      	str	r3, [r7, #24]
 80038a2:	e014      	b.n	80038ce <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a14      	ldr	r2, [pc, #80]	@ (80038fc <HAL_ADC_PollForConversion+0x1f8>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d009      	beq.n	80038c2 <HAL_ADC_PollForConversion+0x1be>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a15      	ldr	r2, [pc, #84]	@ (8003908 <HAL_ADC_PollForConversion+0x204>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d002      	beq.n	80038be <HAL_ADC_PollForConversion+0x1ba>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	e003      	b.n	80038c6 <HAL_ADC_PollForConversion+0x1c2>
 80038be:	4b13      	ldr	r3, [pc, #76]	@ (800390c <HAL_ADC_PollForConversion+0x208>)
 80038c0:	e001      	b.n	80038c6 <HAL_ADC_PollForConversion+0x1c2>
 80038c2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80038c6:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	68db      	ldr	r3, [r3, #12]
 80038cc:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	2b08      	cmp	r3, #8
 80038d2:	d104      	bne.n	80038de <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	2208      	movs	r2, #8
 80038da:	601a      	str	r2, [r3, #0]
 80038dc:	e008      	b.n	80038f0 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80038de:	69bb      	ldr	r3, [r7, #24]
 80038e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d103      	bne.n	80038f0 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	220c      	movs	r2, #12
 80038ee:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80038f0:	2300      	movs	r3, #0
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3720      	adds	r7, #32
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	bf00      	nop
 80038fc:	50000100 	.word	0x50000100
 8003900:	50000300 	.word	0x50000300
 8003904:	50000700 	.word	0x50000700
 8003908:	50000500 	.word	0x50000500
 800390c:	50000400 	.word	0x50000400

08003910 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b086      	sub	sp, #24
 8003914:	af00      	add	r7, sp, #0
 8003916:	60f8      	str	r0, [r7, #12]
 8003918:	60b9      	str	r1, [r7, #8]
 800391a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003924:	d004      	beq.n	8003930 <HAL_ADC_Start_DMA+0x20>
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a5a      	ldr	r2, [pc, #360]	@ (8003a94 <HAL_ADC_Start_DMA+0x184>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d101      	bne.n	8003934 <HAL_ADC_Start_DMA+0x24>
 8003930:	4b59      	ldr	r3, [pc, #356]	@ (8003a98 <HAL_ADC_Start_DMA+0x188>)
 8003932:	e000      	b.n	8003936 <HAL_ADC_Start_DMA+0x26>
 8003934:	4b59      	ldr	r3, [pc, #356]	@ (8003a9c <HAL_ADC_Start_DMA+0x18c>)
 8003936:	4618      	mov	r0, r3
 8003938:	f7ff faf6 	bl	8002f28 <LL_ADC_GetMultimode>
 800393c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4618      	mov	r0, r3
 8003944:	f7ff fbd0 	bl	80030e8 <LL_ADC_REG_IsConversionOngoing>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	f040 809b 	bne.w	8003a86 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003956:	2b01      	cmp	r3, #1
 8003958:	d101      	bne.n	800395e <HAL_ADC_Start_DMA+0x4e>
 800395a:	2302      	movs	r3, #2
 800395c:	e096      	b.n	8003a8c <HAL_ADC_Start_DMA+0x17c>
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2201      	movs	r2, #1
 8003962:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a4d      	ldr	r2, [pc, #308]	@ (8003aa0 <HAL_ADC_Start_DMA+0x190>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d008      	beq.n	8003982 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d005      	beq.n	8003982 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	2b05      	cmp	r3, #5
 800397a:	d002      	beq.n	8003982 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	2b09      	cmp	r3, #9
 8003980:	d17a      	bne.n	8003a78 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003982:	68f8      	ldr	r0, [r7, #12]
 8003984:	f000 fdc2 	bl	800450c <ADC_Enable>
 8003988:	4603      	mov	r3, r0
 800398a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800398c:	7dfb      	ldrb	r3, [r7, #23]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d16d      	bne.n	8003a6e <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003996:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800399a:	f023 0301 	bic.w	r3, r3, #1
 800399e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a3a      	ldr	r2, [pc, #232]	@ (8003a94 <HAL_ADC_Start_DMA+0x184>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d009      	beq.n	80039c4 <HAL_ADC_Start_DMA+0xb4>
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a3b      	ldr	r2, [pc, #236]	@ (8003aa4 <HAL_ADC_Start_DMA+0x194>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d002      	beq.n	80039c0 <HAL_ADC_Start_DMA+0xb0>
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	e003      	b.n	80039c8 <HAL_ADC_Start_DMA+0xb8>
 80039c0:	4b39      	ldr	r3, [pc, #228]	@ (8003aa8 <HAL_ADC_Start_DMA+0x198>)
 80039c2:	e001      	b.n	80039c8 <HAL_ADC_Start_DMA+0xb8>
 80039c4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80039c8:	68fa      	ldr	r2, [r7, #12]
 80039ca:	6812      	ldr	r2, [r2, #0]
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d002      	beq.n	80039d6 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d105      	bne.n	80039e2 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039da:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d006      	beq.n	80039fc <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039f2:	f023 0206 	bic.w	r2, r3, #6
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	661a      	str	r2, [r3, #96]	@ 0x60
 80039fa:	e002      	b.n	8003a02 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2200      	movs	r2, #0
 8003a00:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a06:	4a29      	ldr	r2, [pc, #164]	@ (8003aac <HAL_ADC_Start_DMA+0x19c>)
 8003a08:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a0e:	4a28      	ldr	r2, [pc, #160]	@ (8003ab0 <HAL_ADC_Start_DMA+0x1a0>)
 8003a10:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a16:	4a27      	ldr	r2, [pc, #156]	@ (8003ab4 <HAL_ADC_Start_DMA+0x1a4>)
 8003a18:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	221c      	movs	r2, #28
 8003a20:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2200      	movs	r2, #0
 8003a26:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	685a      	ldr	r2, [r3, #4]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f042 0210 	orr.w	r2, r2, #16
 8003a38:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	68da      	ldr	r2, [r3, #12]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f042 0201 	orr.w	r2, r2, #1
 8003a48:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	3340      	adds	r3, #64	@ 0x40
 8003a54:	4619      	mov	r1, r3
 8003a56:	68ba      	ldr	r2, [r7, #8]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	f001 f8ef 	bl	8004c3c <HAL_DMA_Start_IT>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7ff fb16 	bl	8003098 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003a6c:	e00d      	b.n	8003a8a <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2200      	movs	r2, #0
 8003a72:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8003a76:	e008      	b.n	8003a8a <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8003a84:	e001      	b.n	8003a8a <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003a86:	2302      	movs	r3, #2
 8003a88:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003a8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3718      	adds	r7, #24
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	50000100 	.word	0x50000100
 8003a98:	50000300 	.word	0x50000300
 8003a9c:	50000700 	.word	0x50000700
 8003aa0:	50000600 	.word	0x50000600
 8003aa4:	50000500 	.word	0x50000500
 8003aa8:	50000400 	.word	0x50000400
 8003aac:	080046f7 	.word	0x080046f7
 8003ab0:	080047cf 	.word	0x080047cf
 8003ab4:	080047eb 	.word	0x080047eb

08003ab8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b083      	sub	sp, #12
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	370c      	adds	r7, #12
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr

08003ad2 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003ad2:	b480      	push	{r7}
 8003ad4:	b083      	sub	sp, #12
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003ada:	bf00      	nop
 8003adc:	370c      	adds	r7, #12
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae4:	4770      	bx	lr

08003ae6 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003ae6:	b480      	push	{r7}
 8003ae8:	b083      	sub	sp, #12
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003aee:	bf00      	nop
 8003af0:	370c      	adds	r7, #12
 8003af2:	46bd      	mov	sp, r7
 8003af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af8:	4770      	bx	lr
	...

08003afc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b0b6      	sub	sp, #216	@ 0xd8
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
 8003b04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b06:	2300      	movs	r3, #0
 8003b08:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d102      	bne.n	8003b20 <HAL_ADC_ConfigChannel+0x24>
 8003b1a:	2302      	movs	r3, #2
 8003b1c:	f000 bc13 	b.w	8004346 <HAL_ADC_ConfigChannel+0x84a>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2201      	movs	r2, #1
 8003b24:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f7ff fadb 	bl	80030e8 <LL_ADC_REG_IsConversionOngoing>
 8003b32:	4603      	mov	r3, r0
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	f040 83f3 	bne.w	8004320 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6818      	ldr	r0, [r3, #0]
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	6859      	ldr	r1, [r3, #4]
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	461a      	mov	r2, r3
 8003b48:	f7ff f973 	bl	8002e32 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4618      	mov	r0, r3
 8003b52:	f7ff fac9 	bl	80030e8 <LL_ADC_REG_IsConversionOngoing>
 8003b56:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f7ff fae9 	bl	8003136 <LL_ADC_INJ_IsConversionOngoing>
 8003b64:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003b68:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	f040 81d9 	bne.w	8003f24 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003b72:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	f040 81d4 	bne.w	8003f24 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003b84:	d10f      	bne.n	8003ba6 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6818      	ldr	r0, [r3, #0]
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	4619      	mov	r1, r3
 8003b92:	f7ff f97a 	bl	8002e8a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f7ff f921 	bl	8002de6 <LL_ADC_SetSamplingTimeCommonConfig>
 8003ba4:	e00e      	b.n	8003bc4 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6818      	ldr	r0, [r3, #0]
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	6819      	ldr	r1, [r3, #0]
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	461a      	mov	r2, r3
 8003bb4:	f7ff f969 	bl	8002e8a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	2100      	movs	r1, #0
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f7ff f911 	bl	8002de6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	695a      	ldr	r2, [r3, #20]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	68db      	ldr	r3, [r3, #12]
 8003bce:	08db      	lsrs	r3, r3, #3
 8003bd0:	f003 0303 	and.w	r3, r3, #3
 8003bd4:	005b      	lsls	r3, r3, #1
 8003bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bda:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	691b      	ldr	r3, [r3, #16]
 8003be2:	2b04      	cmp	r3, #4
 8003be4:	d022      	beq.n	8003c2c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6818      	ldr	r0, [r3, #0]
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	6919      	ldr	r1, [r3, #16]
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003bf6:	f7ff f86b 	bl	8002cd0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6818      	ldr	r0, [r3, #0]
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	6919      	ldr	r1, [r3, #16]
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	699b      	ldr	r3, [r3, #24]
 8003c06:	461a      	mov	r2, r3
 8003c08:	f7ff f8b7 	bl	8002d7a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6818      	ldr	r0, [r3, #0]
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d102      	bne.n	8003c22 <HAL_ADC_ConfigChannel+0x126>
 8003c1c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003c20:	e000      	b.n	8003c24 <HAL_ADC_ConfigChannel+0x128>
 8003c22:	2300      	movs	r3, #0
 8003c24:	461a      	mov	r2, r3
 8003c26:	f7ff f8c3 	bl	8002db0 <LL_ADC_SetOffsetSaturation>
 8003c2a:	e17b      	b.n	8003f24 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2100      	movs	r1, #0
 8003c32:	4618      	mov	r0, r3
 8003c34:	f7ff f870 	bl	8002d18 <LL_ADC_GetOffsetChannel>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d10a      	bne.n	8003c58 <HAL_ADC_ConfigChannel+0x15c>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	2100      	movs	r1, #0
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f7ff f865 	bl	8002d18 <LL_ADC_GetOffsetChannel>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	0e9b      	lsrs	r3, r3, #26
 8003c52:	f003 021f 	and.w	r2, r3, #31
 8003c56:	e01e      	b.n	8003c96 <HAL_ADC_ConfigChannel+0x19a>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	2100      	movs	r1, #0
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f7ff f85a 	bl	8002d18 <LL_ADC_GetOffsetChannel>
 8003c64:	4603      	mov	r3, r0
 8003c66:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c6a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003c6e:	fa93 f3a3 	rbit	r3, r3
 8003c72:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003c76:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003c7a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003c7e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d101      	bne.n	8003c8a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003c86:	2320      	movs	r3, #32
 8003c88:	e004      	b.n	8003c94 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8003c8a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003c8e:	fab3 f383 	clz	r3, r3
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d105      	bne.n	8003cae <HAL_ADC_ConfigChannel+0x1b2>
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	0e9b      	lsrs	r3, r3, #26
 8003ca8:	f003 031f 	and.w	r3, r3, #31
 8003cac:	e018      	b.n	8003ce0 <HAL_ADC_ConfigChannel+0x1e4>
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003cba:	fa93 f3a3 	rbit	r3, r3
 8003cbe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003cc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003cc6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003cca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d101      	bne.n	8003cd6 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8003cd2:	2320      	movs	r3, #32
 8003cd4:	e004      	b.n	8003ce0 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003cd6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003cda:	fab3 f383 	clz	r3, r3
 8003cde:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d106      	bne.n	8003cf2 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	2100      	movs	r1, #0
 8003cec:	4618      	mov	r0, r3
 8003cee:	f7ff f829 	bl	8002d44 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	2101      	movs	r1, #1
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f7ff f80d 	bl	8002d18 <LL_ADC_GetOffsetChannel>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d10a      	bne.n	8003d1e <HAL_ADC_ConfigChannel+0x222>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	2101      	movs	r1, #1
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f7ff f802 	bl	8002d18 <LL_ADC_GetOffsetChannel>
 8003d14:	4603      	mov	r3, r0
 8003d16:	0e9b      	lsrs	r3, r3, #26
 8003d18:	f003 021f 	and.w	r2, r3, #31
 8003d1c:	e01e      	b.n	8003d5c <HAL_ADC_ConfigChannel+0x260>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	2101      	movs	r1, #1
 8003d24:	4618      	mov	r0, r3
 8003d26:	f7fe fff7 	bl	8002d18 <LL_ADC_GetOffsetChannel>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d30:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003d34:	fa93 f3a3 	rbit	r3, r3
 8003d38:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003d3c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003d40:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003d44:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d101      	bne.n	8003d50 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003d4c:	2320      	movs	r3, #32
 8003d4e:	e004      	b.n	8003d5a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003d50:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003d54:	fab3 f383 	clz	r3, r3
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d105      	bne.n	8003d74 <HAL_ADC_ConfigChannel+0x278>
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	0e9b      	lsrs	r3, r3, #26
 8003d6e:	f003 031f 	and.w	r3, r3, #31
 8003d72:	e018      	b.n	8003da6 <HAL_ADC_ConfigChannel+0x2aa>
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003d80:	fa93 f3a3 	rbit	r3, r3
 8003d84:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003d88:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d8c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003d90:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d101      	bne.n	8003d9c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003d98:	2320      	movs	r3, #32
 8003d9a:	e004      	b.n	8003da6 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003d9c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003da0:	fab3 f383 	clz	r3, r3
 8003da4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003da6:	429a      	cmp	r2, r3
 8003da8:	d106      	bne.n	8003db8 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	2200      	movs	r2, #0
 8003db0:	2101      	movs	r1, #1
 8003db2:	4618      	mov	r0, r3
 8003db4:	f7fe ffc6 	bl	8002d44 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	2102      	movs	r1, #2
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f7fe ffaa 	bl	8002d18 <LL_ADC_GetOffsetChannel>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d10a      	bne.n	8003de4 <HAL_ADC_ConfigChannel+0x2e8>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	2102      	movs	r1, #2
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f7fe ff9f 	bl	8002d18 <LL_ADC_GetOffsetChannel>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	0e9b      	lsrs	r3, r3, #26
 8003dde:	f003 021f 	and.w	r2, r3, #31
 8003de2:	e01e      	b.n	8003e22 <HAL_ADC_ConfigChannel+0x326>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	2102      	movs	r1, #2
 8003dea:	4618      	mov	r0, r3
 8003dec:	f7fe ff94 	bl	8002d18 <LL_ADC_GetOffsetChannel>
 8003df0:	4603      	mov	r3, r0
 8003df2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003df6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003dfa:	fa93 f3a3 	rbit	r3, r3
 8003dfe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003e02:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003e06:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003e0a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d101      	bne.n	8003e16 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003e12:	2320      	movs	r3, #32
 8003e14:	e004      	b.n	8003e20 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003e16:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003e1a:	fab3 f383 	clz	r3, r3
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d105      	bne.n	8003e3a <HAL_ADC_ConfigChannel+0x33e>
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	0e9b      	lsrs	r3, r3, #26
 8003e34:	f003 031f 	and.w	r3, r3, #31
 8003e38:	e016      	b.n	8003e68 <HAL_ADC_ConfigChannel+0x36c>
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e42:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003e46:	fa93 f3a3 	rbit	r3, r3
 8003e4a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003e4c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003e4e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003e52:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d101      	bne.n	8003e5e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003e5a:	2320      	movs	r3, #32
 8003e5c:	e004      	b.n	8003e68 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003e5e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003e62:	fab3 f383 	clz	r3, r3
 8003e66:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d106      	bne.n	8003e7a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	2200      	movs	r2, #0
 8003e72:	2102      	movs	r1, #2
 8003e74:	4618      	mov	r0, r3
 8003e76:	f7fe ff65 	bl	8002d44 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	2103      	movs	r1, #3
 8003e80:	4618      	mov	r0, r3
 8003e82:	f7fe ff49 	bl	8002d18 <LL_ADC_GetOffsetChannel>
 8003e86:	4603      	mov	r3, r0
 8003e88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d10a      	bne.n	8003ea6 <HAL_ADC_ConfigChannel+0x3aa>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	2103      	movs	r1, #3
 8003e96:	4618      	mov	r0, r3
 8003e98:	f7fe ff3e 	bl	8002d18 <LL_ADC_GetOffsetChannel>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	0e9b      	lsrs	r3, r3, #26
 8003ea0:	f003 021f 	and.w	r2, r3, #31
 8003ea4:	e017      	b.n	8003ed6 <HAL_ADC_ConfigChannel+0x3da>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	2103      	movs	r1, #3
 8003eac:	4618      	mov	r0, r3
 8003eae:	f7fe ff33 	bl	8002d18 <LL_ADC_GetOffsetChannel>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eb6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003eb8:	fa93 f3a3 	rbit	r3, r3
 8003ebc:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003ebe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003ec0:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003ec2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d101      	bne.n	8003ecc <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003ec8:	2320      	movs	r3, #32
 8003eca:	e003      	b.n	8003ed4 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003ecc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003ece:	fab3 f383 	clz	r3, r3
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d105      	bne.n	8003eee <HAL_ADC_ConfigChannel+0x3f2>
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	0e9b      	lsrs	r3, r3, #26
 8003ee8:	f003 031f 	and.w	r3, r3, #31
 8003eec:	e011      	b.n	8003f12 <HAL_ADC_ConfigChannel+0x416>
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ef4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003ef6:	fa93 f3a3 	rbit	r3, r3
 8003efa:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003efc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003efe:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003f00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d101      	bne.n	8003f0a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003f06:	2320      	movs	r3, #32
 8003f08:	e003      	b.n	8003f12 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003f0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f0c:	fab3 f383 	clz	r3, r3
 8003f10:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d106      	bne.n	8003f24 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	2103      	movs	r1, #3
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f7fe ff10 	bl	8002d44 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f7ff f88f 	bl	800304c <LL_ADC_IsEnabled>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	f040 813d 	bne.w	80041b0 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6818      	ldr	r0, [r3, #0]
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	6819      	ldr	r1, [r3, #0]
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	461a      	mov	r2, r3
 8003f44:	f7fe ffcc 	bl	8002ee0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	68db      	ldr	r3, [r3, #12]
 8003f4c:	4aa2      	ldr	r2, [pc, #648]	@ (80041d8 <HAL_ADC_ConfigChannel+0x6dc>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	f040 812e 	bne.w	80041b0 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d10b      	bne.n	8003f7c <HAL_ADC_ConfigChannel+0x480>
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	0e9b      	lsrs	r3, r3, #26
 8003f6a:	3301      	adds	r3, #1
 8003f6c:	f003 031f 	and.w	r3, r3, #31
 8003f70:	2b09      	cmp	r3, #9
 8003f72:	bf94      	ite	ls
 8003f74:	2301      	movls	r3, #1
 8003f76:	2300      	movhi	r3, #0
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	e019      	b.n	8003fb0 <HAL_ADC_ConfigChannel+0x4b4>
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f84:	fa93 f3a3 	rbit	r3, r3
 8003f88:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003f8a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f8c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003f8e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d101      	bne.n	8003f98 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003f94:	2320      	movs	r3, #32
 8003f96:	e003      	b.n	8003fa0 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003f98:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003f9a:	fab3 f383 	clz	r3, r3
 8003f9e:	b2db      	uxtb	r3, r3
 8003fa0:	3301      	adds	r3, #1
 8003fa2:	f003 031f 	and.w	r3, r3, #31
 8003fa6:	2b09      	cmp	r3, #9
 8003fa8:	bf94      	ite	ls
 8003faa:	2301      	movls	r3, #1
 8003fac:	2300      	movhi	r3, #0
 8003fae:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d079      	beq.n	80040a8 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d107      	bne.n	8003fd0 <HAL_ADC_ConfigChannel+0x4d4>
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	0e9b      	lsrs	r3, r3, #26
 8003fc6:	3301      	adds	r3, #1
 8003fc8:	069b      	lsls	r3, r3, #26
 8003fca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003fce:	e015      	b.n	8003ffc <HAL_ADC_ConfigChannel+0x500>
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fd6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003fd8:	fa93 f3a3 	rbit	r3, r3
 8003fdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003fde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fe0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003fe2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d101      	bne.n	8003fec <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003fe8:	2320      	movs	r3, #32
 8003fea:	e003      	b.n	8003ff4 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003fec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003fee:	fab3 f383 	clz	r3, r3
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	3301      	adds	r3, #1
 8003ff6:	069b      	lsls	r3, r3, #26
 8003ff8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004004:	2b00      	cmp	r3, #0
 8004006:	d109      	bne.n	800401c <HAL_ADC_ConfigChannel+0x520>
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	0e9b      	lsrs	r3, r3, #26
 800400e:	3301      	adds	r3, #1
 8004010:	f003 031f 	and.w	r3, r3, #31
 8004014:	2101      	movs	r1, #1
 8004016:	fa01 f303 	lsl.w	r3, r1, r3
 800401a:	e017      	b.n	800404c <HAL_ADC_ConfigChannel+0x550>
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004022:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004024:	fa93 f3a3 	rbit	r3, r3
 8004028:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800402a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800402c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800402e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004030:	2b00      	cmp	r3, #0
 8004032:	d101      	bne.n	8004038 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8004034:	2320      	movs	r3, #32
 8004036:	e003      	b.n	8004040 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8004038:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800403a:	fab3 f383 	clz	r3, r3
 800403e:	b2db      	uxtb	r3, r3
 8004040:	3301      	adds	r3, #1
 8004042:	f003 031f 	and.w	r3, r3, #31
 8004046:	2101      	movs	r1, #1
 8004048:	fa01 f303 	lsl.w	r3, r1, r3
 800404c:	ea42 0103 	orr.w	r1, r2, r3
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004058:	2b00      	cmp	r3, #0
 800405a:	d10a      	bne.n	8004072 <HAL_ADC_ConfigChannel+0x576>
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	0e9b      	lsrs	r3, r3, #26
 8004062:	3301      	adds	r3, #1
 8004064:	f003 021f 	and.w	r2, r3, #31
 8004068:	4613      	mov	r3, r2
 800406a:	005b      	lsls	r3, r3, #1
 800406c:	4413      	add	r3, r2
 800406e:	051b      	lsls	r3, r3, #20
 8004070:	e018      	b.n	80040a4 <HAL_ADC_ConfigChannel+0x5a8>
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800407a:	fa93 f3a3 	rbit	r3, r3
 800407e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004080:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004082:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8004084:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004086:	2b00      	cmp	r3, #0
 8004088:	d101      	bne.n	800408e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800408a:	2320      	movs	r3, #32
 800408c:	e003      	b.n	8004096 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800408e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004090:	fab3 f383 	clz	r3, r3
 8004094:	b2db      	uxtb	r3, r3
 8004096:	3301      	adds	r3, #1
 8004098:	f003 021f 	and.w	r2, r3, #31
 800409c:	4613      	mov	r3, r2
 800409e:	005b      	lsls	r3, r3, #1
 80040a0:	4413      	add	r3, r2
 80040a2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80040a4:	430b      	orrs	r3, r1
 80040a6:	e07e      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d107      	bne.n	80040c4 <HAL_ADC_ConfigChannel+0x5c8>
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	0e9b      	lsrs	r3, r3, #26
 80040ba:	3301      	adds	r3, #1
 80040bc:	069b      	lsls	r3, r3, #26
 80040be:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80040c2:	e015      	b.n	80040f0 <HAL_ADC_ConfigChannel+0x5f4>
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040cc:	fa93 f3a3 	rbit	r3, r3
 80040d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80040d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040d4:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80040d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d101      	bne.n	80040e0 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80040dc:	2320      	movs	r3, #32
 80040de:	e003      	b.n	80040e8 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80040e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040e2:	fab3 f383 	clz	r3, r3
 80040e6:	b2db      	uxtb	r3, r3
 80040e8:	3301      	adds	r3, #1
 80040ea:	069b      	lsls	r3, r3, #26
 80040ec:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d109      	bne.n	8004110 <HAL_ADC_ConfigChannel+0x614>
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	0e9b      	lsrs	r3, r3, #26
 8004102:	3301      	adds	r3, #1
 8004104:	f003 031f 	and.w	r3, r3, #31
 8004108:	2101      	movs	r1, #1
 800410a:	fa01 f303 	lsl.w	r3, r1, r3
 800410e:	e017      	b.n	8004140 <HAL_ADC_ConfigChannel+0x644>
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004116:	6a3b      	ldr	r3, [r7, #32]
 8004118:	fa93 f3a3 	rbit	r3, r3
 800411c:	61fb      	str	r3, [r7, #28]
  return result;
 800411e:	69fb      	ldr	r3, [r7, #28]
 8004120:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004124:	2b00      	cmp	r3, #0
 8004126:	d101      	bne.n	800412c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8004128:	2320      	movs	r3, #32
 800412a:	e003      	b.n	8004134 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800412c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800412e:	fab3 f383 	clz	r3, r3
 8004132:	b2db      	uxtb	r3, r3
 8004134:	3301      	adds	r3, #1
 8004136:	f003 031f 	and.w	r3, r3, #31
 800413a:	2101      	movs	r1, #1
 800413c:	fa01 f303 	lsl.w	r3, r1, r3
 8004140:	ea42 0103 	orr.w	r1, r2, r3
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800414c:	2b00      	cmp	r3, #0
 800414e:	d10d      	bne.n	800416c <HAL_ADC_ConfigChannel+0x670>
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	0e9b      	lsrs	r3, r3, #26
 8004156:	3301      	adds	r3, #1
 8004158:	f003 021f 	and.w	r2, r3, #31
 800415c:	4613      	mov	r3, r2
 800415e:	005b      	lsls	r3, r3, #1
 8004160:	4413      	add	r3, r2
 8004162:	3b1e      	subs	r3, #30
 8004164:	051b      	lsls	r3, r3, #20
 8004166:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800416a:	e01b      	b.n	80041a4 <HAL_ADC_ConfigChannel+0x6a8>
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	fa93 f3a3 	rbit	r3, r3
 8004178:	613b      	str	r3, [r7, #16]
  return result;
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800417e:	69bb      	ldr	r3, [r7, #24]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d101      	bne.n	8004188 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8004184:	2320      	movs	r3, #32
 8004186:	e003      	b.n	8004190 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8004188:	69bb      	ldr	r3, [r7, #24]
 800418a:	fab3 f383 	clz	r3, r3
 800418e:	b2db      	uxtb	r3, r3
 8004190:	3301      	adds	r3, #1
 8004192:	f003 021f 	and.w	r2, r3, #31
 8004196:	4613      	mov	r3, r2
 8004198:	005b      	lsls	r3, r3, #1
 800419a:	4413      	add	r3, r2
 800419c:	3b1e      	subs	r3, #30
 800419e:	051b      	lsls	r3, r3, #20
 80041a0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041a4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80041a6:	683a      	ldr	r2, [r7, #0]
 80041a8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041aa:	4619      	mov	r1, r3
 80041ac:	f7fe fe6d 	bl	8002e8a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	681a      	ldr	r2, [r3, #0]
 80041b4:	4b09      	ldr	r3, [pc, #36]	@ (80041dc <HAL_ADC_ConfigChannel+0x6e0>)
 80041b6:	4013      	ands	r3, r2
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	f000 80be 	beq.w	800433a <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80041c6:	d004      	beq.n	80041d2 <HAL_ADC_ConfigChannel+0x6d6>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a04      	ldr	r2, [pc, #16]	@ (80041e0 <HAL_ADC_ConfigChannel+0x6e4>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d10a      	bne.n	80041e8 <HAL_ADC_ConfigChannel+0x6ec>
 80041d2:	4b04      	ldr	r3, [pc, #16]	@ (80041e4 <HAL_ADC_ConfigChannel+0x6e8>)
 80041d4:	e009      	b.n	80041ea <HAL_ADC_ConfigChannel+0x6ee>
 80041d6:	bf00      	nop
 80041d8:	407f0000 	.word	0x407f0000
 80041dc:	80080000 	.word	0x80080000
 80041e0:	50000100 	.word	0x50000100
 80041e4:	50000300 	.word	0x50000300
 80041e8:	4b59      	ldr	r3, [pc, #356]	@ (8004350 <HAL_ADC_ConfigChannel+0x854>)
 80041ea:	4618      	mov	r0, r3
 80041ec:	f7fe fd62 	bl	8002cb4 <LL_ADC_GetCommonPathInternalCh>
 80041f0:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a56      	ldr	r2, [pc, #344]	@ (8004354 <HAL_ADC_ConfigChannel+0x858>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d004      	beq.n	8004208 <HAL_ADC_ConfigChannel+0x70c>
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a55      	ldr	r2, [pc, #340]	@ (8004358 <HAL_ADC_ConfigChannel+0x85c>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d13a      	bne.n	800427e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004208:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800420c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d134      	bne.n	800427e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800421c:	d005      	beq.n	800422a <HAL_ADC_ConfigChannel+0x72e>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a4e      	ldr	r2, [pc, #312]	@ (800435c <HAL_ADC_ConfigChannel+0x860>)
 8004224:	4293      	cmp	r3, r2
 8004226:	f040 8085 	bne.w	8004334 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004232:	d004      	beq.n	800423e <HAL_ADC_ConfigChannel+0x742>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a49      	ldr	r2, [pc, #292]	@ (8004360 <HAL_ADC_ConfigChannel+0x864>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d101      	bne.n	8004242 <HAL_ADC_ConfigChannel+0x746>
 800423e:	4a49      	ldr	r2, [pc, #292]	@ (8004364 <HAL_ADC_ConfigChannel+0x868>)
 8004240:	e000      	b.n	8004244 <HAL_ADC_ConfigChannel+0x748>
 8004242:	4a43      	ldr	r2, [pc, #268]	@ (8004350 <HAL_ADC_ConfigChannel+0x854>)
 8004244:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004248:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800424c:	4619      	mov	r1, r3
 800424e:	4610      	mov	r0, r2
 8004250:	f7fe fd1d 	bl	8002c8e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004254:	4b44      	ldr	r3, [pc, #272]	@ (8004368 <HAL_ADC_ConfigChannel+0x86c>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	099b      	lsrs	r3, r3, #6
 800425a:	4a44      	ldr	r2, [pc, #272]	@ (800436c <HAL_ADC_ConfigChannel+0x870>)
 800425c:	fba2 2303 	umull	r2, r3, r2, r3
 8004260:	099b      	lsrs	r3, r3, #6
 8004262:	1c5a      	adds	r2, r3, #1
 8004264:	4613      	mov	r3, r2
 8004266:	005b      	lsls	r3, r3, #1
 8004268:	4413      	add	r3, r2
 800426a:	009b      	lsls	r3, r3, #2
 800426c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800426e:	e002      	b.n	8004276 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	3b01      	subs	r3, #1
 8004274:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d1f9      	bne.n	8004270 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800427c:	e05a      	b.n	8004334 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a3b      	ldr	r2, [pc, #236]	@ (8004370 <HAL_ADC_ConfigChannel+0x874>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d125      	bne.n	80042d4 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004288:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800428c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d11f      	bne.n	80042d4 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a31      	ldr	r2, [pc, #196]	@ (8004360 <HAL_ADC_ConfigChannel+0x864>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d104      	bne.n	80042a8 <HAL_ADC_ConfigChannel+0x7ac>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a34      	ldr	r2, [pc, #208]	@ (8004374 <HAL_ADC_ConfigChannel+0x878>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d047      	beq.n	8004338 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80042b0:	d004      	beq.n	80042bc <HAL_ADC_ConfigChannel+0x7c0>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a2a      	ldr	r2, [pc, #168]	@ (8004360 <HAL_ADC_ConfigChannel+0x864>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d101      	bne.n	80042c0 <HAL_ADC_ConfigChannel+0x7c4>
 80042bc:	4a29      	ldr	r2, [pc, #164]	@ (8004364 <HAL_ADC_ConfigChannel+0x868>)
 80042be:	e000      	b.n	80042c2 <HAL_ADC_ConfigChannel+0x7c6>
 80042c0:	4a23      	ldr	r2, [pc, #140]	@ (8004350 <HAL_ADC_ConfigChannel+0x854>)
 80042c2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80042c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80042ca:	4619      	mov	r1, r3
 80042cc:	4610      	mov	r0, r2
 80042ce:	f7fe fcde 	bl	8002c8e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80042d2:	e031      	b.n	8004338 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a27      	ldr	r2, [pc, #156]	@ (8004378 <HAL_ADC_ConfigChannel+0x87c>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d12d      	bne.n	800433a <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80042de:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80042e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d127      	bne.n	800433a <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a1c      	ldr	r2, [pc, #112]	@ (8004360 <HAL_ADC_ConfigChannel+0x864>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d022      	beq.n	800433a <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80042fc:	d004      	beq.n	8004308 <HAL_ADC_ConfigChannel+0x80c>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a17      	ldr	r2, [pc, #92]	@ (8004360 <HAL_ADC_ConfigChannel+0x864>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d101      	bne.n	800430c <HAL_ADC_ConfigChannel+0x810>
 8004308:	4a16      	ldr	r2, [pc, #88]	@ (8004364 <HAL_ADC_ConfigChannel+0x868>)
 800430a:	e000      	b.n	800430e <HAL_ADC_ConfigChannel+0x812>
 800430c:	4a10      	ldr	r2, [pc, #64]	@ (8004350 <HAL_ADC_ConfigChannel+0x854>)
 800430e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004312:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004316:	4619      	mov	r1, r3
 8004318:	4610      	mov	r0, r2
 800431a:	f7fe fcb8 	bl	8002c8e <LL_ADC_SetCommonPathInternalCh>
 800431e:	e00c      	b.n	800433a <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004324:	f043 0220 	orr.w	r2, r3, #32
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8004332:	e002      	b.n	800433a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004334:	bf00      	nop
 8004336:	e000      	b.n	800433a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004338:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2200      	movs	r2, #0
 800433e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004342:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004346:	4618      	mov	r0, r3
 8004348:	37d8      	adds	r7, #216	@ 0xd8
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}
 800434e:	bf00      	nop
 8004350:	50000700 	.word	0x50000700
 8004354:	c3210000 	.word	0xc3210000
 8004358:	90c00010 	.word	0x90c00010
 800435c:	50000600 	.word	0x50000600
 8004360:	50000100 	.word	0x50000100
 8004364:	50000300 	.word	0x50000300
 8004368:	20000004 	.word	0x20000004
 800436c:	053e2d63 	.word	0x053e2d63
 8004370:	c7520000 	.word	0xc7520000
 8004374:	50000500 	.word	0x50000500
 8004378:	cb840000 	.word	0xcb840000

0800437c <HAL_ADC_GetState>:
  *           " if ((HAL_ADC_GetState(hadc1) & HAL_ADC_STATE_AWD1) != 0UL) "
  * @param hadc ADC handle
  * @retval ADC handle state (bitfield on 32 bits)
  */
uint32_t HAL_ADC_GetState(const ADC_HandleTypeDef *hadc)
{
 800437c:	b480      	push	{r7}
 800437e:	b083      	sub	sp, #12
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Return ADC handle state */
  return hadc->State;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
}
 8004388:	4618      	mov	r0, r3
 800438a:	370c      	adds	r7, #12
 800438c:	46bd      	mov	sp, r7
 800438e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004392:	4770      	bx	lr

08004394 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b088      	sub	sp, #32
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800439e:	2300      	movs	r3, #0
 80043a0:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4618      	mov	r0, r3
 80043ac:	f7fe fe9c 	bl	80030e8 <LL_ADC_REG_IsConversionOngoing>
 80043b0:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4618      	mov	r0, r3
 80043b8:	f7fe febd 	bl	8003136 <LL_ADC_INJ_IsConversionOngoing>
 80043bc:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d103      	bne.n	80043cc <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	f000 8098 	beq.w	80044fc <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d02a      	beq.n	8004430 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	7f5b      	ldrb	r3, [r3, #29]
 80043de:	2b01      	cmp	r3, #1
 80043e0:	d126      	bne.n	8004430 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	7f1b      	ldrb	r3, [r3, #28]
 80043e6:	2b01      	cmp	r3, #1
 80043e8:	d122      	bne.n	8004430 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80043ea:	2301      	movs	r3, #1
 80043ec:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80043ee:	e014      	b.n	800441a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	4a45      	ldr	r2, [pc, #276]	@ (8004508 <ADC_ConversionStop+0x174>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d90d      	bls.n	8004414 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043fc:	f043 0210 	orr.w	r2, r3, #16
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004408:	f043 0201 	orr.w	r2, r3, #1
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004410:	2301      	movs	r3, #1
 8004412:	e074      	b.n	80044fe <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004414:	69fb      	ldr	r3, [r7, #28]
 8004416:	3301      	adds	r3, #1
 8004418:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004424:	2b40      	cmp	r3, #64	@ 0x40
 8004426:	d1e3      	bne.n	80043f0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2240      	movs	r2, #64	@ 0x40
 800442e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8004430:	69bb      	ldr	r3, [r7, #24]
 8004432:	2b02      	cmp	r3, #2
 8004434:	d014      	beq.n	8004460 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4618      	mov	r0, r3
 800443c:	f7fe fe54 	bl	80030e8 <LL_ADC_REG_IsConversionOngoing>
 8004440:	4603      	mov	r3, r0
 8004442:	2b00      	cmp	r3, #0
 8004444:	d00c      	beq.n	8004460 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4618      	mov	r0, r3
 800444c:	f7fe fe11 	bl	8003072 <LL_ADC_IsDisableOngoing>
 8004450:	4603      	mov	r3, r0
 8004452:	2b00      	cmp	r3, #0
 8004454:	d104      	bne.n	8004460 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4618      	mov	r0, r3
 800445c:	f7fe fe30 	bl	80030c0 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8004460:	69bb      	ldr	r3, [r7, #24]
 8004462:	2b01      	cmp	r3, #1
 8004464:	d014      	beq.n	8004490 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4618      	mov	r0, r3
 800446c:	f7fe fe63 	bl	8003136 <LL_ADC_INJ_IsConversionOngoing>
 8004470:	4603      	mov	r3, r0
 8004472:	2b00      	cmp	r3, #0
 8004474:	d00c      	beq.n	8004490 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4618      	mov	r0, r3
 800447c:	f7fe fdf9 	bl	8003072 <LL_ADC_IsDisableOngoing>
 8004480:	4603      	mov	r3, r0
 8004482:	2b00      	cmp	r3, #0
 8004484:	d104      	bne.n	8004490 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4618      	mov	r0, r3
 800448c:	f7fe fe3f 	bl	800310e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8004490:	69bb      	ldr	r3, [r7, #24]
 8004492:	2b02      	cmp	r3, #2
 8004494:	d005      	beq.n	80044a2 <ADC_ConversionStop+0x10e>
 8004496:	69bb      	ldr	r3, [r7, #24]
 8004498:	2b03      	cmp	r3, #3
 800449a:	d105      	bne.n	80044a8 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800449c:	230c      	movs	r3, #12
 800449e:	617b      	str	r3, [r7, #20]
        break;
 80044a0:	e005      	b.n	80044ae <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80044a2:	2308      	movs	r3, #8
 80044a4:	617b      	str	r3, [r7, #20]
        break;
 80044a6:	e002      	b.n	80044ae <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80044a8:	2304      	movs	r3, #4
 80044aa:	617b      	str	r3, [r7, #20]
        break;
 80044ac:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80044ae:	f7fe fbad 	bl	8002c0c <HAL_GetTick>
 80044b2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80044b4:	e01b      	b.n	80044ee <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80044b6:	f7fe fba9 	bl	8002c0c <HAL_GetTick>
 80044ba:	4602      	mov	r2, r0
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	1ad3      	subs	r3, r2, r3
 80044c0:	2b05      	cmp	r3, #5
 80044c2:	d914      	bls.n	80044ee <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	689a      	ldr	r2, [r3, #8]
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	4013      	ands	r3, r2
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d00d      	beq.n	80044ee <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044d6:	f043 0210 	orr.w	r2, r3, #16
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044e2:	f043 0201 	orr.w	r2, r3, #1
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e007      	b.n	80044fe <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	689a      	ldr	r2, [r3, #8]
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	4013      	ands	r3, r2
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d1dc      	bne.n	80044b6 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80044fc:	2300      	movs	r3, #0
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3720      	adds	r7, #32
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}
 8004506:	bf00      	nop
 8004508:	a33fffff 	.word	0xa33fffff

0800450c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b084      	sub	sp, #16
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004514:	2300      	movs	r3, #0
 8004516:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4618      	mov	r0, r3
 800451e:	f7fe fd95 	bl	800304c <LL_ADC_IsEnabled>
 8004522:	4603      	mov	r3, r0
 8004524:	2b00      	cmp	r3, #0
 8004526:	d176      	bne.n	8004616 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	689a      	ldr	r2, [r3, #8]
 800452e:	4b3c      	ldr	r3, [pc, #240]	@ (8004620 <ADC_Enable+0x114>)
 8004530:	4013      	ands	r3, r2
 8004532:	2b00      	cmp	r3, #0
 8004534:	d00d      	beq.n	8004552 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800453a:	f043 0210 	orr.w	r2, r3, #16
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004546:	f043 0201 	orr.w	r2, r3, #1
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	e062      	b.n	8004618 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4618      	mov	r0, r3
 8004558:	f7fe fd50 	bl	8002ffc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004564:	d004      	beq.n	8004570 <ADC_Enable+0x64>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a2e      	ldr	r2, [pc, #184]	@ (8004624 <ADC_Enable+0x118>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d101      	bne.n	8004574 <ADC_Enable+0x68>
 8004570:	4b2d      	ldr	r3, [pc, #180]	@ (8004628 <ADC_Enable+0x11c>)
 8004572:	e000      	b.n	8004576 <ADC_Enable+0x6a>
 8004574:	4b2d      	ldr	r3, [pc, #180]	@ (800462c <ADC_Enable+0x120>)
 8004576:	4618      	mov	r0, r3
 8004578:	f7fe fb9c 	bl	8002cb4 <LL_ADC_GetCommonPathInternalCh>
 800457c:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800457e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004582:	2b00      	cmp	r3, #0
 8004584:	d013      	beq.n	80045ae <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004586:	4b2a      	ldr	r3, [pc, #168]	@ (8004630 <ADC_Enable+0x124>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	099b      	lsrs	r3, r3, #6
 800458c:	4a29      	ldr	r2, [pc, #164]	@ (8004634 <ADC_Enable+0x128>)
 800458e:	fba2 2303 	umull	r2, r3, r2, r3
 8004592:	099b      	lsrs	r3, r3, #6
 8004594:	1c5a      	adds	r2, r3, #1
 8004596:	4613      	mov	r3, r2
 8004598:	005b      	lsls	r3, r3, #1
 800459a:	4413      	add	r3, r2
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80045a0:	e002      	b.n	80045a8 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	3b01      	subs	r3, #1
 80045a6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d1f9      	bne.n	80045a2 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80045ae:	f7fe fb2d 	bl	8002c0c <HAL_GetTick>
 80045b2:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045b4:	e028      	b.n	8004608 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4618      	mov	r0, r3
 80045bc:	f7fe fd46 	bl	800304c <LL_ADC_IsEnabled>
 80045c0:	4603      	mov	r3, r0
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d104      	bne.n	80045d0 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4618      	mov	r0, r3
 80045cc:	f7fe fd16 	bl	8002ffc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80045d0:	f7fe fb1c 	bl	8002c0c <HAL_GetTick>
 80045d4:	4602      	mov	r2, r0
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	1ad3      	subs	r3, r2, r3
 80045da:	2b02      	cmp	r3, #2
 80045dc:	d914      	bls.n	8004608 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0301 	and.w	r3, r3, #1
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d00d      	beq.n	8004608 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045f0:	f043 0210 	orr.w	r2, r3, #16
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045fc:	f043 0201 	orr.w	r2, r3, #1
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	e007      	b.n	8004618 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 0301 	and.w	r3, r3, #1
 8004612:	2b01      	cmp	r3, #1
 8004614:	d1cf      	bne.n	80045b6 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004616:	2300      	movs	r3, #0
}
 8004618:	4618      	mov	r0, r3
 800461a:	3710      	adds	r7, #16
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}
 8004620:	8000003f 	.word	0x8000003f
 8004624:	50000100 	.word	0x50000100
 8004628:	50000300 	.word	0x50000300
 800462c:	50000700 	.word	0x50000700
 8004630:	20000004 	.word	0x20000004
 8004634:	053e2d63 	.word	0x053e2d63

08004638 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b084      	sub	sp, #16
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4618      	mov	r0, r3
 8004646:	f7fe fd14 	bl	8003072 <LL_ADC_IsDisableOngoing>
 800464a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4618      	mov	r0, r3
 8004652:	f7fe fcfb 	bl	800304c <LL_ADC_IsEnabled>
 8004656:	4603      	mov	r3, r0
 8004658:	2b00      	cmp	r3, #0
 800465a:	d047      	beq.n	80046ec <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d144      	bne.n	80046ec <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	f003 030d 	and.w	r3, r3, #13
 800466c:	2b01      	cmp	r3, #1
 800466e:	d10c      	bne.n	800468a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4618      	mov	r0, r3
 8004676:	f7fe fcd5 	bl	8003024 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	2203      	movs	r2, #3
 8004680:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004682:	f7fe fac3 	bl	8002c0c <HAL_GetTick>
 8004686:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004688:	e029      	b.n	80046de <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800468e:	f043 0210 	orr.w	r2, r3, #16
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800469a:	f043 0201 	orr.w	r2, r3, #1
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e023      	b.n	80046ee <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80046a6:	f7fe fab1 	bl	8002c0c <HAL_GetTick>
 80046aa:	4602      	mov	r2, r0
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	1ad3      	subs	r3, r2, r3
 80046b0:	2b02      	cmp	r3, #2
 80046b2:	d914      	bls.n	80046de <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	f003 0301 	and.w	r3, r3, #1
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d00d      	beq.n	80046de <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046c6:	f043 0210 	orr.w	r2, r3, #16
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046d2:	f043 0201 	orr.w	r2, r3, #1
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	e007      	b.n	80046ee <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	f003 0301 	and.w	r3, r3, #1
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d1dc      	bne.n	80046a6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80046ec:	2300      	movs	r3, #0
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	3710      	adds	r7, #16
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}

080046f6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80046f6:	b580      	push	{r7, lr}
 80046f8:	b084      	sub	sp, #16
 80046fa:	af00      	add	r7, sp, #0
 80046fc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004702:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004708:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800470c:	2b00      	cmp	r3, #0
 800470e:	d14b      	bne.n	80047a8 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004714:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f003 0308 	and.w	r3, r3, #8
 8004726:	2b00      	cmp	r3, #0
 8004728:	d021      	beq.n	800476e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4618      	mov	r0, r3
 8004730:	f7fe fb6c 	bl	8002e0c <LL_ADC_REG_IsTriggerSourceSWStart>
 8004734:	4603      	mov	r3, r0
 8004736:	2b00      	cmp	r3, #0
 8004738:	d032      	beq.n	80047a0 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	68db      	ldr	r3, [r3, #12]
 8004740:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004744:	2b00      	cmp	r3, #0
 8004746:	d12b      	bne.n	80047a0 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800474c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004758:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800475c:	2b00      	cmp	r3, #0
 800475e:	d11f      	bne.n	80047a0 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004764:	f043 0201 	orr.w	r2, r3, #1
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800476c:	e018      	b.n	80047a0 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	68db      	ldr	r3, [r3, #12]
 8004774:	f003 0302 	and.w	r3, r3, #2
 8004778:	2b00      	cmp	r3, #0
 800477a:	d111      	bne.n	80047a0 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004780:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800478c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004790:	2b00      	cmp	r3, #0
 8004792:	d105      	bne.n	80047a0 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004798:	f043 0201 	orr.w	r2, r3, #1
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80047a0:	68f8      	ldr	r0, [r7, #12]
 80047a2:	f7fc fe35 	bl	8001410 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80047a6:	e00e      	b.n	80047c6 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047ac:	f003 0310 	and.w	r3, r3, #16
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d003      	beq.n	80047bc <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80047b4:	68f8      	ldr	r0, [r7, #12]
 80047b6:	f7ff f996 	bl	8003ae6 <HAL_ADC_ErrorCallback>
}
 80047ba:	e004      	b.n	80047c6 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	4798      	blx	r3
}
 80047c6:	bf00      	nop
 80047c8:	3710      	adds	r7, #16
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}

080047ce <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80047ce:	b580      	push	{r7, lr}
 80047d0:	b084      	sub	sp, #16
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047da:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80047dc:	68f8      	ldr	r0, [r7, #12]
 80047de:	f7ff f978 	bl	8003ad2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80047e2:	bf00      	nop
 80047e4:	3710      	adds	r7, #16
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}

080047ea <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80047ea:	b580      	push	{r7, lr}
 80047ec:	b084      	sub	sp, #16
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047f6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047fc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004808:	f043 0204 	orr.w	r2, r3, #4
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004810:	68f8      	ldr	r0, [r7, #12]
 8004812:	f7ff f968 	bl	8003ae6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004816:	bf00      	nop
 8004818:	3710      	adds	r7, #16
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}

0800481e <LL_ADC_IsEnabled>:
{
 800481e:	b480      	push	{r7}
 8004820:	b083      	sub	sp, #12
 8004822:	af00      	add	r7, sp, #0
 8004824:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	f003 0301 	and.w	r3, r3, #1
 800482e:	2b01      	cmp	r3, #1
 8004830:	d101      	bne.n	8004836 <LL_ADC_IsEnabled+0x18>
 8004832:	2301      	movs	r3, #1
 8004834:	e000      	b.n	8004838 <LL_ADC_IsEnabled+0x1a>
 8004836:	2300      	movs	r3, #0
}
 8004838:	4618      	mov	r0, r3
 800483a:	370c      	adds	r7, #12
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr

08004844 <LL_ADC_REG_IsConversionOngoing>:
{
 8004844:	b480      	push	{r7}
 8004846:	b083      	sub	sp, #12
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	f003 0304 	and.w	r3, r3, #4
 8004854:	2b04      	cmp	r3, #4
 8004856:	d101      	bne.n	800485c <LL_ADC_REG_IsConversionOngoing+0x18>
 8004858:	2301      	movs	r3, #1
 800485a:	e000      	b.n	800485e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800485c:	2300      	movs	r3, #0
}
 800485e:	4618      	mov	r0, r3
 8004860:	370c      	adds	r7, #12
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr
	...

0800486c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800486c:	b590      	push	{r4, r7, lr}
 800486e:	b0a1      	sub	sp, #132	@ 0x84
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
 8004874:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004876:	2300      	movs	r3, #0
 8004878:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004882:	2b01      	cmp	r3, #1
 8004884:	d101      	bne.n	800488a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004886:	2302      	movs	r3, #2
 8004888:	e0e7      	b.n	8004a5a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2201      	movs	r2, #1
 800488e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004892:	2300      	movs	r3, #0
 8004894:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004896:	2300      	movs	r3, #0
 8004898:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80048a2:	d102      	bne.n	80048aa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80048a4:	4b6f      	ldr	r3, [pc, #444]	@ (8004a64 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80048a6:	60bb      	str	r3, [r7, #8]
 80048a8:	e009      	b.n	80048be <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a6e      	ldr	r2, [pc, #440]	@ (8004a68 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d102      	bne.n	80048ba <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80048b4:	4b6d      	ldr	r3, [pc, #436]	@ (8004a6c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80048b6:	60bb      	str	r3, [r7, #8]
 80048b8:	e001      	b.n	80048be <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80048ba:	2300      	movs	r3, #0
 80048bc:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d10b      	bne.n	80048dc <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048c8:	f043 0220 	orr.w	r2, r3, #32
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2200      	movs	r2, #0
 80048d4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	e0be      	b.n	8004a5a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	4618      	mov	r0, r3
 80048e0:	f7ff ffb0 	bl	8004844 <LL_ADC_REG_IsConversionOngoing>
 80048e4:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4618      	mov	r0, r3
 80048ec:	f7ff ffaa 	bl	8004844 <LL_ADC_REG_IsConversionOngoing>
 80048f0:	4603      	mov	r3, r0
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	f040 80a0 	bne.w	8004a38 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80048f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	f040 809c 	bne.w	8004a38 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004908:	d004      	beq.n	8004914 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4a55      	ldr	r2, [pc, #340]	@ (8004a64 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d101      	bne.n	8004918 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8004914:	4b56      	ldr	r3, [pc, #344]	@ (8004a70 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8004916:	e000      	b.n	800491a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004918:	4b56      	ldr	r3, [pc, #344]	@ (8004a74 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800491a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d04b      	beq.n	80049bc <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004924:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004926:	689b      	ldr	r3, [r3, #8]
 8004928:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	6859      	ldr	r1, [r3, #4]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004936:	035b      	lsls	r3, r3, #13
 8004938:	430b      	orrs	r3, r1
 800493a:	431a      	orrs	r2, r3
 800493c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800493e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004948:	d004      	beq.n	8004954 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a45      	ldr	r2, [pc, #276]	@ (8004a64 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d10f      	bne.n	8004974 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8004954:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004958:	f7ff ff61 	bl	800481e <LL_ADC_IsEnabled>
 800495c:	4604      	mov	r4, r0
 800495e:	4841      	ldr	r0, [pc, #260]	@ (8004a64 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004960:	f7ff ff5d 	bl	800481e <LL_ADC_IsEnabled>
 8004964:	4603      	mov	r3, r0
 8004966:	4323      	orrs	r3, r4
 8004968:	2b00      	cmp	r3, #0
 800496a:	bf0c      	ite	eq
 800496c:	2301      	moveq	r3, #1
 800496e:	2300      	movne	r3, #0
 8004970:	b2db      	uxtb	r3, r3
 8004972:	e012      	b.n	800499a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8004974:	483c      	ldr	r0, [pc, #240]	@ (8004a68 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004976:	f7ff ff52 	bl	800481e <LL_ADC_IsEnabled>
 800497a:	4604      	mov	r4, r0
 800497c:	483b      	ldr	r0, [pc, #236]	@ (8004a6c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800497e:	f7ff ff4e 	bl	800481e <LL_ADC_IsEnabled>
 8004982:	4603      	mov	r3, r0
 8004984:	431c      	orrs	r4, r3
 8004986:	483c      	ldr	r0, [pc, #240]	@ (8004a78 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004988:	f7ff ff49 	bl	800481e <LL_ADC_IsEnabled>
 800498c:	4603      	mov	r3, r0
 800498e:	4323      	orrs	r3, r4
 8004990:	2b00      	cmp	r3, #0
 8004992:	bf0c      	ite	eq
 8004994:	2301      	moveq	r3, #1
 8004996:	2300      	movne	r3, #0
 8004998:	b2db      	uxtb	r3, r3
 800499a:	2b00      	cmp	r3, #0
 800499c:	d056      	beq.n	8004a4c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800499e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80049a6:	f023 030f 	bic.w	r3, r3, #15
 80049aa:	683a      	ldr	r2, [r7, #0]
 80049ac:	6811      	ldr	r1, [r2, #0]
 80049ae:	683a      	ldr	r2, [r7, #0]
 80049b0:	6892      	ldr	r2, [r2, #8]
 80049b2:	430a      	orrs	r2, r1
 80049b4:	431a      	orrs	r2, r3
 80049b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80049b8:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80049ba:	e047      	b.n	8004a4c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80049bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80049c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80049c6:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80049d0:	d004      	beq.n	80049dc <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a23      	ldr	r2, [pc, #140]	@ (8004a64 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d10f      	bne.n	80049fc <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80049dc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80049e0:	f7ff ff1d 	bl	800481e <LL_ADC_IsEnabled>
 80049e4:	4604      	mov	r4, r0
 80049e6:	481f      	ldr	r0, [pc, #124]	@ (8004a64 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80049e8:	f7ff ff19 	bl	800481e <LL_ADC_IsEnabled>
 80049ec:	4603      	mov	r3, r0
 80049ee:	4323      	orrs	r3, r4
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	bf0c      	ite	eq
 80049f4:	2301      	moveq	r3, #1
 80049f6:	2300      	movne	r3, #0
 80049f8:	b2db      	uxtb	r3, r3
 80049fa:	e012      	b.n	8004a22 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80049fc:	481a      	ldr	r0, [pc, #104]	@ (8004a68 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80049fe:	f7ff ff0e 	bl	800481e <LL_ADC_IsEnabled>
 8004a02:	4604      	mov	r4, r0
 8004a04:	4819      	ldr	r0, [pc, #100]	@ (8004a6c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004a06:	f7ff ff0a 	bl	800481e <LL_ADC_IsEnabled>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	431c      	orrs	r4, r3
 8004a0e:	481a      	ldr	r0, [pc, #104]	@ (8004a78 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004a10:	f7ff ff05 	bl	800481e <LL_ADC_IsEnabled>
 8004a14:	4603      	mov	r3, r0
 8004a16:	4323      	orrs	r3, r4
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	bf0c      	ite	eq
 8004a1c:	2301      	moveq	r3, #1
 8004a1e:	2300      	movne	r3, #0
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d012      	beq.n	8004a4c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004a26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004a2e:	f023 030f 	bic.w	r3, r3, #15
 8004a32:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004a34:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004a36:	e009      	b.n	8004a4c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a3c:	f043 0220 	orr.w	r2, r3, #32
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004a44:	2301      	movs	r3, #1
 8004a46:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004a4a:	e000      	b.n	8004a4e <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004a4c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2200      	movs	r2, #0
 8004a52:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004a56:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3784      	adds	r7, #132	@ 0x84
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd90      	pop	{r4, r7, pc}
 8004a62:	bf00      	nop
 8004a64:	50000100 	.word	0x50000100
 8004a68:	50000400 	.word	0x50000400
 8004a6c:	50000500 	.word	0x50000500
 8004a70:	50000300 	.word	0x50000300
 8004a74:	50000700 	.word	0x50000700
 8004a78:	50000600 	.word	0x50000600

08004a7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b085      	sub	sp, #20
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	f003 0307 	and.w	r3, r3, #7
 8004a8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8004ac0 <__NVIC_SetPriorityGrouping+0x44>)
 8004a8e:	68db      	ldr	r3, [r3, #12]
 8004a90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a92:	68ba      	ldr	r2, [r7, #8]
 8004a94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004a98:	4013      	ands	r3, r2
 8004a9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004aa4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004aa8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004aac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004aae:	4a04      	ldr	r2, [pc, #16]	@ (8004ac0 <__NVIC_SetPriorityGrouping+0x44>)
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	60d3      	str	r3, [r2, #12]
}
 8004ab4:	bf00      	nop
 8004ab6:	3714      	adds	r7, #20
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abe:	4770      	bx	lr
 8004ac0:	e000ed00 	.word	0xe000ed00

08004ac4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004ac8:	4b04      	ldr	r3, [pc, #16]	@ (8004adc <__NVIC_GetPriorityGrouping+0x18>)
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	0a1b      	lsrs	r3, r3, #8
 8004ace:	f003 0307 	and.w	r3, r3, #7
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ada:	4770      	bx	lr
 8004adc:	e000ed00 	.word	0xe000ed00

08004ae0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b083      	sub	sp, #12
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	db0b      	blt.n	8004b0a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004af2:	79fb      	ldrb	r3, [r7, #7]
 8004af4:	f003 021f 	and.w	r2, r3, #31
 8004af8:	4907      	ldr	r1, [pc, #28]	@ (8004b18 <__NVIC_EnableIRQ+0x38>)
 8004afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004afe:	095b      	lsrs	r3, r3, #5
 8004b00:	2001      	movs	r0, #1
 8004b02:	fa00 f202 	lsl.w	r2, r0, r2
 8004b06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004b0a:	bf00      	nop
 8004b0c:	370c      	adds	r7, #12
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr
 8004b16:	bf00      	nop
 8004b18:	e000e100 	.word	0xe000e100

08004b1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b083      	sub	sp, #12
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	4603      	mov	r3, r0
 8004b24:	6039      	str	r1, [r7, #0]
 8004b26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	db0a      	blt.n	8004b46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	b2da      	uxtb	r2, r3
 8004b34:	490c      	ldr	r1, [pc, #48]	@ (8004b68 <__NVIC_SetPriority+0x4c>)
 8004b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b3a:	0112      	lsls	r2, r2, #4
 8004b3c:	b2d2      	uxtb	r2, r2
 8004b3e:	440b      	add	r3, r1
 8004b40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004b44:	e00a      	b.n	8004b5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	b2da      	uxtb	r2, r3
 8004b4a:	4908      	ldr	r1, [pc, #32]	@ (8004b6c <__NVIC_SetPriority+0x50>)
 8004b4c:	79fb      	ldrb	r3, [r7, #7]
 8004b4e:	f003 030f 	and.w	r3, r3, #15
 8004b52:	3b04      	subs	r3, #4
 8004b54:	0112      	lsls	r2, r2, #4
 8004b56:	b2d2      	uxtb	r2, r2
 8004b58:	440b      	add	r3, r1
 8004b5a:	761a      	strb	r2, [r3, #24]
}
 8004b5c:	bf00      	nop
 8004b5e:	370c      	adds	r7, #12
 8004b60:	46bd      	mov	sp, r7
 8004b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b66:	4770      	bx	lr
 8004b68:	e000e100 	.word	0xe000e100
 8004b6c:	e000ed00 	.word	0xe000ed00

08004b70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b089      	sub	sp, #36	@ 0x24
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	60f8      	str	r0, [r7, #12]
 8004b78:	60b9      	str	r1, [r7, #8]
 8004b7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f003 0307 	and.w	r3, r3, #7
 8004b82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b84:	69fb      	ldr	r3, [r7, #28]
 8004b86:	f1c3 0307 	rsb	r3, r3, #7
 8004b8a:	2b04      	cmp	r3, #4
 8004b8c:	bf28      	it	cs
 8004b8e:	2304      	movcs	r3, #4
 8004b90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b92:	69fb      	ldr	r3, [r7, #28]
 8004b94:	3304      	adds	r3, #4
 8004b96:	2b06      	cmp	r3, #6
 8004b98:	d902      	bls.n	8004ba0 <NVIC_EncodePriority+0x30>
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	3b03      	subs	r3, #3
 8004b9e:	e000      	b.n	8004ba2 <NVIC_EncodePriority+0x32>
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	fa02 f303 	lsl.w	r3, r2, r3
 8004bae:	43da      	mvns	r2, r3
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	401a      	ands	r2, r3
 8004bb4:	697b      	ldr	r3, [r7, #20]
 8004bb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004bb8:	f04f 31ff 	mov.w	r1, #4294967295
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	fa01 f303 	lsl.w	r3, r1, r3
 8004bc2:	43d9      	mvns	r1, r3
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004bc8:	4313      	orrs	r3, r2
         );
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3724      	adds	r7, #36	@ 0x24
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd4:	4770      	bx	lr

08004bd6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004bd6:	b580      	push	{r7, lr}
 8004bd8:	b082      	sub	sp, #8
 8004bda:	af00      	add	r7, sp, #0
 8004bdc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	f7ff ff4c 	bl	8004a7c <__NVIC_SetPriorityGrouping>
}
 8004be4:	bf00      	nop
 8004be6:	3708      	adds	r7, #8
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bd80      	pop	{r7, pc}

08004bec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b086      	sub	sp, #24
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	60b9      	str	r1, [r7, #8]
 8004bf6:	607a      	str	r2, [r7, #4]
 8004bf8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004bfa:	f7ff ff63 	bl	8004ac4 <__NVIC_GetPriorityGrouping>
 8004bfe:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c00:	687a      	ldr	r2, [r7, #4]
 8004c02:	68b9      	ldr	r1, [r7, #8]
 8004c04:	6978      	ldr	r0, [r7, #20]
 8004c06:	f7ff ffb3 	bl	8004b70 <NVIC_EncodePriority>
 8004c0a:	4602      	mov	r2, r0
 8004c0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c10:	4611      	mov	r1, r2
 8004c12:	4618      	mov	r0, r3
 8004c14:	f7ff ff82 	bl	8004b1c <__NVIC_SetPriority>
}
 8004c18:	bf00      	nop
 8004c1a:	3718      	adds	r7, #24
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}

08004c20 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b082      	sub	sp, #8
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	4603      	mov	r3, r0
 8004c28:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c2e:	4618      	mov	r0, r3
 8004c30:	f7ff ff56 	bl	8004ae0 <__NVIC_EnableIRQ>
}
 8004c34:	bf00      	nop
 8004c36:	3708      	adds	r7, #8
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}

08004c3c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b086      	sub	sp, #24
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	60f8      	str	r0, [r7, #12]
 8004c44:	60b9      	str	r1, [r7, #8]
 8004c46:	607a      	str	r2, [r7, #4]
 8004c48:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004c54:	2b01      	cmp	r3, #1
 8004c56:	d101      	bne.n	8004c5c <HAL_DMA_Start_IT+0x20>
 8004c58:	2302      	movs	r3, #2
 8004c5a:	e066      	b.n	8004d2a <HAL_DMA_Start_IT+0xee>
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2201      	movs	r2, #1
 8004c60:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d155      	bne.n	8004d1c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2202      	movs	r2, #2
 8004c74:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	681a      	ldr	r2, [r3, #0]
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f022 0201 	bic.w	r2, r2, #1
 8004c8c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	687a      	ldr	r2, [r7, #4]
 8004c92:	68b9      	ldr	r1, [r7, #8]
 8004c94:	68f8      	ldr	r0, [r7, #12]
 8004c96:	f000 f90c 	bl	8004eb2 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d008      	beq.n	8004cb4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f042 020e 	orr.w	r2, r2, #14
 8004cb0:	601a      	str	r2, [r3, #0]
 8004cb2:	e00f      	b.n	8004cd4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f022 0204 	bic.w	r2, r2, #4
 8004cc2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f042 020a 	orr.w	r2, r2, #10
 8004cd2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d007      	beq.n	8004cf2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004cf0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d007      	beq.n	8004d0a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d04:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d08:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	681a      	ldr	r2, [r3, #0]
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f042 0201 	orr.w	r2, r2, #1
 8004d18:	601a      	str	r2, [r3, #0]
 8004d1a:	e005      	b.n	8004d28 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004d24:	2302      	movs	r3, #2
 8004d26:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004d28:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	3718      	adds	r7, #24
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}

08004d32 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004d32:	b480      	push	{r7}
 8004d34:	b085      	sub	sp, #20
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	2b02      	cmp	r3, #2
 8004d48:	d005      	beq.n	8004d56 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2204      	movs	r2, #4
 8004d4e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004d50:	2301      	movs	r3, #1
 8004d52:	73fb      	strb	r3, [r7, #15]
 8004d54:	e037      	b.n	8004dc6 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f022 020e 	bic.w	r2, r2, #14
 8004d64:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d70:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004d74:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f022 0201 	bic.w	r2, r2, #1
 8004d84:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d8a:	f003 021f 	and.w	r2, r3, #31
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d92:	2101      	movs	r1, #1
 8004d94:	fa01 f202 	lsl.w	r2, r1, r2
 8004d98:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004da2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d00c      	beq.n	8004dc6 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004db0:	681a      	ldr	r2, [r3, #0]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004db6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004dba:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dc0:	687a      	ldr	r2, [r7, #4]
 8004dc2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004dc4:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2201      	movs	r2, #1
 8004dca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8004dd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	3714      	adds	r7, #20
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr

08004de4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b084      	sub	sp, #16
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004dec:	2300      	movs	r3, #0
 8004dee:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004df6:	b2db      	uxtb	r3, r3
 8004df8:	2b02      	cmp	r3, #2
 8004dfa:	d00d      	beq.n	8004e18 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2204      	movs	r2, #4
 8004e00:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2201      	movs	r2, #1
 8004e06:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	73fb      	strb	r3, [r7, #15]
 8004e16:	e047      	b.n	8004ea8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f022 020e 	bic.w	r2, r2, #14
 8004e26:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f022 0201 	bic.w	r2, r2, #1
 8004e36:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e42:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004e46:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e4c:	f003 021f 	and.w	r2, r3, #31
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e54:	2101      	movs	r1, #1
 8004e56:	fa01 f202 	lsl.w	r2, r1, r2
 8004e5a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e60:	687a      	ldr	r2, [r7, #4]
 8004e62:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004e64:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d00c      	beq.n	8004e88 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e78:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004e7c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e82:	687a      	ldr	r2, [r7, #4]
 8004e84:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004e86:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2200      	movs	r2, #0
 8004e94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d003      	beq.n	8004ea8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	4798      	blx	r3
    }
  }
  return status;
 8004ea8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3710      	adds	r7, #16
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}

08004eb2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004eb2:	b480      	push	{r7}
 8004eb4:	b085      	sub	sp, #20
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	60f8      	str	r0, [r7, #12]
 8004eba:	60b9      	str	r1, [r7, #8]
 8004ebc:	607a      	str	r2, [r7, #4]
 8004ebe:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ec4:	68fa      	ldr	r2, [r7, #12]
 8004ec6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004ec8:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d004      	beq.n	8004edc <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ed6:	68fa      	ldr	r2, [r7, #12]
 8004ed8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004eda:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ee0:	f003 021f 	and.w	r2, r3, #31
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ee8:	2101      	movs	r1, #1
 8004eea:	fa01 f202 	lsl.w	r2, r1, r2
 8004eee:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	683a      	ldr	r2, [r7, #0]
 8004ef6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	2b10      	cmp	r3, #16
 8004efe:	d108      	bne.n	8004f12 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	687a      	ldr	r2, [r7, #4]
 8004f06:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	68ba      	ldr	r2, [r7, #8]
 8004f0e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004f10:	e007      	b.n	8004f22 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	68ba      	ldr	r2, [r7, #8]
 8004f18:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	687a      	ldr	r2, [r7, #4]
 8004f20:	60da      	str	r2, [r3, #12]
}
 8004f22:	bf00      	nop
 8004f24:	3714      	adds	r7, #20
 8004f26:	46bd      	mov	sp, r7
 8004f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2c:	4770      	bx	lr
	...

08004f30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f30:	b480      	push	{r7}
 8004f32:	b087      	sub	sp, #28
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
 8004f38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004f3e:	e15a      	b.n	80051f6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	2101      	movs	r1, #1
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	fa01 f303 	lsl.w	r3, r1, r3
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	f000 814c 	beq.w	80051f0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	f003 0303 	and.w	r3, r3, #3
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d005      	beq.n	8004f70 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004f6c:	2b02      	cmp	r3, #2
 8004f6e:	d130      	bne.n	8004fd2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	005b      	lsls	r3, r3, #1
 8004f7a:	2203      	movs	r2, #3
 8004f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f80:	43db      	mvns	r3, r3
 8004f82:	693a      	ldr	r2, [r7, #16]
 8004f84:	4013      	ands	r3, r2
 8004f86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	68da      	ldr	r2, [r3, #12]
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	005b      	lsls	r3, r3, #1
 8004f90:	fa02 f303 	lsl.w	r3, r2, r3
 8004f94:	693a      	ldr	r2, [r7, #16]
 8004f96:	4313      	orrs	r3, r2
 8004f98:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	693a      	ldr	r2, [r7, #16]
 8004f9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	fa02 f303 	lsl.w	r3, r2, r3
 8004fae:	43db      	mvns	r3, r3
 8004fb0:	693a      	ldr	r2, [r7, #16]
 8004fb2:	4013      	ands	r3, r2
 8004fb4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	091b      	lsrs	r3, r3, #4
 8004fbc:	f003 0201 	and.w	r2, r3, #1
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fc6:	693a      	ldr	r2, [r7, #16]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	693a      	ldr	r2, [r7, #16]
 8004fd0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	f003 0303 	and.w	r3, r3, #3
 8004fda:	2b03      	cmp	r3, #3
 8004fdc:	d017      	beq.n	800500e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	68db      	ldr	r3, [r3, #12]
 8004fe2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	005b      	lsls	r3, r3, #1
 8004fe8:	2203      	movs	r2, #3
 8004fea:	fa02 f303 	lsl.w	r3, r2, r3
 8004fee:	43db      	mvns	r3, r3
 8004ff0:	693a      	ldr	r2, [r7, #16]
 8004ff2:	4013      	ands	r3, r2
 8004ff4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	689a      	ldr	r2, [r3, #8]
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	005b      	lsls	r3, r3, #1
 8004ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8005002:	693a      	ldr	r2, [r7, #16]
 8005004:	4313      	orrs	r3, r2
 8005006:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	693a      	ldr	r2, [r7, #16]
 800500c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	f003 0303 	and.w	r3, r3, #3
 8005016:	2b02      	cmp	r3, #2
 8005018:	d123      	bne.n	8005062 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	08da      	lsrs	r2, r3, #3
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	3208      	adds	r2, #8
 8005022:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005026:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	f003 0307 	and.w	r3, r3, #7
 800502e:	009b      	lsls	r3, r3, #2
 8005030:	220f      	movs	r2, #15
 8005032:	fa02 f303 	lsl.w	r3, r2, r3
 8005036:	43db      	mvns	r3, r3
 8005038:	693a      	ldr	r2, [r7, #16]
 800503a:	4013      	ands	r3, r2
 800503c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	691a      	ldr	r2, [r3, #16]
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	f003 0307 	and.w	r3, r3, #7
 8005048:	009b      	lsls	r3, r3, #2
 800504a:	fa02 f303 	lsl.w	r3, r2, r3
 800504e:	693a      	ldr	r2, [r7, #16]
 8005050:	4313      	orrs	r3, r2
 8005052:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	08da      	lsrs	r2, r3, #3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	3208      	adds	r2, #8
 800505c:	6939      	ldr	r1, [r7, #16]
 800505e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	005b      	lsls	r3, r3, #1
 800506c:	2203      	movs	r2, #3
 800506e:	fa02 f303 	lsl.w	r3, r2, r3
 8005072:	43db      	mvns	r3, r3
 8005074:	693a      	ldr	r2, [r7, #16]
 8005076:	4013      	ands	r3, r2
 8005078:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	f003 0203 	and.w	r2, r3, #3
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	005b      	lsls	r3, r3, #1
 8005086:	fa02 f303 	lsl.w	r3, r2, r3
 800508a:	693a      	ldr	r2, [r7, #16]
 800508c:	4313      	orrs	r3, r2
 800508e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	693a      	ldr	r2, [r7, #16]
 8005094:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800509e:	2b00      	cmp	r3, #0
 80050a0:	f000 80a6 	beq.w	80051f0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050a4:	4b5b      	ldr	r3, [pc, #364]	@ (8005214 <HAL_GPIO_Init+0x2e4>)
 80050a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050a8:	4a5a      	ldr	r2, [pc, #360]	@ (8005214 <HAL_GPIO_Init+0x2e4>)
 80050aa:	f043 0301 	orr.w	r3, r3, #1
 80050ae:	6613      	str	r3, [r2, #96]	@ 0x60
 80050b0:	4b58      	ldr	r3, [pc, #352]	@ (8005214 <HAL_GPIO_Init+0x2e4>)
 80050b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050b4:	f003 0301 	and.w	r3, r3, #1
 80050b8:	60bb      	str	r3, [r7, #8]
 80050ba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80050bc:	4a56      	ldr	r2, [pc, #344]	@ (8005218 <HAL_GPIO_Init+0x2e8>)
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	089b      	lsrs	r3, r3, #2
 80050c2:	3302      	adds	r3, #2
 80050c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	f003 0303 	and.w	r3, r3, #3
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	220f      	movs	r2, #15
 80050d4:	fa02 f303 	lsl.w	r3, r2, r3
 80050d8:	43db      	mvns	r3, r3
 80050da:	693a      	ldr	r2, [r7, #16]
 80050dc:	4013      	ands	r3, r2
 80050de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80050e6:	d01f      	beq.n	8005128 <HAL_GPIO_Init+0x1f8>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	4a4c      	ldr	r2, [pc, #304]	@ (800521c <HAL_GPIO_Init+0x2ec>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d019      	beq.n	8005124 <HAL_GPIO_Init+0x1f4>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	4a4b      	ldr	r2, [pc, #300]	@ (8005220 <HAL_GPIO_Init+0x2f0>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d013      	beq.n	8005120 <HAL_GPIO_Init+0x1f0>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	4a4a      	ldr	r2, [pc, #296]	@ (8005224 <HAL_GPIO_Init+0x2f4>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d00d      	beq.n	800511c <HAL_GPIO_Init+0x1ec>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	4a49      	ldr	r2, [pc, #292]	@ (8005228 <HAL_GPIO_Init+0x2f8>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d007      	beq.n	8005118 <HAL_GPIO_Init+0x1e8>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	4a48      	ldr	r2, [pc, #288]	@ (800522c <HAL_GPIO_Init+0x2fc>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d101      	bne.n	8005114 <HAL_GPIO_Init+0x1e4>
 8005110:	2305      	movs	r3, #5
 8005112:	e00a      	b.n	800512a <HAL_GPIO_Init+0x1fa>
 8005114:	2306      	movs	r3, #6
 8005116:	e008      	b.n	800512a <HAL_GPIO_Init+0x1fa>
 8005118:	2304      	movs	r3, #4
 800511a:	e006      	b.n	800512a <HAL_GPIO_Init+0x1fa>
 800511c:	2303      	movs	r3, #3
 800511e:	e004      	b.n	800512a <HAL_GPIO_Init+0x1fa>
 8005120:	2302      	movs	r3, #2
 8005122:	e002      	b.n	800512a <HAL_GPIO_Init+0x1fa>
 8005124:	2301      	movs	r3, #1
 8005126:	e000      	b.n	800512a <HAL_GPIO_Init+0x1fa>
 8005128:	2300      	movs	r3, #0
 800512a:	697a      	ldr	r2, [r7, #20]
 800512c:	f002 0203 	and.w	r2, r2, #3
 8005130:	0092      	lsls	r2, r2, #2
 8005132:	4093      	lsls	r3, r2
 8005134:	693a      	ldr	r2, [r7, #16]
 8005136:	4313      	orrs	r3, r2
 8005138:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800513a:	4937      	ldr	r1, [pc, #220]	@ (8005218 <HAL_GPIO_Init+0x2e8>)
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	089b      	lsrs	r3, r3, #2
 8005140:	3302      	adds	r3, #2
 8005142:	693a      	ldr	r2, [r7, #16]
 8005144:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005148:	4b39      	ldr	r3, [pc, #228]	@ (8005230 <HAL_GPIO_Init+0x300>)
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	43db      	mvns	r3, r3
 8005152:	693a      	ldr	r2, [r7, #16]
 8005154:	4013      	ands	r3, r2
 8005156:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005160:	2b00      	cmp	r3, #0
 8005162:	d003      	beq.n	800516c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005164:	693a      	ldr	r2, [r7, #16]
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	4313      	orrs	r3, r2
 800516a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800516c:	4a30      	ldr	r2, [pc, #192]	@ (8005230 <HAL_GPIO_Init+0x300>)
 800516e:	693b      	ldr	r3, [r7, #16]
 8005170:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005172:	4b2f      	ldr	r3, [pc, #188]	@ (8005230 <HAL_GPIO_Init+0x300>)
 8005174:	68db      	ldr	r3, [r3, #12]
 8005176:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	43db      	mvns	r3, r3
 800517c:	693a      	ldr	r2, [r7, #16]
 800517e:	4013      	ands	r3, r2
 8005180:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800518a:	2b00      	cmp	r3, #0
 800518c:	d003      	beq.n	8005196 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800518e:	693a      	ldr	r2, [r7, #16]
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	4313      	orrs	r3, r2
 8005194:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005196:	4a26      	ldr	r2, [pc, #152]	@ (8005230 <HAL_GPIO_Init+0x300>)
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800519c:	4b24      	ldr	r3, [pc, #144]	@ (8005230 <HAL_GPIO_Init+0x300>)
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	43db      	mvns	r3, r3
 80051a6:	693a      	ldr	r2, [r7, #16]
 80051a8:	4013      	ands	r3, r2
 80051aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d003      	beq.n	80051c0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80051b8:	693a      	ldr	r2, [r7, #16]
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	4313      	orrs	r3, r2
 80051be:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80051c0:	4a1b      	ldr	r2, [pc, #108]	@ (8005230 <HAL_GPIO_Init+0x300>)
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80051c6:	4b1a      	ldr	r3, [pc, #104]	@ (8005230 <HAL_GPIO_Init+0x300>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	43db      	mvns	r3, r3
 80051d0:	693a      	ldr	r2, [r7, #16]
 80051d2:	4013      	ands	r3, r2
 80051d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d003      	beq.n	80051ea <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80051e2:	693a      	ldr	r2, [r7, #16]
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	4313      	orrs	r3, r2
 80051e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80051ea:	4a11      	ldr	r2, [pc, #68]	@ (8005230 <HAL_GPIO_Init+0x300>)
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	3301      	adds	r3, #1
 80051f4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	fa22 f303 	lsr.w	r3, r2, r3
 8005200:	2b00      	cmp	r3, #0
 8005202:	f47f ae9d 	bne.w	8004f40 <HAL_GPIO_Init+0x10>
  }
}
 8005206:	bf00      	nop
 8005208:	bf00      	nop
 800520a:	371c      	adds	r7, #28
 800520c:	46bd      	mov	sp, r7
 800520e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005212:	4770      	bx	lr
 8005214:	40021000 	.word	0x40021000
 8005218:	40010000 	.word	0x40010000
 800521c:	48000400 	.word	0x48000400
 8005220:	48000800 	.word	0x48000800
 8005224:	48000c00 	.word	0x48000c00
 8005228:	48001000 	.word	0x48001000
 800522c:	48001400 	.word	0x48001400
 8005230:	40010400 	.word	0x40010400

08005234 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005234:	b480      	push	{r7}
 8005236:	b083      	sub	sp, #12
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
 800523c:	460b      	mov	r3, r1
 800523e:	807b      	strh	r3, [r7, #2]
 8005240:	4613      	mov	r3, r2
 8005242:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005244:	787b      	ldrb	r3, [r7, #1]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d003      	beq.n	8005252 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800524a:	887a      	ldrh	r2, [r7, #2]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005250:	e002      	b.n	8005258 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005252:	887a      	ldrh	r2, [r7, #2]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005258:	bf00      	nop
 800525a:	370c      	adds	r7, #12
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr

08005264 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005264:	b480      	push	{r7}
 8005266:	b085      	sub	sp, #20
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
 800526c:	460b      	mov	r3, r1
 800526e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	695b      	ldr	r3, [r3, #20]
 8005274:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005276:	887a      	ldrh	r2, [r7, #2]
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	4013      	ands	r3, r2
 800527c:	041a      	lsls	r2, r3, #16
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	43d9      	mvns	r1, r3
 8005282:	887b      	ldrh	r3, [r7, #2]
 8005284:	400b      	ands	r3, r1
 8005286:	431a      	orrs	r2, r3
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	619a      	str	r2, [r3, #24]
}
 800528c:	bf00      	nop
 800528e:	3714      	adds	r7, #20
 8005290:	46bd      	mov	sp, r7
 8005292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005296:	4770      	bx	lr

08005298 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b082      	sub	sp, #8
 800529c:	af00      	add	r7, sp, #0
 800529e:	4603      	mov	r3, r0
 80052a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80052a2:	4b08      	ldr	r3, [pc, #32]	@ (80052c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80052a4:	695a      	ldr	r2, [r3, #20]
 80052a6:	88fb      	ldrh	r3, [r7, #6]
 80052a8:	4013      	ands	r3, r2
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d006      	beq.n	80052bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80052ae:	4a05      	ldr	r2, [pc, #20]	@ (80052c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80052b0:	88fb      	ldrh	r3, [r7, #6]
 80052b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80052b4:	88fb      	ldrh	r3, [r7, #6]
 80052b6:	4618      	mov	r0, r3
 80052b8:	f000 f806 	bl	80052c8 <HAL_GPIO_EXTI_Callback>
  }
}
 80052bc:	bf00      	nop
 80052be:	3708      	adds	r7, #8
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd80      	pop	{r7, pc}
 80052c4:	40010400 	.word	0x40010400

080052c8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80052c8:	b480      	push	{r7}
 80052ca:	b083      	sub	sp, #12
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	4603      	mov	r3, r0
 80052d0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80052d2:	bf00      	nop
 80052d4:	370c      	adds	r7, #12
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr
	...

080052e0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b085      	sub	sp, #20
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d141      	bne.n	8005372 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80052ee:	4b4b      	ldr	r3, [pc, #300]	@ (800541c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80052f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052fa:	d131      	bne.n	8005360 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80052fc:	4b47      	ldr	r3, [pc, #284]	@ (800541c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005302:	4a46      	ldr	r2, [pc, #280]	@ (800541c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005304:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005308:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800530c:	4b43      	ldr	r3, [pc, #268]	@ (800541c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005314:	4a41      	ldr	r2, [pc, #260]	@ (800541c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005316:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800531a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800531c:	4b40      	ldr	r3, [pc, #256]	@ (8005420 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	2232      	movs	r2, #50	@ 0x32
 8005322:	fb02 f303 	mul.w	r3, r2, r3
 8005326:	4a3f      	ldr	r2, [pc, #252]	@ (8005424 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005328:	fba2 2303 	umull	r2, r3, r2, r3
 800532c:	0c9b      	lsrs	r3, r3, #18
 800532e:	3301      	adds	r3, #1
 8005330:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005332:	e002      	b.n	800533a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	3b01      	subs	r3, #1
 8005338:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800533a:	4b38      	ldr	r3, [pc, #224]	@ (800541c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800533c:	695b      	ldr	r3, [r3, #20]
 800533e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005342:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005346:	d102      	bne.n	800534e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d1f2      	bne.n	8005334 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800534e:	4b33      	ldr	r3, [pc, #204]	@ (800541c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005350:	695b      	ldr	r3, [r3, #20]
 8005352:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005356:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800535a:	d158      	bne.n	800540e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800535c:	2303      	movs	r3, #3
 800535e:	e057      	b.n	8005410 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005360:	4b2e      	ldr	r3, [pc, #184]	@ (800541c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005362:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005366:	4a2d      	ldr	r2, [pc, #180]	@ (800541c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005368:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800536c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005370:	e04d      	b.n	800540e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005378:	d141      	bne.n	80053fe <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800537a:	4b28      	ldr	r3, [pc, #160]	@ (800541c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005382:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005386:	d131      	bne.n	80053ec <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005388:	4b24      	ldr	r3, [pc, #144]	@ (800541c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800538a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800538e:	4a23      	ldr	r2, [pc, #140]	@ (800541c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005390:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005394:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005398:	4b20      	ldr	r3, [pc, #128]	@ (800541c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80053a0:	4a1e      	ldr	r2, [pc, #120]	@ (800541c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80053a6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80053a8:	4b1d      	ldr	r3, [pc, #116]	@ (8005420 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	2232      	movs	r2, #50	@ 0x32
 80053ae:	fb02 f303 	mul.w	r3, r2, r3
 80053b2:	4a1c      	ldr	r2, [pc, #112]	@ (8005424 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80053b4:	fba2 2303 	umull	r2, r3, r2, r3
 80053b8:	0c9b      	lsrs	r3, r3, #18
 80053ba:	3301      	adds	r3, #1
 80053bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80053be:	e002      	b.n	80053c6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	3b01      	subs	r3, #1
 80053c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80053c6:	4b15      	ldr	r3, [pc, #84]	@ (800541c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053c8:	695b      	ldr	r3, [r3, #20]
 80053ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053d2:	d102      	bne.n	80053da <HAL_PWREx_ControlVoltageScaling+0xfa>
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d1f2      	bne.n	80053c0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80053da:	4b10      	ldr	r3, [pc, #64]	@ (800541c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053dc:	695b      	ldr	r3, [r3, #20]
 80053de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053e6:	d112      	bne.n	800540e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80053e8:	2303      	movs	r3, #3
 80053ea:	e011      	b.n	8005410 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80053ec:	4b0b      	ldr	r3, [pc, #44]	@ (800541c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80053f2:	4a0a      	ldr	r2, [pc, #40]	@ (800541c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80053fc:	e007      	b.n	800540e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80053fe:	4b07      	ldr	r3, [pc, #28]	@ (800541c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005406:	4a05      	ldr	r2, [pc, #20]	@ (800541c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005408:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800540c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800540e:	2300      	movs	r3, #0
}
 8005410:	4618      	mov	r0, r3
 8005412:	3714      	adds	r7, #20
 8005414:	46bd      	mov	sp, r7
 8005416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541a:	4770      	bx	lr
 800541c:	40007000 	.word	0x40007000
 8005420:	20000004 	.word	0x20000004
 8005424:	431bde83 	.word	0x431bde83

08005428 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005428:	b480      	push	{r7}
 800542a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800542c:	4b05      	ldr	r3, [pc, #20]	@ (8005444 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	4a04      	ldr	r2, [pc, #16]	@ (8005444 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005432:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005436:	6093      	str	r3, [r2, #8]
}
 8005438:	bf00      	nop
 800543a:	46bd      	mov	sp, r7
 800543c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005440:	4770      	bx	lr
 8005442:	bf00      	nop
 8005444:	40007000 	.word	0x40007000

08005448 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b088      	sub	sp, #32
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d101      	bne.n	800545a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e2fe      	b.n	8005a58 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 0301 	and.w	r3, r3, #1
 8005462:	2b00      	cmp	r3, #0
 8005464:	d075      	beq.n	8005552 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005466:	4b97      	ldr	r3, [pc, #604]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	f003 030c 	and.w	r3, r3, #12
 800546e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005470:	4b94      	ldr	r3, [pc, #592]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 8005472:	68db      	ldr	r3, [r3, #12]
 8005474:	f003 0303 	and.w	r3, r3, #3
 8005478:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800547a:	69bb      	ldr	r3, [r7, #24]
 800547c:	2b0c      	cmp	r3, #12
 800547e:	d102      	bne.n	8005486 <HAL_RCC_OscConfig+0x3e>
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	2b03      	cmp	r3, #3
 8005484:	d002      	beq.n	800548c <HAL_RCC_OscConfig+0x44>
 8005486:	69bb      	ldr	r3, [r7, #24]
 8005488:	2b08      	cmp	r3, #8
 800548a:	d10b      	bne.n	80054a4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800548c:	4b8d      	ldr	r3, [pc, #564]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005494:	2b00      	cmp	r3, #0
 8005496:	d05b      	beq.n	8005550 <HAL_RCC_OscConfig+0x108>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d157      	bne.n	8005550 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e2d9      	b.n	8005a58 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054ac:	d106      	bne.n	80054bc <HAL_RCC_OscConfig+0x74>
 80054ae:	4b85      	ldr	r3, [pc, #532]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a84      	ldr	r2, [pc, #528]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 80054b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054b8:	6013      	str	r3, [r2, #0]
 80054ba:	e01d      	b.n	80054f8 <HAL_RCC_OscConfig+0xb0>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80054c4:	d10c      	bne.n	80054e0 <HAL_RCC_OscConfig+0x98>
 80054c6:	4b7f      	ldr	r3, [pc, #508]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4a7e      	ldr	r2, [pc, #504]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 80054cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80054d0:	6013      	str	r3, [r2, #0]
 80054d2:	4b7c      	ldr	r3, [pc, #496]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a7b      	ldr	r2, [pc, #492]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 80054d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054dc:	6013      	str	r3, [r2, #0]
 80054de:	e00b      	b.n	80054f8 <HAL_RCC_OscConfig+0xb0>
 80054e0:	4b78      	ldr	r3, [pc, #480]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a77      	ldr	r2, [pc, #476]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 80054e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054ea:	6013      	str	r3, [r2, #0]
 80054ec:	4b75      	ldr	r3, [pc, #468]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a74      	ldr	r2, [pc, #464]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 80054f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80054f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d013      	beq.n	8005528 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005500:	f7fd fb84 	bl	8002c0c <HAL_GetTick>
 8005504:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005506:	e008      	b.n	800551a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005508:	f7fd fb80 	bl	8002c0c <HAL_GetTick>
 800550c:	4602      	mov	r2, r0
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	1ad3      	subs	r3, r2, r3
 8005512:	2b64      	cmp	r3, #100	@ 0x64
 8005514:	d901      	bls.n	800551a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005516:	2303      	movs	r3, #3
 8005518:	e29e      	b.n	8005a58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800551a:	4b6a      	ldr	r3, [pc, #424]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005522:	2b00      	cmp	r3, #0
 8005524:	d0f0      	beq.n	8005508 <HAL_RCC_OscConfig+0xc0>
 8005526:	e014      	b.n	8005552 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005528:	f7fd fb70 	bl	8002c0c <HAL_GetTick>
 800552c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800552e:	e008      	b.n	8005542 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005530:	f7fd fb6c 	bl	8002c0c <HAL_GetTick>
 8005534:	4602      	mov	r2, r0
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	1ad3      	subs	r3, r2, r3
 800553a:	2b64      	cmp	r3, #100	@ 0x64
 800553c:	d901      	bls.n	8005542 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800553e:	2303      	movs	r3, #3
 8005540:	e28a      	b.n	8005a58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005542:	4b60      	ldr	r3, [pc, #384]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800554a:	2b00      	cmp	r3, #0
 800554c:	d1f0      	bne.n	8005530 <HAL_RCC_OscConfig+0xe8>
 800554e:	e000      	b.n	8005552 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005550:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f003 0302 	and.w	r3, r3, #2
 800555a:	2b00      	cmp	r3, #0
 800555c:	d075      	beq.n	800564a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800555e:	4b59      	ldr	r3, [pc, #356]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 8005560:	689b      	ldr	r3, [r3, #8]
 8005562:	f003 030c 	and.w	r3, r3, #12
 8005566:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005568:	4b56      	ldr	r3, [pc, #344]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	f003 0303 	and.w	r3, r3, #3
 8005570:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005572:	69bb      	ldr	r3, [r7, #24]
 8005574:	2b0c      	cmp	r3, #12
 8005576:	d102      	bne.n	800557e <HAL_RCC_OscConfig+0x136>
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	2b02      	cmp	r3, #2
 800557c:	d002      	beq.n	8005584 <HAL_RCC_OscConfig+0x13c>
 800557e:	69bb      	ldr	r3, [r7, #24]
 8005580:	2b04      	cmp	r3, #4
 8005582:	d11f      	bne.n	80055c4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005584:	4b4f      	ldr	r3, [pc, #316]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800558c:	2b00      	cmp	r3, #0
 800558e:	d005      	beq.n	800559c <HAL_RCC_OscConfig+0x154>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	68db      	ldr	r3, [r3, #12]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d101      	bne.n	800559c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005598:	2301      	movs	r3, #1
 800559a:	e25d      	b.n	8005a58 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800559c:	4b49      	ldr	r3, [pc, #292]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	691b      	ldr	r3, [r3, #16]
 80055a8:	061b      	lsls	r3, r3, #24
 80055aa:	4946      	ldr	r1, [pc, #280]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 80055ac:	4313      	orrs	r3, r2
 80055ae:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80055b0:	4b45      	ldr	r3, [pc, #276]	@ (80056c8 <HAL_RCC_OscConfig+0x280>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4618      	mov	r0, r3
 80055b6:	f7fc f9a1 	bl	80018fc <HAL_InitTick>
 80055ba:	4603      	mov	r3, r0
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d043      	beq.n	8005648 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80055c0:	2301      	movs	r3, #1
 80055c2:	e249      	b.n	8005a58 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	68db      	ldr	r3, [r3, #12]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d023      	beq.n	8005614 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80055cc:	4b3d      	ldr	r3, [pc, #244]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a3c      	ldr	r2, [pc, #240]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 80055d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055d8:	f7fd fb18 	bl	8002c0c <HAL_GetTick>
 80055dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055de:	e008      	b.n	80055f2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055e0:	f7fd fb14 	bl	8002c0c <HAL_GetTick>
 80055e4:	4602      	mov	r2, r0
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	1ad3      	subs	r3, r2, r3
 80055ea:	2b02      	cmp	r3, #2
 80055ec:	d901      	bls.n	80055f2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80055ee:	2303      	movs	r3, #3
 80055f0:	e232      	b.n	8005a58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055f2:	4b34      	ldr	r3, [pc, #208]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d0f0      	beq.n	80055e0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055fe:	4b31      	ldr	r3, [pc, #196]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	691b      	ldr	r3, [r3, #16]
 800560a:	061b      	lsls	r3, r3, #24
 800560c:	492d      	ldr	r1, [pc, #180]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 800560e:	4313      	orrs	r3, r2
 8005610:	604b      	str	r3, [r1, #4]
 8005612:	e01a      	b.n	800564a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005614:	4b2b      	ldr	r3, [pc, #172]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a2a      	ldr	r2, [pc, #168]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 800561a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800561e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005620:	f7fd faf4 	bl	8002c0c <HAL_GetTick>
 8005624:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005626:	e008      	b.n	800563a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005628:	f7fd faf0 	bl	8002c0c <HAL_GetTick>
 800562c:	4602      	mov	r2, r0
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	1ad3      	subs	r3, r2, r3
 8005632:	2b02      	cmp	r3, #2
 8005634:	d901      	bls.n	800563a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005636:	2303      	movs	r3, #3
 8005638:	e20e      	b.n	8005a58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800563a:	4b22      	ldr	r3, [pc, #136]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005642:	2b00      	cmp	r3, #0
 8005644:	d1f0      	bne.n	8005628 <HAL_RCC_OscConfig+0x1e0>
 8005646:	e000      	b.n	800564a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005648:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f003 0308 	and.w	r3, r3, #8
 8005652:	2b00      	cmp	r3, #0
 8005654:	d041      	beq.n	80056da <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	695b      	ldr	r3, [r3, #20]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d01c      	beq.n	8005698 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800565e:	4b19      	ldr	r3, [pc, #100]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 8005660:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005664:	4a17      	ldr	r2, [pc, #92]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 8005666:	f043 0301 	orr.w	r3, r3, #1
 800566a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800566e:	f7fd facd 	bl	8002c0c <HAL_GetTick>
 8005672:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005674:	e008      	b.n	8005688 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005676:	f7fd fac9 	bl	8002c0c <HAL_GetTick>
 800567a:	4602      	mov	r2, r0
 800567c:	693b      	ldr	r3, [r7, #16]
 800567e:	1ad3      	subs	r3, r2, r3
 8005680:	2b02      	cmp	r3, #2
 8005682:	d901      	bls.n	8005688 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005684:	2303      	movs	r3, #3
 8005686:	e1e7      	b.n	8005a58 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005688:	4b0e      	ldr	r3, [pc, #56]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 800568a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800568e:	f003 0302 	and.w	r3, r3, #2
 8005692:	2b00      	cmp	r3, #0
 8005694:	d0ef      	beq.n	8005676 <HAL_RCC_OscConfig+0x22e>
 8005696:	e020      	b.n	80056da <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005698:	4b0a      	ldr	r3, [pc, #40]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 800569a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800569e:	4a09      	ldr	r2, [pc, #36]	@ (80056c4 <HAL_RCC_OscConfig+0x27c>)
 80056a0:	f023 0301 	bic.w	r3, r3, #1
 80056a4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056a8:	f7fd fab0 	bl	8002c0c <HAL_GetTick>
 80056ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80056ae:	e00d      	b.n	80056cc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80056b0:	f7fd faac 	bl	8002c0c <HAL_GetTick>
 80056b4:	4602      	mov	r2, r0
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	1ad3      	subs	r3, r2, r3
 80056ba:	2b02      	cmp	r3, #2
 80056bc:	d906      	bls.n	80056cc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80056be:	2303      	movs	r3, #3
 80056c0:	e1ca      	b.n	8005a58 <HAL_RCC_OscConfig+0x610>
 80056c2:	bf00      	nop
 80056c4:	40021000 	.word	0x40021000
 80056c8:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80056cc:	4b8c      	ldr	r3, [pc, #560]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 80056ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80056d2:	f003 0302 	and.w	r3, r3, #2
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d1ea      	bne.n	80056b0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f003 0304 	and.w	r3, r3, #4
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	f000 80a6 	beq.w	8005834 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80056e8:	2300      	movs	r3, #0
 80056ea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80056ec:	4b84      	ldr	r3, [pc, #528]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 80056ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d101      	bne.n	80056fc <HAL_RCC_OscConfig+0x2b4>
 80056f8:	2301      	movs	r3, #1
 80056fa:	e000      	b.n	80056fe <HAL_RCC_OscConfig+0x2b6>
 80056fc:	2300      	movs	r3, #0
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d00d      	beq.n	800571e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005702:	4b7f      	ldr	r3, [pc, #508]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 8005704:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005706:	4a7e      	ldr	r2, [pc, #504]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 8005708:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800570c:	6593      	str	r3, [r2, #88]	@ 0x58
 800570e:	4b7c      	ldr	r3, [pc, #496]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 8005710:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005712:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005716:	60fb      	str	r3, [r7, #12]
 8005718:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800571a:	2301      	movs	r3, #1
 800571c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800571e:	4b79      	ldr	r3, [pc, #484]	@ (8005904 <HAL_RCC_OscConfig+0x4bc>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005726:	2b00      	cmp	r3, #0
 8005728:	d118      	bne.n	800575c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800572a:	4b76      	ldr	r3, [pc, #472]	@ (8005904 <HAL_RCC_OscConfig+0x4bc>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4a75      	ldr	r2, [pc, #468]	@ (8005904 <HAL_RCC_OscConfig+0x4bc>)
 8005730:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005734:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005736:	f7fd fa69 	bl	8002c0c <HAL_GetTick>
 800573a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800573c:	e008      	b.n	8005750 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800573e:	f7fd fa65 	bl	8002c0c <HAL_GetTick>
 8005742:	4602      	mov	r2, r0
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	1ad3      	subs	r3, r2, r3
 8005748:	2b02      	cmp	r3, #2
 800574a:	d901      	bls.n	8005750 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800574c:	2303      	movs	r3, #3
 800574e:	e183      	b.n	8005a58 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005750:	4b6c      	ldr	r3, [pc, #432]	@ (8005904 <HAL_RCC_OscConfig+0x4bc>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005758:	2b00      	cmp	r3, #0
 800575a:	d0f0      	beq.n	800573e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	2b01      	cmp	r3, #1
 8005762:	d108      	bne.n	8005776 <HAL_RCC_OscConfig+0x32e>
 8005764:	4b66      	ldr	r3, [pc, #408]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 8005766:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800576a:	4a65      	ldr	r2, [pc, #404]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 800576c:	f043 0301 	orr.w	r3, r3, #1
 8005770:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005774:	e024      	b.n	80057c0 <HAL_RCC_OscConfig+0x378>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	2b05      	cmp	r3, #5
 800577c:	d110      	bne.n	80057a0 <HAL_RCC_OscConfig+0x358>
 800577e:	4b60      	ldr	r3, [pc, #384]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 8005780:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005784:	4a5e      	ldr	r2, [pc, #376]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 8005786:	f043 0304 	orr.w	r3, r3, #4
 800578a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800578e:	4b5c      	ldr	r3, [pc, #368]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 8005790:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005794:	4a5a      	ldr	r2, [pc, #360]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 8005796:	f043 0301 	orr.w	r3, r3, #1
 800579a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800579e:	e00f      	b.n	80057c0 <HAL_RCC_OscConfig+0x378>
 80057a0:	4b57      	ldr	r3, [pc, #348]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 80057a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057a6:	4a56      	ldr	r2, [pc, #344]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 80057a8:	f023 0301 	bic.w	r3, r3, #1
 80057ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80057b0:	4b53      	ldr	r3, [pc, #332]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 80057b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057b6:	4a52      	ldr	r2, [pc, #328]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 80057b8:	f023 0304 	bic.w	r3, r3, #4
 80057bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d016      	beq.n	80057f6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057c8:	f7fd fa20 	bl	8002c0c <HAL_GetTick>
 80057cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80057ce:	e00a      	b.n	80057e6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057d0:	f7fd fa1c 	bl	8002c0c <HAL_GetTick>
 80057d4:	4602      	mov	r2, r0
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	1ad3      	subs	r3, r2, r3
 80057da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057de:	4293      	cmp	r3, r2
 80057e0:	d901      	bls.n	80057e6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80057e2:	2303      	movs	r3, #3
 80057e4:	e138      	b.n	8005a58 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80057e6:	4b46      	ldr	r3, [pc, #280]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 80057e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057ec:	f003 0302 	and.w	r3, r3, #2
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d0ed      	beq.n	80057d0 <HAL_RCC_OscConfig+0x388>
 80057f4:	e015      	b.n	8005822 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057f6:	f7fd fa09 	bl	8002c0c <HAL_GetTick>
 80057fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80057fc:	e00a      	b.n	8005814 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057fe:	f7fd fa05 	bl	8002c0c <HAL_GetTick>
 8005802:	4602      	mov	r2, r0
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	1ad3      	subs	r3, r2, r3
 8005808:	f241 3288 	movw	r2, #5000	@ 0x1388
 800580c:	4293      	cmp	r3, r2
 800580e:	d901      	bls.n	8005814 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005810:	2303      	movs	r3, #3
 8005812:	e121      	b.n	8005a58 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005814:	4b3a      	ldr	r3, [pc, #232]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 8005816:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800581a:	f003 0302 	and.w	r3, r3, #2
 800581e:	2b00      	cmp	r3, #0
 8005820:	d1ed      	bne.n	80057fe <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005822:	7ffb      	ldrb	r3, [r7, #31]
 8005824:	2b01      	cmp	r3, #1
 8005826:	d105      	bne.n	8005834 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005828:	4b35      	ldr	r3, [pc, #212]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 800582a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800582c:	4a34      	ldr	r2, [pc, #208]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 800582e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005832:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f003 0320 	and.w	r3, r3, #32
 800583c:	2b00      	cmp	r3, #0
 800583e:	d03c      	beq.n	80058ba <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	699b      	ldr	r3, [r3, #24]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d01c      	beq.n	8005882 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005848:	4b2d      	ldr	r3, [pc, #180]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 800584a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800584e:	4a2c      	ldr	r2, [pc, #176]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 8005850:	f043 0301 	orr.w	r3, r3, #1
 8005854:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005858:	f7fd f9d8 	bl	8002c0c <HAL_GetTick>
 800585c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800585e:	e008      	b.n	8005872 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005860:	f7fd f9d4 	bl	8002c0c <HAL_GetTick>
 8005864:	4602      	mov	r2, r0
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	1ad3      	subs	r3, r2, r3
 800586a:	2b02      	cmp	r3, #2
 800586c:	d901      	bls.n	8005872 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800586e:	2303      	movs	r3, #3
 8005870:	e0f2      	b.n	8005a58 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005872:	4b23      	ldr	r3, [pc, #140]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 8005874:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005878:	f003 0302 	and.w	r3, r3, #2
 800587c:	2b00      	cmp	r3, #0
 800587e:	d0ef      	beq.n	8005860 <HAL_RCC_OscConfig+0x418>
 8005880:	e01b      	b.n	80058ba <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005882:	4b1f      	ldr	r3, [pc, #124]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 8005884:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005888:	4a1d      	ldr	r2, [pc, #116]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 800588a:	f023 0301 	bic.w	r3, r3, #1
 800588e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005892:	f7fd f9bb 	bl	8002c0c <HAL_GetTick>
 8005896:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005898:	e008      	b.n	80058ac <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800589a:	f7fd f9b7 	bl	8002c0c <HAL_GetTick>
 800589e:	4602      	mov	r2, r0
 80058a0:	693b      	ldr	r3, [r7, #16]
 80058a2:	1ad3      	subs	r3, r2, r3
 80058a4:	2b02      	cmp	r3, #2
 80058a6:	d901      	bls.n	80058ac <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80058a8:	2303      	movs	r3, #3
 80058aa:	e0d5      	b.n	8005a58 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80058ac:	4b14      	ldr	r3, [pc, #80]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 80058ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80058b2:	f003 0302 	and.w	r3, r3, #2
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d1ef      	bne.n	800589a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	69db      	ldr	r3, [r3, #28]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	f000 80c9 	beq.w	8005a56 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80058c4:	4b0e      	ldr	r3, [pc, #56]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	f003 030c 	and.w	r3, r3, #12
 80058cc:	2b0c      	cmp	r3, #12
 80058ce:	f000 8083 	beq.w	80059d8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	69db      	ldr	r3, [r3, #28]
 80058d6:	2b02      	cmp	r3, #2
 80058d8:	d15e      	bne.n	8005998 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058da:	4b09      	ldr	r3, [pc, #36]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a08      	ldr	r2, [pc, #32]	@ (8005900 <HAL_RCC_OscConfig+0x4b8>)
 80058e0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80058e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058e6:	f7fd f991 	bl	8002c0c <HAL_GetTick>
 80058ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80058ec:	e00c      	b.n	8005908 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058ee:	f7fd f98d 	bl	8002c0c <HAL_GetTick>
 80058f2:	4602      	mov	r2, r0
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	2b02      	cmp	r3, #2
 80058fa:	d905      	bls.n	8005908 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80058fc:	2303      	movs	r3, #3
 80058fe:	e0ab      	b.n	8005a58 <HAL_RCC_OscConfig+0x610>
 8005900:	40021000 	.word	0x40021000
 8005904:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005908:	4b55      	ldr	r3, [pc, #340]	@ (8005a60 <HAL_RCC_OscConfig+0x618>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005910:	2b00      	cmp	r3, #0
 8005912:	d1ec      	bne.n	80058ee <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005914:	4b52      	ldr	r3, [pc, #328]	@ (8005a60 <HAL_RCC_OscConfig+0x618>)
 8005916:	68da      	ldr	r2, [r3, #12]
 8005918:	4b52      	ldr	r3, [pc, #328]	@ (8005a64 <HAL_RCC_OscConfig+0x61c>)
 800591a:	4013      	ands	r3, r2
 800591c:	687a      	ldr	r2, [r7, #4]
 800591e:	6a11      	ldr	r1, [r2, #32]
 8005920:	687a      	ldr	r2, [r7, #4]
 8005922:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005924:	3a01      	subs	r2, #1
 8005926:	0112      	lsls	r2, r2, #4
 8005928:	4311      	orrs	r1, r2
 800592a:	687a      	ldr	r2, [r7, #4]
 800592c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800592e:	0212      	lsls	r2, r2, #8
 8005930:	4311      	orrs	r1, r2
 8005932:	687a      	ldr	r2, [r7, #4]
 8005934:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005936:	0852      	lsrs	r2, r2, #1
 8005938:	3a01      	subs	r2, #1
 800593a:	0552      	lsls	r2, r2, #21
 800593c:	4311      	orrs	r1, r2
 800593e:	687a      	ldr	r2, [r7, #4]
 8005940:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005942:	0852      	lsrs	r2, r2, #1
 8005944:	3a01      	subs	r2, #1
 8005946:	0652      	lsls	r2, r2, #25
 8005948:	4311      	orrs	r1, r2
 800594a:	687a      	ldr	r2, [r7, #4]
 800594c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800594e:	06d2      	lsls	r2, r2, #27
 8005950:	430a      	orrs	r2, r1
 8005952:	4943      	ldr	r1, [pc, #268]	@ (8005a60 <HAL_RCC_OscConfig+0x618>)
 8005954:	4313      	orrs	r3, r2
 8005956:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005958:	4b41      	ldr	r3, [pc, #260]	@ (8005a60 <HAL_RCC_OscConfig+0x618>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a40      	ldr	r2, [pc, #256]	@ (8005a60 <HAL_RCC_OscConfig+0x618>)
 800595e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005962:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005964:	4b3e      	ldr	r3, [pc, #248]	@ (8005a60 <HAL_RCC_OscConfig+0x618>)
 8005966:	68db      	ldr	r3, [r3, #12]
 8005968:	4a3d      	ldr	r2, [pc, #244]	@ (8005a60 <HAL_RCC_OscConfig+0x618>)
 800596a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800596e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005970:	f7fd f94c 	bl	8002c0c <HAL_GetTick>
 8005974:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005976:	e008      	b.n	800598a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005978:	f7fd f948 	bl	8002c0c <HAL_GetTick>
 800597c:	4602      	mov	r2, r0
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	1ad3      	subs	r3, r2, r3
 8005982:	2b02      	cmp	r3, #2
 8005984:	d901      	bls.n	800598a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005986:	2303      	movs	r3, #3
 8005988:	e066      	b.n	8005a58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800598a:	4b35      	ldr	r3, [pc, #212]	@ (8005a60 <HAL_RCC_OscConfig+0x618>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005992:	2b00      	cmp	r3, #0
 8005994:	d0f0      	beq.n	8005978 <HAL_RCC_OscConfig+0x530>
 8005996:	e05e      	b.n	8005a56 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005998:	4b31      	ldr	r3, [pc, #196]	@ (8005a60 <HAL_RCC_OscConfig+0x618>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a30      	ldr	r2, [pc, #192]	@ (8005a60 <HAL_RCC_OscConfig+0x618>)
 800599e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80059a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059a4:	f7fd f932 	bl	8002c0c <HAL_GetTick>
 80059a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80059aa:	e008      	b.n	80059be <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059ac:	f7fd f92e 	bl	8002c0c <HAL_GetTick>
 80059b0:	4602      	mov	r2, r0
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	1ad3      	subs	r3, r2, r3
 80059b6:	2b02      	cmp	r3, #2
 80059b8:	d901      	bls.n	80059be <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80059ba:	2303      	movs	r3, #3
 80059bc:	e04c      	b.n	8005a58 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80059be:	4b28      	ldr	r3, [pc, #160]	@ (8005a60 <HAL_RCC_OscConfig+0x618>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d1f0      	bne.n	80059ac <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80059ca:	4b25      	ldr	r3, [pc, #148]	@ (8005a60 <HAL_RCC_OscConfig+0x618>)
 80059cc:	68da      	ldr	r2, [r3, #12]
 80059ce:	4924      	ldr	r1, [pc, #144]	@ (8005a60 <HAL_RCC_OscConfig+0x618>)
 80059d0:	4b25      	ldr	r3, [pc, #148]	@ (8005a68 <HAL_RCC_OscConfig+0x620>)
 80059d2:	4013      	ands	r3, r2
 80059d4:	60cb      	str	r3, [r1, #12]
 80059d6:	e03e      	b.n	8005a56 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	69db      	ldr	r3, [r3, #28]
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d101      	bne.n	80059e4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	e039      	b.n	8005a58 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80059e4:	4b1e      	ldr	r3, [pc, #120]	@ (8005a60 <HAL_RCC_OscConfig+0x618>)
 80059e6:	68db      	ldr	r3, [r3, #12]
 80059e8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	f003 0203 	and.w	r2, r3, #3
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6a1b      	ldr	r3, [r3, #32]
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d12c      	bne.n	8005a52 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a02:	3b01      	subs	r3, #1
 8005a04:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a06:	429a      	cmp	r2, r3
 8005a08:	d123      	bne.n	8005a52 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a14:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005a16:	429a      	cmp	r2, r3
 8005a18:	d11b      	bne.n	8005a52 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a24:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005a26:	429a      	cmp	r2, r3
 8005a28:	d113      	bne.n	8005a52 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a34:	085b      	lsrs	r3, r3, #1
 8005a36:	3b01      	subs	r3, #1
 8005a38:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005a3a:	429a      	cmp	r2, r3
 8005a3c:	d109      	bne.n	8005a52 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a48:	085b      	lsrs	r3, r3, #1
 8005a4a:	3b01      	subs	r3, #1
 8005a4c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005a4e:	429a      	cmp	r2, r3
 8005a50:	d001      	beq.n	8005a56 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005a52:	2301      	movs	r3, #1
 8005a54:	e000      	b.n	8005a58 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005a56:	2300      	movs	r3, #0
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	3720      	adds	r7, #32
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}
 8005a60:	40021000 	.word	0x40021000
 8005a64:	019f800c 	.word	0x019f800c
 8005a68:	feeefffc 	.word	0xfeeefffc

08005a6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b086      	sub	sp, #24
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
 8005a74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005a76:	2300      	movs	r3, #0
 8005a78:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d101      	bne.n	8005a84 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005a80:	2301      	movs	r3, #1
 8005a82:	e11e      	b.n	8005cc2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005a84:	4b91      	ldr	r3, [pc, #580]	@ (8005ccc <HAL_RCC_ClockConfig+0x260>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f003 030f 	and.w	r3, r3, #15
 8005a8c:	683a      	ldr	r2, [r7, #0]
 8005a8e:	429a      	cmp	r2, r3
 8005a90:	d910      	bls.n	8005ab4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a92:	4b8e      	ldr	r3, [pc, #568]	@ (8005ccc <HAL_RCC_ClockConfig+0x260>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f023 020f 	bic.w	r2, r3, #15
 8005a9a:	498c      	ldr	r1, [pc, #560]	@ (8005ccc <HAL_RCC_ClockConfig+0x260>)
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005aa2:	4b8a      	ldr	r3, [pc, #552]	@ (8005ccc <HAL_RCC_ClockConfig+0x260>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f003 030f 	and.w	r3, r3, #15
 8005aaa:	683a      	ldr	r2, [r7, #0]
 8005aac:	429a      	cmp	r2, r3
 8005aae:	d001      	beq.n	8005ab4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e106      	b.n	8005cc2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f003 0301 	and.w	r3, r3, #1
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d073      	beq.n	8005ba8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	2b03      	cmp	r3, #3
 8005ac6:	d129      	bne.n	8005b1c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ac8:	4b81      	ldr	r3, [pc, #516]	@ (8005cd0 <HAL_RCC_ClockConfig+0x264>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d101      	bne.n	8005ad8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	e0f4      	b.n	8005cc2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005ad8:	f000 f9d0 	bl	8005e7c <RCC_GetSysClockFreqFromPLLSource>
 8005adc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	4a7c      	ldr	r2, [pc, #496]	@ (8005cd4 <HAL_RCC_ClockConfig+0x268>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d93f      	bls.n	8005b66 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005ae6:	4b7a      	ldr	r3, [pc, #488]	@ (8005cd0 <HAL_RCC_ClockConfig+0x264>)
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d009      	beq.n	8005b06 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d033      	beq.n	8005b66 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d12f      	bne.n	8005b66 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005b06:	4b72      	ldr	r3, [pc, #456]	@ (8005cd0 <HAL_RCC_ClockConfig+0x264>)
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b0e:	4a70      	ldr	r2, [pc, #448]	@ (8005cd0 <HAL_RCC_ClockConfig+0x264>)
 8005b10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b14:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005b16:	2380      	movs	r3, #128	@ 0x80
 8005b18:	617b      	str	r3, [r7, #20]
 8005b1a:	e024      	b.n	8005b66 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	2b02      	cmp	r3, #2
 8005b22:	d107      	bne.n	8005b34 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005b24:	4b6a      	ldr	r3, [pc, #424]	@ (8005cd0 <HAL_RCC_ClockConfig+0x264>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d109      	bne.n	8005b44 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005b30:	2301      	movs	r3, #1
 8005b32:	e0c6      	b.n	8005cc2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b34:	4b66      	ldr	r3, [pc, #408]	@ (8005cd0 <HAL_RCC_ClockConfig+0x264>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d101      	bne.n	8005b44 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	e0be      	b.n	8005cc2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005b44:	f000 f8ce 	bl	8005ce4 <HAL_RCC_GetSysClockFreq>
 8005b48:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	4a61      	ldr	r2, [pc, #388]	@ (8005cd4 <HAL_RCC_ClockConfig+0x268>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d909      	bls.n	8005b66 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005b52:	4b5f      	ldr	r3, [pc, #380]	@ (8005cd0 <HAL_RCC_ClockConfig+0x264>)
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b5a:	4a5d      	ldr	r2, [pc, #372]	@ (8005cd0 <HAL_RCC_ClockConfig+0x264>)
 8005b5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b60:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005b62:	2380      	movs	r3, #128	@ 0x80
 8005b64:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005b66:	4b5a      	ldr	r3, [pc, #360]	@ (8005cd0 <HAL_RCC_ClockConfig+0x264>)
 8005b68:	689b      	ldr	r3, [r3, #8]
 8005b6a:	f023 0203 	bic.w	r2, r3, #3
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	685b      	ldr	r3, [r3, #4]
 8005b72:	4957      	ldr	r1, [pc, #348]	@ (8005cd0 <HAL_RCC_ClockConfig+0x264>)
 8005b74:	4313      	orrs	r3, r2
 8005b76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b78:	f7fd f848 	bl	8002c0c <HAL_GetTick>
 8005b7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b7e:	e00a      	b.n	8005b96 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b80:	f7fd f844 	bl	8002c0c <HAL_GetTick>
 8005b84:	4602      	mov	r2, r0
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	1ad3      	subs	r3, r2, r3
 8005b8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d901      	bls.n	8005b96 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005b92:	2303      	movs	r3, #3
 8005b94:	e095      	b.n	8005cc2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b96:	4b4e      	ldr	r3, [pc, #312]	@ (8005cd0 <HAL_RCC_ClockConfig+0x264>)
 8005b98:	689b      	ldr	r3, [r3, #8]
 8005b9a:	f003 020c 	and.w	r2, r3, #12
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	009b      	lsls	r3, r3, #2
 8005ba4:	429a      	cmp	r2, r3
 8005ba6:	d1eb      	bne.n	8005b80 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f003 0302 	and.w	r3, r3, #2
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d023      	beq.n	8005bfc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f003 0304 	and.w	r3, r3, #4
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d005      	beq.n	8005bcc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005bc0:	4b43      	ldr	r3, [pc, #268]	@ (8005cd0 <HAL_RCC_ClockConfig+0x264>)
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	4a42      	ldr	r2, [pc, #264]	@ (8005cd0 <HAL_RCC_ClockConfig+0x264>)
 8005bc6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005bca:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f003 0308 	and.w	r3, r3, #8
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d007      	beq.n	8005be8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005bd8:	4b3d      	ldr	r3, [pc, #244]	@ (8005cd0 <HAL_RCC_ClockConfig+0x264>)
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005be0:	4a3b      	ldr	r2, [pc, #236]	@ (8005cd0 <HAL_RCC_ClockConfig+0x264>)
 8005be2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005be6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005be8:	4b39      	ldr	r3, [pc, #228]	@ (8005cd0 <HAL_RCC_ClockConfig+0x264>)
 8005bea:	689b      	ldr	r3, [r3, #8]
 8005bec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	4936      	ldr	r1, [pc, #216]	@ (8005cd0 <HAL_RCC_ClockConfig+0x264>)
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	608b      	str	r3, [r1, #8]
 8005bfa:	e008      	b.n	8005c0e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	2b80      	cmp	r3, #128	@ 0x80
 8005c00:	d105      	bne.n	8005c0e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005c02:	4b33      	ldr	r3, [pc, #204]	@ (8005cd0 <HAL_RCC_ClockConfig+0x264>)
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	4a32      	ldr	r2, [pc, #200]	@ (8005cd0 <HAL_RCC_ClockConfig+0x264>)
 8005c08:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c0c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005c0e:	4b2f      	ldr	r3, [pc, #188]	@ (8005ccc <HAL_RCC_ClockConfig+0x260>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f003 030f 	and.w	r3, r3, #15
 8005c16:	683a      	ldr	r2, [r7, #0]
 8005c18:	429a      	cmp	r2, r3
 8005c1a:	d21d      	bcs.n	8005c58 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c1c:	4b2b      	ldr	r3, [pc, #172]	@ (8005ccc <HAL_RCC_ClockConfig+0x260>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f023 020f 	bic.w	r2, r3, #15
 8005c24:	4929      	ldr	r1, [pc, #164]	@ (8005ccc <HAL_RCC_ClockConfig+0x260>)
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005c2c:	f7fc ffee 	bl	8002c0c <HAL_GetTick>
 8005c30:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c32:	e00a      	b.n	8005c4a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c34:	f7fc ffea 	bl	8002c0c <HAL_GetTick>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	1ad3      	subs	r3, r2, r3
 8005c3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d901      	bls.n	8005c4a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005c46:	2303      	movs	r3, #3
 8005c48:	e03b      	b.n	8005cc2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c4a:	4b20      	ldr	r3, [pc, #128]	@ (8005ccc <HAL_RCC_ClockConfig+0x260>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f003 030f 	and.w	r3, r3, #15
 8005c52:	683a      	ldr	r2, [r7, #0]
 8005c54:	429a      	cmp	r2, r3
 8005c56:	d1ed      	bne.n	8005c34 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f003 0304 	and.w	r3, r3, #4
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d008      	beq.n	8005c76 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005c64:	4b1a      	ldr	r3, [pc, #104]	@ (8005cd0 <HAL_RCC_ClockConfig+0x264>)
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	68db      	ldr	r3, [r3, #12]
 8005c70:	4917      	ldr	r1, [pc, #92]	@ (8005cd0 <HAL_RCC_ClockConfig+0x264>)
 8005c72:	4313      	orrs	r3, r2
 8005c74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f003 0308 	and.w	r3, r3, #8
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d009      	beq.n	8005c96 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005c82:	4b13      	ldr	r3, [pc, #76]	@ (8005cd0 <HAL_RCC_ClockConfig+0x264>)
 8005c84:	689b      	ldr	r3, [r3, #8]
 8005c86:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	691b      	ldr	r3, [r3, #16]
 8005c8e:	00db      	lsls	r3, r3, #3
 8005c90:	490f      	ldr	r1, [pc, #60]	@ (8005cd0 <HAL_RCC_ClockConfig+0x264>)
 8005c92:	4313      	orrs	r3, r2
 8005c94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005c96:	f000 f825 	bl	8005ce4 <HAL_RCC_GetSysClockFreq>
 8005c9a:	4602      	mov	r2, r0
 8005c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8005cd0 <HAL_RCC_ClockConfig+0x264>)
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	091b      	lsrs	r3, r3, #4
 8005ca2:	f003 030f 	and.w	r3, r3, #15
 8005ca6:	490c      	ldr	r1, [pc, #48]	@ (8005cd8 <HAL_RCC_ClockConfig+0x26c>)
 8005ca8:	5ccb      	ldrb	r3, [r1, r3]
 8005caa:	f003 031f 	and.w	r3, r3, #31
 8005cae:	fa22 f303 	lsr.w	r3, r2, r3
 8005cb2:	4a0a      	ldr	r2, [pc, #40]	@ (8005cdc <HAL_RCC_ClockConfig+0x270>)
 8005cb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005cb6:	4b0a      	ldr	r3, [pc, #40]	@ (8005ce0 <HAL_RCC_ClockConfig+0x274>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4618      	mov	r0, r3
 8005cbc:	f7fb fe1e 	bl	80018fc <HAL_InitTick>
 8005cc0:	4603      	mov	r3, r0
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	3718      	adds	r7, #24
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bd80      	pop	{r7, pc}
 8005cca:	bf00      	nop
 8005ccc:	40022000 	.word	0x40022000
 8005cd0:	40021000 	.word	0x40021000
 8005cd4:	04c4b400 	.word	0x04c4b400
 8005cd8:	0800d2e4 	.word	0x0800d2e4
 8005cdc:	20000004 	.word	0x20000004
 8005ce0:	20000008 	.word	0x20000008

08005ce4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b087      	sub	sp, #28
 8005ce8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005cea:	4b2c      	ldr	r3, [pc, #176]	@ (8005d9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	f003 030c 	and.w	r3, r3, #12
 8005cf2:	2b04      	cmp	r3, #4
 8005cf4:	d102      	bne.n	8005cfc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005cf6:	4b2a      	ldr	r3, [pc, #168]	@ (8005da0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005cf8:	613b      	str	r3, [r7, #16]
 8005cfa:	e047      	b.n	8005d8c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005cfc:	4b27      	ldr	r3, [pc, #156]	@ (8005d9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	f003 030c 	and.w	r3, r3, #12
 8005d04:	2b08      	cmp	r3, #8
 8005d06:	d102      	bne.n	8005d0e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005d08:	4b26      	ldr	r3, [pc, #152]	@ (8005da4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005d0a:	613b      	str	r3, [r7, #16]
 8005d0c:	e03e      	b.n	8005d8c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005d0e:	4b23      	ldr	r3, [pc, #140]	@ (8005d9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005d10:	689b      	ldr	r3, [r3, #8]
 8005d12:	f003 030c 	and.w	r3, r3, #12
 8005d16:	2b0c      	cmp	r3, #12
 8005d18:	d136      	bne.n	8005d88 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005d1a:	4b20      	ldr	r3, [pc, #128]	@ (8005d9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005d1c:	68db      	ldr	r3, [r3, #12]
 8005d1e:	f003 0303 	and.w	r3, r3, #3
 8005d22:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005d24:	4b1d      	ldr	r3, [pc, #116]	@ (8005d9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005d26:	68db      	ldr	r3, [r3, #12]
 8005d28:	091b      	lsrs	r3, r3, #4
 8005d2a:	f003 030f 	and.w	r3, r3, #15
 8005d2e:	3301      	adds	r3, #1
 8005d30:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	2b03      	cmp	r3, #3
 8005d36:	d10c      	bne.n	8005d52 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005d38:	4a1a      	ldr	r2, [pc, #104]	@ (8005da4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d40:	4a16      	ldr	r2, [pc, #88]	@ (8005d9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005d42:	68d2      	ldr	r2, [r2, #12]
 8005d44:	0a12      	lsrs	r2, r2, #8
 8005d46:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005d4a:	fb02 f303 	mul.w	r3, r2, r3
 8005d4e:	617b      	str	r3, [r7, #20]
      break;
 8005d50:	e00c      	b.n	8005d6c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005d52:	4a13      	ldr	r2, [pc, #76]	@ (8005da0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d5a:	4a10      	ldr	r2, [pc, #64]	@ (8005d9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005d5c:	68d2      	ldr	r2, [r2, #12]
 8005d5e:	0a12      	lsrs	r2, r2, #8
 8005d60:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005d64:	fb02 f303 	mul.w	r3, r2, r3
 8005d68:	617b      	str	r3, [r7, #20]
      break;
 8005d6a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005d6c:	4b0b      	ldr	r3, [pc, #44]	@ (8005d9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005d6e:	68db      	ldr	r3, [r3, #12]
 8005d70:	0e5b      	lsrs	r3, r3, #25
 8005d72:	f003 0303 	and.w	r3, r3, #3
 8005d76:	3301      	adds	r3, #1
 8005d78:	005b      	lsls	r3, r3, #1
 8005d7a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005d7c:	697a      	ldr	r2, [r7, #20]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d84:	613b      	str	r3, [r7, #16]
 8005d86:	e001      	b.n	8005d8c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005d8c:	693b      	ldr	r3, [r7, #16]
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	371c      	adds	r7, #28
 8005d92:	46bd      	mov	sp, r7
 8005d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d98:	4770      	bx	lr
 8005d9a:	bf00      	nop
 8005d9c:	40021000 	.word	0x40021000
 8005da0:	00f42400 	.word	0x00f42400
 8005da4:	016e3600 	.word	0x016e3600

08005da8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005da8:	b480      	push	{r7}
 8005daa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005dac:	4b03      	ldr	r3, [pc, #12]	@ (8005dbc <HAL_RCC_GetHCLKFreq+0x14>)
 8005dae:	681b      	ldr	r3, [r3, #0]
}
 8005db0:	4618      	mov	r0, r3
 8005db2:	46bd      	mov	sp, r7
 8005db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db8:	4770      	bx	lr
 8005dba:	bf00      	nop
 8005dbc:	20000004 	.word	0x20000004

08005dc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005dc4:	f7ff fff0 	bl	8005da8 <HAL_RCC_GetHCLKFreq>
 8005dc8:	4602      	mov	r2, r0
 8005dca:	4b06      	ldr	r3, [pc, #24]	@ (8005de4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005dcc:	689b      	ldr	r3, [r3, #8]
 8005dce:	0a1b      	lsrs	r3, r3, #8
 8005dd0:	f003 0307 	and.w	r3, r3, #7
 8005dd4:	4904      	ldr	r1, [pc, #16]	@ (8005de8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005dd6:	5ccb      	ldrb	r3, [r1, r3]
 8005dd8:	f003 031f 	and.w	r3, r3, #31
 8005ddc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	bd80      	pop	{r7, pc}
 8005de4:	40021000 	.word	0x40021000
 8005de8:	0800d2f4 	.word	0x0800d2f4

08005dec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005df0:	f7ff ffda 	bl	8005da8 <HAL_RCC_GetHCLKFreq>
 8005df4:	4602      	mov	r2, r0
 8005df6:	4b06      	ldr	r3, [pc, #24]	@ (8005e10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005df8:	689b      	ldr	r3, [r3, #8]
 8005dfa:	0adb      	lsrs	r3, r3, #11
 8005dfc:	f003 0307 	and.w	r3, r3, #7
 8005e00:	4904      	ldr	r1, [pc, #16]	@ (8005e14 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005e02:	5ccb      	ldrb	r3, [r1, r3]
 8005e04:	f003 031f 	and.w	r3, r3, #31
 8005e08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	bd80      	pop	{r7, pc}
 8005e10:	40021000 	.word	0x40021000
 8005e14:	0800d2f4 	.word	0x0800d2f4

08005e18 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b083      	sub	sp, #12
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	220f      	movs	r2, #15
 8005e26:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005e28:	4b12      	ldr	r3, [pc, #72]	@ (8005e74 <HAL_RCC_GetClockConfig+0x5c>)
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	f003 0203 	and.w	r2, r3, #3
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005e34:	4b0f      	ldr	r3, [pc, #60]	@ (8005e74 <HAL_RCC_GetClockConfig+0x5c>)
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005e40:	4b0c      	ldr	r3, [pc, #48]	@ (8005e74 <HAL_RCC_GetClockConfig+0x5c>)
 8005e42:	689b      	ldr	r3, [r3, #8]
 8005e44:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005e4c:	4b09      	ldr	r3, [pc, #36]	@ (8005e74 <HAL_RCC_GetClockConfig+0x5c>)
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	08db      	lsrs	r3, r3, #3
 8005e52:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005e5a:	4b07      	ldr	r3, [pc, #28]	@ (8005e78 <HAL_RCC_GetClockConfig+0x60>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f003 020f 	and.w	r2, r3, #15
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	601a      	str	r2, [r3, #0]
}
 8005e66:	bf00      	nop
 8005e68:	370c      	adds	r7, #12
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr
 8005e72:	bf00      	nop
 8005e74:	40021000 	.word	0x40021000
 8005e78:	40022000 	.word	0x40022000

08005e7c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b087      	sub	sp, #28
 8005e80:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005e82:	4b1e      	ldr	r3, [pc, #120]	@ (8005efc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005e84:	68db      	ldr	r3, [r3, #12]
 8005e86:	f003 0303 	and.w	r3, r3, #3
 8005e8a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005e8c:	4b1b      	ldr	r3, [pc, #108]	@ (8005efc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	091b      	lsrs	r3, r3, #4
 8005e92:	f003 030f 	and.w	r3, r3, #15
 8005e96:	3301      	adds	r3, #1
 8005e98:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005e9a:	693b      	ldr	r3, [r7, #16]
 8005e9c:	2b03      	cmp	r3, #3
 8005e9e:	d10c      	bne.n	8005eba <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005ea0:	4a17      	ldr	r2, [pc, #92]	@ (8005f00 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ea8:	4a14      	ldr	r2, [pc, #80]	@ (8005efc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005eaa:	68d2      	ldr	r2, [r2, #12]
 8005eac:	0a12      	lsrs	r2, r2, #8
 8005eae:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005eb2:	fb02 f303 	mul.w	r3, r2, r3
 8005eb6:	617b      	str	r3, [r7, #20]
    break;
 8005eb8:	e00c      	b.n	8005ed4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005eba:	4a12      	ldr	r2, [pc, #72]	@ (8005f04 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ec2:	4a0e      	ldr	r2, [pc, #56]	@ (8005efc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005ec4:	68d2      	ldr	r2, [r2, #12]
 8005ec6:	0a12      	lsrs	r2, r2, #8
 8005ec8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005ecc:	fb02 f303 	mul.w	r3, r2, r3
 8005ed0:	617b      	str	r3, [r7, #20]
    break;
 8005ed2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005ed4:	4b09      	ldr	r3, [pc, #36]	@ (8005efc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005ed6:	68db      	ldr	r3, [r3, #12]
 8005ed8:	0e5b      	lsrs	r3, r3, #25
 8005eda:	f003 0303 	and.w	r3, r3, #3
 8005ede:	3301      	adds	r3, #1
 8005ee0:	005b      	lsls	r3, r3, #1
 8005ee2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005ee4:	697a      	ldr	r2, [r7, #20]
 8005ee6:	68bb      	ldr	r3, [r7, #8]
 8005ee8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eec:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005eee:	687b      	ldr	r3, [r7, #4]
}
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	371c      	adds	r7, #28
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efa:	4770      	bx	lr
 8005efc:	40021000 	.word	0x40021000
 8005f00:	016e3600 	.word	0x016e3600
 8005f04:	00f42400 	.word	0x00f42400

08005f08 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b086      	sub	sp, #24
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005f10:	2300      	movs	r3, #0
 8005f12:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005f14:	2300      	movs	r3, #0
 8005f16:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	f000 8098 	beq.w	8006056 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f26:	2300      	movs	r3, #0
 8005f28:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f2a:	4b43      	ldr	r3, [pc, #268]	@ (8006038 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005f2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d10d      	bne.n	8005f52 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f36:	4b40      	ldr	r3, [pc, #256]	@ (8006038 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f3a:	4a3f      	ldr	r2, [pc, #252]	@ (8006038 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005f3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f40:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f42:	4b3d      	ldr	r3, [pc, #244]	@ (8006038 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005f44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f4a:	60bb      	str	r3, [r7, #8]
 8005f4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f4e:	2301      	movs	r3, #1
 8005f50:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005f52:	4b3a      	ldr	r3, [pc, #232]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a39      	ldr	r2, [pc, #228]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005f58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f5c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005f5e:	f7fc fe55 	bl	8002c0c <HAL_GetTick>
 8005f62:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005f64:	e009      	b.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f66:	f7fc fe51 	bl	8002c0c <HAL_GetTick>
 8005f6a:	4602      	mov	r2, r0
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	1ad3      	subs	r3, r2, r3
 8005f70:	2b02      	cmp	r3, #2
 8005f72:	d902      	bls.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005f74:	2303      	movs	r3, #3
 8005f76:	74fb      	strb	r3, [r7, #19]
        break;
 8005f78:	e005      	b.n	8005f86 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005f7a:	4b30      	ldr	r3, [pc, #192]	@ (800603c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d0ef      	beq.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005f86:	7cfb      	ldrb	r3, [r7, #19]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d159      	bne.n	8006040 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005f8c:	4b2a      	ldr	r3, [pc, #168]	@ (8006038 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f96:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d01e      	beq.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fa2:	697a      	ldr	r2, [r7, #20]
 8005fa4:	429a      	cmp	r2, r3
 8005fa6:	d019      	beq.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005fa8:	4b23      	ldr	r3, [pc, #140]	@ (8006038 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005fb2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005fb4:	4b20      	ldr	r3, [pc, #128]	@ (8006038 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fba:	4a1f      	ldr	r2, [pc, #124]	@ (8006038 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005fbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005fc0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005fc4:	4b1c      	ldr	r3, [pc, #112]	@ (8006038 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fca:	4a1b      	ldr	r2, [pc, #108]	@ (8006038 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005fcc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005fd4:	4a18      	ldr	r2, [pc, #96]	@ (8006038 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005fdc:	697b      	ldr	r3, [r7, #20]
 8005fde:	f003 0301 	and.w	r3, r3, #1
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d016      	beq.n	8006014 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fe6:	f7fc fe11 	bl	8002c0c <HAL_GetTick>
 8005fea:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005fec:	e00b      	b.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fee:	f7fc fe0d 	bl	8002c0c <HAL_GetTick>
 8005ff2:	4602      	mov	r2, r0
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	1ad3      	subs	r3, r2, r3
 8005ff8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d902      	bls.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8006000:	2303      	movs	r3, #3
 8006002:	74fb      	strb	r3, [r7, #19]
            break;
 8006004:	e006      	b.n	8006014 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006006:	4b0c      	ldr	r3, [pc, #48]	@ (8006038 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006008:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800600c:	f003 0302 	and.w	r3, r3, #2
 8006010:	2b00      	cmp	r3, #0
 8006012:	d0ec      	beq.n	8005fee <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006014:	7cfb      	ldrb	r3, [r7, #19]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d10b      	bne.n	8006032 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800601a:	4b07      	ldr	r3, [pc, #28]	@ (8006038 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800601c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006020:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006028:	4903      	ldr	r1, [pc, #12]	@ (8006038 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800602a:	4313      	orrs	r3, r2
 800602c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006030:	e008      	b.n	8006044 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006032:	7cfb      	ldrb	r3, [r7, #19]
 8006034:	74bb      	strb	r3, [r7, #18]
 8006036:	e005      	b.n	8006044 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006038:	40021000 	.word	0x40021000
 800603c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006040:	7cfb      	ldrb	r3, [r7, #19]
 8006042:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006044:	7c7b      	ldrb	r3, [r7, #17]
 8006046:	2b01      	cmp	r3, #1
 8006048:	d105      	bne.n	8006056 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800604a:	4ba7      	ldr	r3, [pc, #668]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800604c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800604e:	4aa6      	ldr	r2, [pc, #664]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006050:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006054:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f003 0301 	and.w	r3, r3, #1
 800605e:	2b00      	cmp	r3, #0
 8006060:	d00a      	beq.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006062:	4ba1      	ldr	r3, [pc, #644]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006064:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006068:	f023 0203 	bic.w	r2, r3, #3
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	499d      	ldr	r1, [pc, #628]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006072:	4313      	orrs	r3, r2
 8006074:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f003 0302 	and.w	r3, r3, #2
 8006080:	2b00      	cmp	r3, #0
 8006082:	d00a      	beq.n	800609a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006084:	4b98      	ldr	r3, [pc, #608]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006086:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800608a:	f023 020c 	bic.w	r2, r3, #12
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	689b      	ldr	r3, [r3, #8]
 8006092:	4995      	ldr	r1, [pc, #596]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006094:	4313      	orrs	r3, r2
 8006096:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f003 0304 	and.w	r3, r3, #4
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d00a      	beq.n	80060bc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80060a6:	4b90      	ldr	r3, [pc, #576]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060ac:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	68db      	ldr	r3, [r3, #12]
 80060b4:	498c      	ldr	r1, [pc, #560]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060b6:	4313      	orrs	r3, r2
 80060b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f003 0308 	and.w	r3, r3, #8
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d00a      	beq.n	80060de <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80060c8:	4b87      	ldr	r3, [pc, #540]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060ce:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	691b      	ldr	r3, [r3, #16]
 80060d6:	4984      	ldr	r1, [pc, #528]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060d8:	4313      	orrs	r3, r2
 80060da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f003 0310 	and.w	r3, r3, #16
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d00a      	beq.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80060ea:	4b7f      	ldr	r3, [pc, #508]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	695b      	ldr	r3, [r3, #20]
 80060f8:	497b      	ldr	r1, [pc, #492]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060fa:	4313      	orrs	r3, r2
 80060fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f003 0320 	and.w	r3, r3, #32
 8006108:	2b00      	cmp	r3, #0
 800610a:	d00a      	beq.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800610c:	4b76      	ldr	r3, [pc, #472]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800610e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006112:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	699b      	ldr	r3, [r3, #24]
 800611a:	4973      	ldr	r1, [pc, #460]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800611c:	4313      	orrs	r3, r2
 800611e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800612a:	2b00      	cmp	r3, #0
 800612c:	d00a      	beq.n	8006144 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800612e:	4b6e      	ldr	r3, [pc, #440]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006130:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006134:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	69db      	ldr	r3, [r3, #28]
 800613c:	496a      	ldr	r1, [pc, #424]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800613e:	4313      	orrs	r3, r2
 8006140:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800614c:	2b00      	cmp	r3, #0
 800614e:	d00a      	beq.n	8006166 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006150:	4b65      	ldr	r3, [pc, #404]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006152:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006156:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6a1b      	ldr	r3, [r3, #32]
 800615e:	4962      	ldr	r1, [pc, #392]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006160:	4313      	orrs	r3, r2
 8006162:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800616e:	2b00      	cmp	r3, #0
 8006170:	d00a      	beq.n	8006188 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006172:	4b5d      	ldr	r3, [pc, #372]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006174:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006178:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006180:	4959      	ldr	r1, [pc, #356]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006182:	4313      	orrs	r3, r2
 8006184:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006190:	2b00      	cmp	r3, #0
 8006192:	d00a      	beq.n	80061aa <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006194:	4b54      	ldr	r3, [pc, #336]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006196:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800619a:	f023 0203 	bic.w	r2, r3, #3
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061a2:	4951      	ldr	r1, [pc, #324]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061a4:	4313      	orrs	r3, r2
 80061a6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d00a      	beq.n	80061cc <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80061b6:	4b4c      	ldr	r3, [pc, #304]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061bc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061c4:	4948      	ldr	r1, [pc, #288]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061c6:	4313      	orrs	r3, r2
 80061c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d015      	beq.n	8006204 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80061d8:	4b43      	ldr	r3, [pc, #268]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061de:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061e6:	4940      	ldr	r1, [pc, #256]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061e8:	4313      	orrs	r3, r2
 80061ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80061f6:	d105      	bne.n	8006204 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80061f8:	4b3b      	ldr	r3, [pc, #236]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061fa:	68db      	ldr	r3, [r3, #12]
 80061fc:	4a3a      	ldr	r2, [pc, #232]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006202:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800620c:	2b00      	cmp	r3, #0
 800620e:	d015      	beq.n	800623c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006210:	4b35      	ldr	r3, [pc, #212]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006212:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006216:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800621e:	4932      	ldr	r1, [pc, #200]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006220:	4313      	orrs	r3, r2
 8006222:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800622a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800622e:	d105      	bne.n	800623c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006230:	4b2d      	ldr	r3, [pc, #180]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006232:	68db      	ldr	r3, [r3, #12]
 8006234:	4a2c      	ldr	r2, [pc, #176]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006236:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800623a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006244:	2b00      	cmp	r3, #0
 8006246:	d015      	beq.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006248:	4b27      	ldr	r3, [pc, #156]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800624a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800624e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006256:	4924      	ldr	r1, [pc, #144]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006258:	4313      	orrs	r3, r2
 800625a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006262:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006266:	d105      	bne.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006268:	4b1f      	ldr	r3, [pc, #124]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800626a:	68db      	ldr	r3, [r3, #12]
 800626c:	4a1e      	ldr	r2, [pc, #120]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800626e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006272:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800627c:	2b00      	cmp	r3, #0
 800627e:	d015      	beq.n	80062ac <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006280:	4b19      	ldr	r3, [pc, #100]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006282:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006286:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800628e:	4916      	ldr	r1, [pc, #88]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006290:	4313      	orrs	r3, r2
 8006292:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800629a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800629e:	d105      	bne.n	80062ac <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80062a0:	4b11      	ldr	r3, [pc, #68]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062a2:	68db      	ldr	r3, [r3, #12]
 80062a4:	4a10      	ldr	r2, [pc, #64]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80062aa:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d019      	beq.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80062b8:	4b0b      	ldr	r3, [pc, #44]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062c6:	4908      	ldr	r1, [pc, #32]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062c8:	4313      	orrs	r3, r2
 80062ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80062d6:	d109      	bne.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80062d8:	4b03      	ldr	r3, [pc, #12]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062da:	68db      	ldr	r3, [r3, #12]
 80062dc:	4a02      	ldr	r2, [pc, #8]	@ (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80062e2:	60d3      	str	r3, [r2, #12]
 80062e4:	e002      	b.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80062e6:	bf00      	nop
 80062e8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d015      	beq.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80062f8:	4b29      	ldr	r3, [pc, #164]	@ (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80062fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062fe:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006306:	4926      	ldr	r1, [pc, #152]	@ (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006308:	4313      	orrs	r3, r2
 800630a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006312:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006316:	d105      	bne.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006318:	4b21      	ldr	r3, [pc, #132]	@ (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800631a:	68db      	ldr	r3, [r3, #12]
 800631c:	4a20      	ldr	r2, [pc, #128]	@ (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800631e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006322:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800632c:	2b00      	cmp	r3, #0
 800632e:	d015      	beq.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8006330:	4b1b      	ldr	r3, [pc, #108]	@ (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006332:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006336:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800633e:	4918      	ldr	r1, [pc, #96]	@ (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006340:	4313      	orrs	r3, r2
 8006342:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800634a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800634e:	d105      	bne.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006350:	4b13      	ldr	r3, [pc, #76]	@ (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006352:	68db      	ldr	r3, [r3, #12]
 8006354:	4a12      	ldr	r2, [pc, #72]	@ (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006356:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800635a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006364:	2b00      	cmp	r3, #0
 8006366:	d015      	beq.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006368:	4b0d      	ldr	r3, [pc, #52]	@ (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800636a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800636e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006376:	490a      	ldr	r1, [pc, #40]	@ (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006378:	4313      	orrs	r3, r2
 800637a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006382:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006386:	d105      	bne.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006388:	4b05      	ldr	r3, [pc, #20]	@ (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800638a:	68db      	ldr	r3, [r3, #12]
 800638c:	4a04      	ldr	r2, [pc, #16]	@ (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800638e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006392:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006394:	7cbb      	ldrb	r3, [r7, #18]
}
 8006396:	4618      	mov	r0, r3
 8006398:	3718      	adds	r7, #24
 800639a:	46bd      	mov	sp, r7
 800639c:	bd80      	pop	{r7, pc}
 800639e:	bf00      	nop
 80063a0:	40021000 	.word	0x40021000

080063a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b082      	sub	sp, #8
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d101      	bne.n	80063b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80063b2:	2301      	movs	r3, #1
 80063b4:	e049      	b.n	800644a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063bc:	b2db      	uxtb	r3, r3
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d106      	bne.n	80063d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2200      	movs	r2, #0
 80063c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80063ca:	6878      	ldr	r0, [r7, #4]
 80063cc:	f000 f841 	bl	8006452 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2202      	movs	r2, #2
 80063d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681a      	ldr	r2, [r3, #0]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	3304      	adds	r3, #4
 80063e0:	4619      	mov	r1, r3
 80063e2:	4610      	mov	r0, r2
 80063e4:	f000 fde2 	bl	8006fac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2201      	movs	r2, #1
 80063ec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2201      	movs	r2, #1
 80063f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2201      	movs	r2, #1
 80063fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2201      	movs	r2, #1
 8006404:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2201      	movs	r2, #1
 8006414:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2201      	movs	r2, #1
 800641c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2201      	movs	r2, #1
 8006424:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2201      	movs	r2, #1
 800642c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2201      	movs	r2, #1
 8006434:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2201      	movs	r2, #1
 800643c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2201      	movs	r2, #1
 8006444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006448:	2300      	movs	r3, #0
}
 800644a:	4618      	mov	r0, r3
 800644c:	3708      	adds	r7, #8
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}

08006452 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006452:	b480      	push	{r7}
 8006454:	b083      	sub	sp, #12
 8006456:	af00      	add	r7, sp, #0
 8006458:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800645a:	bf00      	nop
 800645c:	370c      	adds	r7, #12
 800645e:	46bd      	mov	sp, r7
 8006460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006464:	4770      	bx	lr
	...

08006468 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006468:	b480      	push	{r7}
 800646a:	b085      	sub	sp, #20
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006476:	b2db      	uxtb	r3, r3
 8006478:	2b01      	cmp	r3, #1
 800647a:	d001      	beq.n	8006480 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800647c:	2301      	movs	r3, #1
 800647e:	e04c      	b.n	800651a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2202      	movs	r2, #2
 8006484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	4a26      	ldr	r2, [pc, #152]	@ (8006528 <HAL_TIM_Base_Start+0xc0>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d022      	beq.n	80064d8 <HAL_TIM_Base_Start+0x70>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800649a:	d01d      	beq.n	80064d8 <HAL_TIM_Base_Start+0x70>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a22      	ldr	r2, [pc, #136]	@ (800652c <HAL_TIM_Base_Start+0xc4>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d018      	beq.n	80064d8 <HAL_TIM_Base_Start+0x70>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4a21      	ldr	r2, [pc, #132]	@ (8006530 <HAL_TIM_Base_Start+0xc8>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d013      	beq.n	80064d8 <HAL_TIM_Base_Start+0x70>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4a1f      	ldr	r2, [pc, #124]	@ (8006534 <HAL_TIM_Base_Start+0xcc>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d00e      	beq.n	80064d8 <HAL_TIM_Base_Start+0x70>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4a1e      	ldr	r2, [pc, #120]	@ (8006538 <HAL_TIM_Base_Start+0xd0>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d009      	beq.n	80064d8 <HAL_TIM_Base_Start+0x70>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	4a1c      	ldr	r2, [pc, #112]	@ (800653c <HAL_TIM_Base_Start+0xd4>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d004      	beq.n	80064d8 <HAL_TIM_Base_Start+0x70>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a1b      	ldr	r2, [pc, #108]	@ (8006540 <HAL_TIM_Base_Start+0xd8>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d115      	bne.n	8006504 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	689a      	ldr	r2, [r3, #8]
 80064de:	4b19      	ldr	r3, [pc, #100]	@ (8006544 <HAL_TIM_Base_Start+0xdc>)
 80064e0:	4013      	ands	r3, r2
 80064e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	2b06      	cmp	r3, #6
 80064e8:	d015      	beq.n	8006516 <HAL_TIM_Base_Start+0xae>
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064f0:	d011      	beq.n	8006516 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	681a      	ldr	r2, [r3, #0]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f042 0201 	orr.w	r2, r2, #1
 8006500:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006502:	e008      	b.n	8006516 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	681a      	ldr	r2, [r3, #0]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f042 0201 	orr.w	r2, r2, #1
 8006512:	601a      	str	r2, [r3, #0]
 8006514:	e000      	b.n	8006518 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006516:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006518:	2300      	movs	r3, #0
}
 800651a:	4618      	mov	r0, r3
 800651c:	3714      	adds	r7, #20
 800651e:	46bd      	mov	sp, r7
 8006520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006524:	4770      	bx	lr
 8006526:	bf00      	nop
 8006528:	40012c00 	.word	0x40012c00
 800652c:	40000400 	.word	0x40000400
 8006530:	40000800 	.word	0x40000800
 8006534:	40000c00 	.word	0x40000c00
 8006538:	40013400 	.word	0x40013400
 800653c:	40014000 	.word	0x40014000
 8006540:	40015000 	.word	0x40015000
 8006544:	00010007 	.word	0x00010007

08006548 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8006548:	b480      	push	{r7}
 800654a:	b083      	sub	sp, #12
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	6a1a      	ldr	r2, [r3, #32]
 8006556:	f241 1311 	movw	r3, #4369	@ 0x1111
 800655a:	4013      	ands	r3, r2
 800655c:	2b00      	cmp	r3, #0
 800655e:	d10f      	bne.n	8006580 <HAL_TIM_Base_Stop+0x38>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	6a1a      	ldr	r2, [r3, #32]
 8006566:	f244 4344 	movw	r3, #17476	@ 0x4444
 800656a:	4013      	ands	r3, r2
 800656c:	2b00      	cmp	r3, #0
 800656e:	d107      	bne.n	8006580 <HAL_TIM_Base_Stop+0x38>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	681a      	ldr	r2, [r3, #0]
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f022 0201 	bic.w	r2, r2, #1
 800657e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2201      	movs	r2, #1
 8006584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8006588:	2300      	movs	r3, #0
}
 800658a:	4618      	mov	r0, r3
 800658c:	370c      	adds	r7, #12
 800658e:	46bd      	mov	sp, r7
 8006590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006594:	4770      	bx	lr
	...

08006598 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006598:	b480      	push	{r7}
 800659a:	b085      	sub	sp, #20
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065a6:	b2db      	uxtb	r3, r3
 80065a8:	2b01      	cmp	r3, #1
 80065aa:	d001      	beq.n	80065b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80065ac:	2301      	movs	r3, #1
 80065ae:	e054      	b.n	800665a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2202      	movs	r2, #2
 80065b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	68da      	ldr	r2, [r3, #12]
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f042 0201 	orr.w	r2, r2, #1
 80065c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a26      	ldr	r2, [pc, #152]	@ (8006668 <HAL_TIM_Base_Start_IT+0xd0>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d022      	beq.n	8006618 <HAL_TIM_Base_Start_IT+0x80>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065da:	d01d      	beq.n	8006618 <HAL_TIM_Base_Start_IT+0x80>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a22      	ldr	r2, [pc, #136]	@ (800666c <HAL_TIM_Base_Start_IT+0xd4>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d018      	beq.n	8006618 <HAL_TIM_Base_Start_IT+0x80>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	4a21      	ldr	r2, [pc, #132]	@ (8006670 <HAL_TIM_Base_Start_IT+0xd8>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d013      	beq.n	8006618 <HAL_TIM_Base_Start_IT+0x80>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	4a1f      	ldr	r2, [pc, #124]	@ (8006674 <HAL_TIM_Base_Start_IT+0xdc>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d00e      	beq.n	8006618 <HAL_TIM_Base_Start_IT+0x80>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4a1e      	ldr	r2, [pc, #120]	@ (8006678 <HAL_TIM_Base_Start_IT+0xe0>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d009      	beq.n	8006618 <HAL_TIM_Base_Start_IT+0x80>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4a1c      	ldr	r2, [pc, #112]	@ (800667c <HAL_TIM_Base_Start_IT+0xe4>)
 800660a:	4293      	cmp	r3, r2
 800660c:	d004      	beq.n	8006618 <HAL_TIM_Base_Start_IT+0x80>
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4a1b      	ldr	r2, [pc, #108]	@ (8006680 <HAL_TIM_Base_Start_IT+0xe8>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d115      	bne.n	8006644 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	689a      	ldr	r2, [r3, #8]
 800661e:	4b19      	ldr	r3, [pc, #100]	@ (8006684 <HAL_TIM_Base_Start_IT+0xec>)
 8006620:	4013      	ands	r3, r2
 8006622:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	2b06      	cmp	r3, #6
 8006628:	d015      	beq.n	8006656 <HAL_TIM_Base_Start_IT+0xbe>
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006630:	d011      	beq.n	8006656 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f042 0201 	orr.w	r2, r2, #1
 8006640:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006642:	e008      	b.n	8006656 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	681a      	ldr	r2, [r3, #0]
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f042 0201 	orr.w	r2, r2, #1
 8006652:	601a      	str	r2, [r3, #0]
 8006654:	e000      	b.n	8006658 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006656:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006658:	2300      	movs	r3, #0
}
 800665a:	4618      	mov	r0, r3
 800665c:	3714      	adds	r7, #20
 800665e:	46bd      	mov	sp, r7
 8006660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006664:	4770      	bx	lr
 8006666:	bf00      	nop
 8006668:	40012c00 	.word	0x40012c00
 800666c:	40000400 	.word	0x40000400
 8006670:	40000800 	.word	0x40000800
 8006674:	40000c00 	.word	0x40000c00
 8006678:	40013400 	.word	0x40013400
 800667c:	40014000 	.word	0x40014000
 8006680:	40015000 	.word	0x40015000
 8006684:	00010007 	.word	0x00010007

08006688 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b082      	sub	sp, #8
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d101      	bne.n	800669a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006696:	2301      	movs	r3, #1
 8006698:	e049      	b.n	800672e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066a0:	b2db      	uxtb	r3, r3
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d106      	bne.n	80066b4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2200      	movs	r2, #0
 80066aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f7fb fbac 	bl	8001e0c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2202      	movs	r2, #2
 80066b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681a      	ldr	r2, [r3, #0]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	3304      	adds	r3, #4
 80066c4:	4619      	mov	r1, r3
 80066c6:	4610      	mov	r0, r2
 80066c8:	f000 fc70 	bl	8006fac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2201      	movs	r2, #1
 80066d0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2201      	movs	r2, #1
 80066d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2201      	movs	r2, #1
 80066e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2201      	movs	r2, #1
 80066e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2201      	movs	r2, #1
 80066f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2201      	movs	r2, #1
 80066f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2201      	movs	r2, #1
 8006700:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2201      	movs	r2, #1
 8006708:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2201      	movs	r2, #1
 8006710:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2201      	movs	r2, #1
 8006718:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2201      	movs	r2, #1
 8006720:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2201      	movs	r2, #1
 8006728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800672c:	2300      	movs	r3, #0
}
 800672e:	4618      	mov	r0, r3
 8006730:	3708      	adds	r7, #8
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}
	...

08006738 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b084      	sub	sp, #16
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
 8006740:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d109      	bne.n	800675c <HAL_TIM_PWM_Start+0x24>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800674e:	b2db      	uxtb	r3, r3
 8006750:	2b01      	cmp	r3, #1
 8006752:	bf14      	ite	ne
 8006754:	2301      	movne	r3, #1
 8006756:	2300      	moveq	r3, #0
 8006758:	b2db      	uxtb	r3, r3
 800675a:	e03c      	b.n	80067d6 <HAL_TIM_PWM_Start+0x9e>
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	2b04      	cmp	r3, #4
 8006760:	d109      	bne.n	8006776 <HAL_TIM_PWM_Start+0x3e>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006768:	b2db      	uxtb	r3, r3
 800676a:	2b01      	cmp	r3, #1
 800676c:	bf14      	ite	ne
 800676e:	2301      	movne	r3, #1
 8006770:	2300      	moveq	r3, #0
 8006772:	b2db      	uxtb	r3, r3
 8006774:	e02f      	b.n	80067d6 <HAL_TIM_PWM_Start+0x9e>
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	2b08      	cmp	r3, #8
 800677a:	d109      	bne.n	8006790 <HAL_TIM_PWM_Start+0x58>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006782:	b2db      	uxtb	r3, r3
 8006784:	2b01      	cmp	r3, #1
 8006786:	bf14      	ite	ne
 8006788:	2301      	movne	r3, #1
 800678a:	2300      	moveq	r3, #0
 800678c:	b2db      	uxtb	r3, r3
 800678e:	e022      	b.n	80067d6 <HAL_TIM_PWM_Start+0x9e>
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	2b0c      	cmp	r3, #12
 8006794:	d109      	bne.n	80067aa <HAL_TIM_PWM_Start+0x72>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800679c:	b2db      	uxtb	r3, r3
 800679e:	2b01      	cmp	r3, #1
 80067a0:	bf14      	ite	ne
 80067a2:	2301      	movne	r3, #1
 80067a4:	2300      	moveq	r3, #0
 80067a6:	b2db      	uxtb	r3, r3
 80067a8:	e015      	b.n	80067d6 <HAL_TIM_PWM_Start+0x9e>
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	2b10      	cmp	r3, #16
 80067ae:	d109      	bne.n	80067c4 <HAL_TIM_PWM_Start+0x8c>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80067b6:	b2db      	uxtb	r3, r3
 80067b8:	2b01      	cmp	r3, #1
 80067ba:	bf14      	ite	ne
 80067bc:	2301      	movne	r3, #1
 80067be:	2300      	moveq	r3, #0
 80067c0:	b2db      	uxtb	r3, r3
 80067c2:	e008      	b.n	80067d6 <HAL_TIM_PWM_Start+0x9e>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80067ca:	b2db      	uxtb	r3, r3
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	bf14      	ite	ne
 80067d0:	2301      	movne	r3, #1
 80067d2:	2300      	moveq	r3, #0
 80067d4:	b2db      	uxtb	r3, r3
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d001      	beq.n	80067de <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80067da:	2301      	movs	r3, #1
 80067dc:	e0a6      	b.n	800692c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d104      	bne.n	80067ee <HAL_TIM_PWM_Start+0xb6>
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2202      	movs	r2, #2
 80067e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80067ec:	e023      	b.n	8006836 <HAL_TIM_PWM_Start+0xfe>
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	2b04      	cmp	r3, #4
 80067f2:	d104      	bne.n	80067fe <HAL_TIM_PWM_Start+0xc6>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2202      	movs	r2, #2
 80067f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80067fc:	e01b      	b.n	8006836 <HAL_TIM_PWM_Start+0xfe>
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	2b08      	cmp	r3, #8
 8006802:	d104      	bne.n	800680e <HAL_TIM_PWM_Start+0xd6>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2202      	movs	r2, #2
 8006808:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800680c:	e013      	b.n	8006836 <HAL_TIM_PWM_Start+0xfe>
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	2b0c      	cmp	r3, #12
 8006812:	d104      	bne.n	800681e <HAL_TIM_PWM_Start+0xe6>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2202      	movs	r2, #2
 8006818:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800681c:	e00b      	b.n	8006836 <HAL_TIM_PWM_Start+0xfe>
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	2b10      	cmp	r3, #16
 8006822:	d104      	bne.n	800682e <HAL_TIM_PWM_Start+0xf6>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2202      	movs	r2, #2
 8006828:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800682c:	e003      	b.n	8006836 <HAL_TIM_PWM_Start+0xfe>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2202      	movs	r2, #2
 8006832:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	2201      	movs	r2, #1
 800683c:	6839      	ldr	r1, [r7, #0]
 800683e:	4618      	mov	r0, r3
 8006840:	f001 f806 	bl	8007850 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a3a      	ldr	r2, [pc, #232]	@ (8006934 <HAL_TIM_PWM_Start+0x1fc>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d018      	beq.n	8006880 <HAL_TIM_PWM_Start+0x148>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a39      	ldr	r2, [pc, #228]	@ (8006938 <HAL_TIM_PWM_Start+0x200>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d013      	beq.n	8006880 <HAL_TIM_PWM_Start+0x148>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a37      	ldr	r2, [pc, #220]	@ (800693c <HAL_TIM_PWM_Start+0x204>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d00e      	beq.n	8006880 <HAL_TIM_PWM_Start+0x148>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a36      	ldr	r2, [pc, #216]	@ (8006940 <HAL_TIM_PWM_Start+0x208>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d009      	beq.n	8006880 <HAL_TIM_PWM_Start+0x148>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a34      	ldr	r2, [pc, #208]	@ (8006944 <HAL_TIM_PWM_Start+0x20c>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d004      	beq.n	8006880 <HAL_TIM_PWM_Start+0x148>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a33      	ldr	r2, [pc, #204]	@ (8006948 <HAL_TIM_PWM_Start+0x210>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d101      	bne.n	8006884 <HAL_TIM_PWM_Start+0x14c>
 8006880:	2301      	movs	r3, #1
 8006882:	e000      	b.n	8006886 <HAL_TIM_PWM_Start+0x14e>
 8006884:	2300      	movs	r3, #0
 8006886:	2b00      	cmp	r3, #0
 8006888:	d007      	beq.n	800689a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006898:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a25      	ldr	r2, [pc, #148]	@ (8006934 <HAL_TIM_PWM_Start+0x1fc>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d022      	beq.n	80068ea <HAL_TIM_PWM_Start+0x1b2>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068ac:	d01d      	beq.n	80068ea <HAL_TIM_PWM_Start+0x1b2>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4a26      	ldr	r2, [pc, #152]	@ (800694c <HAL_TIM_PWM_Start+0x214>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d018      	beq.n	80068ea <HAL_TIM_PWM_Start+0x1b2>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a24      	ldr	r2, [pc, #144]	@ (8006950 <HAL_TIM_PWM_Start+0x218>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d013      	beq.n	80068ea <HAL_TIM_PWM_Start+0x1b2>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a23      	ldr	r2, [pc, #140]	@ (8006954 <HAL_TIM_PWM_Start+0x21c>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d00e      	beq.n	80068ea <HAL_TIM_PWM_Start+0x1b2>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a19      	ldr	r2, [pc, #100]	@ (8006938 <HAL_TIM_PWM_Start+0x200>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d009      	beq.n	80068ea <HAL_TIM_PWM_Start+0x1b2>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a18      	ldr	r2, [pc, #96]	@ (800693c <HAL_TIM_PWM_Start+0x204>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d004      	beq.n	80068ea <HAL_TIM_PWM_Start+0x1b2>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a18      	ldr	r2, [pc, #96]	@ (8006948 <HAL_TIM_PWM_Start+0x210>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d115      	bne.n	8006916 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	689a      	ldr	r2, [r3, #8]
 80068f0:	4b19      	ldr	r3, [pc, #100]	@ (8006958 <HAL_TIM_PWM_Start+0x220>)
 80068f2:	4013      	ands	r3, r2
 80068f4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2b06      	cmp	r3, #6
 80068fa:	d015      	beq.n	8006928 <HAL_TIM_PWM_Start+0x1f0>
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006902:	d011      	beq.n	8006928 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	681a      	ldr	r2, [r3, #0]
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f042 0201 	orr.w	r2, r2, #1
 8006912:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006914:	e008      	b.n	8006928 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	681a      	ldr	r2, [r3, #0]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f042 0201 	orr.w	r2, r2, #1
 8006924:	601a      	str	r2, [r3, #0]
 8006926:	e000      	b.n	800692a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006928:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800692a:	2300      	movs	r3, #0
}
 800692c:	4618      	mov	r0, r3
 800692e:	3710      	adds	r7, #16
 8006930:	46bd      	mov	sp, r7
 8006932:	bd80      	pop	{r7, pc}
 8006934:	40012c00 	.word	0x40012c00
 8006938:	40013400 	.word	0x40013400
 800693c:	40014000 	.word	0x40014000
 8006940:	40014400 	.word	0x40014400
 8006944:	40014800 	.word	0x40014800
 8006948:	40015000 	.word	0x40015000
 800694c:	40000400 	.word	0x40000400
 8006950:	40000800 	.word	0x40000800
 8006954:	40000c00 	.word	0x40000c00
 8006958:	00010007 	.word	0x00010007

0800695c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b082      	sub	sp, #8
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	2200      	movs	r2, #0
 800696c:	6839      	ldr	r1, [r7, #0]
 800696e:	4618      	mov	r0, r3
 8006970:	f000 ff6e 	bl	8007850 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a40      	ldr	r2, [pc, #256]	@ (8006a7c <HAL_TIM_PWM_Stop+0x120>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d018      	beq.n	80069b0 <HAL_TIM_PWM_Stop+0x54>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a3f      	ldr	r2, [pc, #252]	@ (8006a80 <HAL_TIM_PWM_Stop+0x124>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d013      	beq.n	80069b0 <HAL_TIM_PWM_Stop+0x54>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4a3d      	ldr	r2, [pc, #244]	@ (8006a84 <HAL_TIM_PWM_Stop+0x128>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d00e      	beq.n	80069b0 <HAL_TIM_PWM_Stop+0x54>
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4a3c      	ldr	r2, [pc, #240]	@ (8006a88 <HAL_TIM_PWM_Stop+0x12c>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d009      	beq.n	80069b0 <HAL_TIM_PWM_Stop+0x54>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4a3a      	ldr	r2, [pc, #232]	@ (8006a8c <HAL_TIM_PWM_Stop+0x130>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d004      	beq.n	80069b0 <HAL_TIM_PWM_Stop+0x54>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4a39      	ldr	r2, [pc, #228]	@ (8006a90 <HAL_TIM_PWM_Stop+0x134>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d101      	bne.n	80069b4 <HAL_TIM_PWM_Stop+0x58>
 80069b0:	2301      	movs	r3, #1
 80069b2:	e000      	b.n	80069b6 <HAL_TIM_PWM_Stop+0x5a>
 80069b4:	2300      	movs	r3, #0
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d017      	beq.n	80069ea <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	6a1a      	ldr	r2, [r3, #32]
 80069c0:	f241 1311 	movw	r3, #4369	@ 0x1111
 80069c4:	4013      	ands	r3, r2
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d10f      	bne.n	80069ea <HAL_TIM_PWM_Stop+0x8e>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	6a1a      	ldr	r2, [r3, #32]
 80069d0:	f244 4344 	movw	r3, #17476	@ 0x4444
 80069d4:	4013      	ands	r3, r2
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d107      	bne.n	80069ea <HAL_TIM_PWM_Stop+0x8e>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80069e8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	6a1a      	ldr	r2, [r3, #32]
 80069f0:	f241 1311 	movw	r3, #4369	@ 0x1111
 80069f4:	4013      	ands	r3, r2
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d10f      	bne.n	8006a1a <HAL_TIM_PWM_Stop+0xbe>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	6a1a      	ldr	r2, [r3, #32]
 8006a00:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006a04:	4013      	ands	r3, r2
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d107      	bne.n	8006a1a <HAL_TIM_PWM_Stop+0xbe>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	681a      	ldr	r2, [r3, #0]
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f022 0201 	bic.w	r2, r2, #1
 8006a18:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d104      	bne.n	8006a2a <HAL_TIM_PWM_Stop+0xce>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2201      	movs	r2, #1
 8006a24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006a28:	e023      	b.n	8006a72 <HAL_TIM_PWM_Stop+0x116>
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	2b04      	cmp	r3, #4
 8006a2e:	d104      	bne.n	8006a3a <HAL_TIM_PWM_Stop+0xde>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2201      	movs	r2, #1
 8006a34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006a38:	e01b      	b.n	8006a72 <HAL_TIM_PWM_Stop+0x116>
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	2b08      	cmp	r3, #8
 8006a3e:	d104      	bne.n	8006a4a <HAL_TIM_PWM_Stop+0xee>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2201      	movs	r2, #1
 8006a44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a48:	e013      	b.n	8006a72 <HAL_TIM_PWM_Stop+0x116>
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	2b0c      	cmp	r3, #12
 8006a4e:	d104      	bne.n	8006a5a <HAL_TIM_PWM_Stop+0xfe>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2201      	movs	r2, #1
 8006a54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006a58:	e00b      	b.n	8006a72 <HAL_TIM_PWM_Stop+0x116>
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	2b10      	cmp	r3, #16
 8006a5e:	d104      	bne.n	8006a6a <HAL_TIM_PWM_Stop+0x10e>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2201      	movs	r2, #1
 8006a64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006a68:	e003      	b.n	8006a72 <HAL_TIM_PWM_Stop+0x116>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2201      	movs	r2, #1
 8006a6e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8006a72:	2300      	movs	r3, #0
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	3708      	adds	r7, #8
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bd80      	pop	{r7, pc}
 8006a7c:	40012c00 	.word	0x40012c00
 8006a80:	40013400 	.word	0x40013400
 8006a84:	40014000 	.word	0x40014000
 8006a88:	40014400 	.word	0x40014400
 8006a8c:	40014800 	.word	0x40014800
 8006a90:	40015000 	.word	0x40015000

08006a94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b084      	sub	sp, #16
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	68db      	ldr	r3, [r3, #12]
 8006aa2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	691b      	ldr	r3, [r3, #16]
 8006aaa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	f003 0302 	and.w	r3, r3, #2
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d020      	beq.n	8006af8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	f003 0302 	and.w	r3, r3, #2
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d01b      	beq.n	8006af8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f06f 0202 	mvn.w	r2, #2
 8006ac8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2201      	movs	r2, #1
 8006ace:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	699b      	ldr	r3, [r3, #24]
 8006ad6:	f003 0303 	and.w	r3, r3, #3
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d003      	beq.n	8006ae6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006ade:	6878      	ldr	r0, [r7, #4]
 8006ae0:	f000 fa46 	bl	8006f70 <HAL_TIM_IC_CaptureCallback>
 8006ae4:	e005      	b.n	8006af2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	f000 fa38 	bl	8006f5c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	f000 fa49 	bl	8006f84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2200      	movs	r2, #0
 8006af6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	f003 0304 	and.w	r3, r3, #4
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d020      	beq.n	8006b44 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	f003 0304 	and.w	r3, r3, #4
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d01b      	beq.n	8006b44 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f06f 0204 	mvn.w	r2, #4
 8006b14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2202      	movs	r2, #2
 8006b1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	699b      	ldr	r3, [r3, #24]
 8006b22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d003      	beq.n	8006b32 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b2a:	6878      	ldr	r0, [r7, #4]
 8006b2c:	f000 fa20 	bl	8006f70 <HAL_TIM_IC_CaptureCallback>
 8006b30:	e005      	b.n	8006b3e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	f000 fa12 	bl	8006f5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f000 fa23 	bl	8006f84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2200      	movs	r2, #0
 8006b42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	f003 0308 	and.w	r3, r3, #8
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d020      	beq.n	8006b90 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	f003 0308 	and.w	r3, r3, #8
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d01b      	beq.n	8006b90 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f06f 0208 	mvn.w	r2, #8
 8006b60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2204      	movs	r2, #4
 8006b66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	69db      	ldr	r3, [r3, #28]
 8006b6e:	f003 0303 	and.w	r3, r3, #3
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d003      	beq.n	8006b7e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	f000 f9fa 	bl	8006f70 <HAL_TIM_IC_CaptureCallback>
 8006b7c:	e005      	b.n	8006b8a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f000 f9ec 	bl	8006f5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b84:	6878      	ldr	r0, [r7, #4]
 8006b86:	f000 f9fd 	bl	8006f84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	f003 0310 	and.w	r3, r3, #16
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d020      	beq.n	8006bdc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	f003 0310 	and.w	r3, r3, #16
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d01b      	beq.n	8006bdc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f06f 0210 	mvn.w	r2, #16
 8006bac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2208      	movs	r2, #8
 8006bb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	69db      	ldr	r3, [r3, #28]
 8006bba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d003      	beq.n	8006bca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006bc2:	6878      	ldr	r0, [r7, #4]
 8006bc4:	f000 f9d4 	bl	8006f70 <HAL_TIM_IC_CaptureCallback>
 8006bc8:	e005      	b.n	8006bd6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bca:	6878      	ldr	r0, [r7, #4]
 8006bcc:	f000 f9c6 	bl	8006f5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bd0:	6878      	ldr	r0, [r7, #4]
 8006bd2:	f000 f9d7 	bl	8006f84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2200      	movs	r2, #0
 8006bda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	f003 0301 	and.w	r3, r3, #1
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d00c      	beq.n	8006c00 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	f003 0301 	and.w	r3, r3, #1
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d007      	beq.n	8006c00 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f06f 0201 	mvn.w	r2, #1
 8006bf8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f7fa fe42 	bl	8001884 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d104      	bne.n	8006c14 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d00c      	beq.n	8006c2e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d007      	beq.n	8006c2e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006c26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f001 f939 	bl	8007ea0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006c2e:	68bb      	ldr	r3, [r7, #8]
 8006c30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d00c      	beq.n	8006c52 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d007      	beq.n	8006c52 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006c4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f001 f931 	bl	8007eb4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d00c      	beq.n	8006c76 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d007      	beq.n	8006c76 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006c6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	f000 f991 	bl	8006f98 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	f003 0320 	and.w	r3, r3, #32
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d00c      	beq.n	8006c9a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	f003 0320 	and.w	r3, r3, #32
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d007      	beq.n	8006c9a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f06f 0220 	mvn.w	r2, #32
 8006c92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c94:	6878      	ldr	r0, [r7, #4]
 8006c96:	f001 f8f9 	bl	8007e8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d00c      	beq.n	8006cbe <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d007      	beq.n	8006cbe <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8006cb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006cb8:	6878      	ldr	r0, [r7, #4]
 8006cba:	f001 f905 	bl	8007ec8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d00c      	beq.n	8006ce2 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d007      	beq.n	8006ce2 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8006cda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006cdc:	6878      	ldr	r0, [r7, #4]
 8006cde:	f001 f8fd 	bl	8007edc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d00c      	beq.n	8006d06 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d007      	beq.n	8006d06 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8006cfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006d00:	6878      	ldr	r0, [r7, #4]
 8006d02:	f001 f8f5 	bl	8007ef0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d00c      	beq.n	8006d2a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d007      	beq.n	8006d2a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8006d22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006d24:	6878      	ldr	r0, [r7, #4]
 8006d26:	f001 f8ed 	bl	8007f04 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006d2a:	bf00      	nop
 8006d2c:	3710      	adds	r7, #16
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd80      	pop	{r7, pc}
	...

08006d34 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b086      	sub	sp, #24
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	60f8      	str	r0, [r7, #12]
 8006d3c:	60b9      	str	r1, [r7, #8]
 8006d3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d40:	2300      	movs	r3, #0
 8006d42:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d4a:	2b01      	cmp	r3, #1
 8006d4c:	d101      	bne.n	8006d52 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006d4e:	2302      	movs	r3, #2
 8006d50:	e0ff      	b.n	8006f52 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2201      	movs	r2, #1
 8006d56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2b14      	cmp	r3, #20
 8006d5e:	f200 80f0 	bhi.w	8006f42 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006d62:	a201      	add	r2, pc, #4	@ (adr r2, 8006d68 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d68:	08006dbd 	.word	0x08006dbd
 8006d6c:	08006f43 	.word	0x08006f43
 8006d70:	08006f43 	.word	0x08006f43
 8006d74:	08006f43 	.word	0x08006f43
 8006d78:	08006dfd 	.word	0x08006dfd
 8006d7c:	08006f43 	.word	0x08006f43
 8006d80:	08006f43 	.word	0x08006f43
 8006d84:	08006f43 	.word	0x08006f43
 8006d88:	08006e3f 	.word	0x08006e3f
 8006d8c:	08006f43 	.word	0x08006f43
 8006d90:	08006f43 	.word	0x08006f43
 8006d94:	08006f43 	.word	0x08006f43
 8006d98:	08006e7f 	.word	0x08006e7f
 8006d9c:	08006f43 	.word	0x08006f43
 8006da0:	08006f43 	.word	0x08006f43
 8006da4:	08006f43 	.word	0x08006f43
 8006da8:	08006ec1 	.word	0x08006ec1
 8006dac:	08006f43 	.word	0x08006f43
 8006db0:	08006f43 	.word	0x08006f43
 8006db4:	08006f43 	.word	0x08006f43
 8006db8:	08006f01 	.word	0x08006f01
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	68b9      	ldr	r1, [r7, #8]
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f000 f9a6 	bl	8007114 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	699a      	ldr	r2, [r3, #24]
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f042 0208 	orr.w	r2, r2, #8
 8006dd6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	699a      	ldr	r2, [r3, #24]
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f022 0204 	bic.w	r2, r2, #4
 8006de6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	6999      	ldr	r1, [r3, #24]
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	691a      	ldr	r2, [r3, #16]
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	430a      	orrs	r2, r1
 8006df8:	619a      	str	r2, [r3, #24]
      break;
 8006dfa:	e0a5      	b.n	8006f48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	68b9      	ldr	r1, [r7, #8]
 8006e02:	4618      	mov	r0, r3
 8006e04:	f000 fa20 	bl	8007248 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	699a      	ldr	r2, [r3, #24]
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006e16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	699a      	ldr	r2, [r3, #24]
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	6999      	ldr	r1, [r3, #24]
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	691b      	ldr	r3, [r3, #16]
 8006e32:	021a      	lsls	r2, r3, #8
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	430a      	orrs	r2, r1
 8006e3a:	619a      	str	r2, [r3, #24]
      break;
 8006e3c:	e084      	b.n	8006f48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	68b9      	ldr	r1, [r7, #8]
 8006e44:	4618      	mov	r0, r3
 8006e46:	f000 fa93 	bl	8007370 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	69da      	ldr	r2, [r3, #28]
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f042 0208 	orr.w	r2, r2, #8
 8006e58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	69da      	ldr	r2, [r3, #28]
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f022 0204 	bic.w	r2, r2, #4
 8006e68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	69d9      	ldr	r1, [r3, #28]
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	691a      	ldr	r2, [r3, #16]
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	430a      	orrs	r2, r1
 8006e7a:	61da      	str	r2, [r3, #28]
      break;
 8006e7c:	e064      	b.n	8006f48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	68b9      	ldr	r1, [r7, #8]
 8006e84:	4618      	mov	r0, r3
 8006e86:	f000 fb05 	bl	8007494 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	69da      	ldr	r2, [r3, #28]
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006e98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	69da      	ldr	r2, [r3, #28]
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ea8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	69d9      	ldr	r1, [r3, #28]
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	691b      	ldr	r3, [r3, #16]
 8006eb4:	021a      	lsls	r2, r3, #8
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	430a      	orrs	r2, r1
 8006ebc:	61da      	str	r2, [r3, #28]
      break;
 8006ebe:	e043      	b.n	8006f48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	68b9      	ldr	r1, [r7, #8]
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	f000 fb78 	bl	80075bc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f042 0208 	orr.w	r2, r2, #8
 8006eda:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f022 0204 	bic.w	r2, r2, #4
 8006eea:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	691a      	ldr	r2, [r3, #16]
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	430a      	orrs	r2, r1
 8006efc:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006efe:	e023      	b.n	8006f48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	68b9      	ldr	r1, [r7, #8]
 8006f06:	4618      	mov	r0, r3
 8006f08:	f000 fbc2 	bl	8007690 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006f1a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f2a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	691b      	ldr	r3, [r3, #16]
 8006f36:	021a      	lsls	r2, r3, #8
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	430a      	orrs	r2, r1
 8006f3e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006f40:	e002      	b.n	8006f48 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006f42:	2301      	movs	r3, #1
 8006f44:	75fb      	strb	r3, [r7, #23]
      break;
 8006f46:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006f50:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	3718      	adds	r7, #24
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}
 8006f5a:	bf00      	nop

08006f5c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b083      	sub	sp, #12
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f64:	bf00      	nop
 8006f66:	370c      	adds	r7, #12
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6e:	4770      	bx	lr

08006f70 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006f70:	b480      	push	{r7}
 8006f72:	b083      	sub	sp, #12
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006f78:	bf00      	nop
 8006f7a:	370c      	adds	r7, #12
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f82:	4770      	bx	lr

08006f84 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b083      	sub	sp, #12
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006f8c:	bf00      	nop
 8006f8e:	370c      	adds	r7, #12
 8006f90:	46bd      	mov	sp, r7
 8006f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f96:	4770      	bx	lr

08006f98 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006f98:	b480      	push	{r7}
 8006f9a:	b083      	sub	sp, #12
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006fa0:	bf00      	nop
 8006fa2:	370c      	adds	r7, #12
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006faa:	4770      	bx	lr

08006fac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b085      	sub	sp, #20
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
 8006fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	4a4c      	ldr	r2, [pc, #304]	@ (80070f0 <TIM_Base_SetConfig+0x144>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d017      	beq.n	8006ff4 <TIM_Base_SetConfig+0x48>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fca:	d013      	beq.n	8006ff4 <TIM_Base_SetConfig+0x48>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	4a49      	ldr	r2, [pc, #292]	@ (80070f4 <TIM_Base_SetConfig+0x148>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	d00f      	beq.n	8006ff4 <TIM_Base_SetConfig+0x48>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	4a48      	ldr	r2, [pc, #288]	@ (80070f8 <TIM_Base_SetConfig+0x14c>)
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d00b      	beq.n	8006ff4 <TIM_Base_SetConfig+0x48>
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	4a47      	ldr	r2, [pc, #284]	@ (80070fc <TIM_Base_SetConfig+0x150>)
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d007      	beq.n	8006ff4 <TIM_Base_SetConfig+0x48>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	4a46      	ldr	r2, [pc, #280]	@ (8007100 <TIM_Base_SetConfig+0x154>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d003      	beq.n	8006ff4 <TIM_Base_SetConfig+0x48>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	4a45      	ldr	r2, [pc, #276]	@ (8007104 <TIM_Base_SetConfig+0x158>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d108      	bne.n	8007006 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ffa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	68fa      	ldr	r2, [r7, #12]
 8007002:	4313      	orrs	r3, r2
 8007004:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	4a39      	ldr	r2, [pc, #228]	@ (80070f0 <TIM_Base_SetConfig+0x144>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d023      	beq.n	8007056 <TIM_Base_SetConfig+0xaa>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007014:	d01f      	beq.n	8007056 <TIM_Base_SetConfig+0xaa>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	4a36      	ldr	r2, [pc, #216]	@ (80070f4 <TIM_Base_SetConfig+0x148>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d01b      	beq.n	8007056 <TIM_Base_SetConfig+0xaa>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	4a35      	ldr	r2, [pc, #212]	@ (80070f8 <TIM_Base_SetConfig+0x14c>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d017      	beq.n	8007056 <TIM_Base_SetConfig+0xaa>
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	4a34      	ldr	r2, [pc, #208]	@ (80070fc <TIM_Base_SetConfig+0x150>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d013      	beq.n	8007056 <TIM_Base_SetConfig+0xaa>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	4a33      	ldr	r2, [pc, #204]	@ (8007100 <TIM_Base_SetConfig+0x154>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d00f      	beq.n	8007056 <TIM_Base_SetConfig+0xaa>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	4a33      	ldr	r2, [pc, #204]	@ (8007108 <TIM_Base_SetConfig+0x15c>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d00b      	beq.n	8007056 <TIM_Base_SetConfig+0xaa>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	4a32      	ldr	r2, [pc, #200]	@ (800710c <TIM_Base_SetConfig+0x160>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d007      	beq.n	8007056 <TIM_Base_SetConfig+0xaa>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	4a31      	ldr	r2, [pc, #196]	@ (8007110 <TIM_Base_SetConfig+0x164>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d003      	beq.n	8007056 <TIM_Base_SetConfig+0xaa>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	4a2c      	ldr	r2, [pc, #176]	@ (8007104 <TIM_Base_SetConfig+0x158>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d108      	bne.n	8007068 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800705c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	68db      	ldr	r3, [r3, #12]
 8007062:	68fa      	ldr	r2, [r7, #12]
 8007064:	4313      	orrs	r3, r2
 8007066:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	695b      	ldr	r3, [r3, #20]
 8007072:	4313      	orrs	r3, r2
 8007074:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	68fa      	ldr	r2, [r7, #12]
 800707a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	689a      	ldr	r2, [r3, #8]
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	681a      	ldr	r2, [r3, #0]
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	4a18      	ldr	r2, [pc, #96]	@ (80070f0 <TIM_Base_SetConfig+0x144>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d013      	beq.n	80070bc <TIM_Base_SetConfig+0x110>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	4a1a      	ldr	r2, [pc, #104]	@ (8007100 <TIM_Base_SetConfig+0x154>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d00f      	beq.n	80070bc <TIM_Base_SetConfig+0x110>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	4a1a      	ldr	r2, [pc, #104]	@ (8007108 <TIM_Base_SetConfig+0x15c>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d00b      	beq.n	80070bc <TIM_Base_SetConfig+0x110>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	4a19      	ldr	r2, [pc, #100]	@ (800710c <TIM_Base_SetConfig+0x160>)
 80070a8:	4293      	cmp	r3, r2
 80070aa:	d007      	beq.n	80070bc <TIM_Base_SetConfig+0x110>
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	4a18      	ldr	r2, [pc, #96]	@ (8007110 <TIM_Base_SetConfig+0x164>)
 80070b0:	4293      	cmp	r3, r2
 80070b2:	d003      	beq.n	80070bc <TIM_Base_SetConfig+0x110>
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	4a13      	ldr	r2, [pc, #76]	@ (8007104 <TIM_Base_SetConfig+0x158>)
 80070b8:	4293      	cmp	r3, r2
 80070ba:	d103      	bne.n	80070c4 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	691a      	ldr	r2, [r3, #16]
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2201      	movs	r2, #1
 80070c8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	691b      	ldr	r3, [r3, #16]
 80070ce:	f003 0301 	and.w	r3, r3, #1
 80070d2:	2b01      	cmp	r3, #1
 80070d4:	d105      	bne.n	80070e2 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	691b      	ldr	r3, [r3, #16]
 80070da:	f023 0201 	bic.w	r2, r3, #1
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	611a      	str	r2, [r3, #16]
  }
}
 80070e2:	bf00      	nop
 80070e4:	3714      	adds	r7, #20
 80070e6:	46bd      	mov	sp, r7
 80070e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ec:	4770      	bx	lr
 80070ee:	bf00      	nop
 80070f0:	40012c00 	.word	0x40012c00
 80070f4:	40000400 	.word	0x40000400
 80070f8:	40000800 	.word	0x40000800
 80070fc:	40000c00 	.word	0x40000c00
 8007100:	40013400 	.word	0x40013400
 8007104:	40015000 	.word	0x40015000
 8007108:	40014000 	.word	0x40014000
 800710c:	40014400 	.word	0x40014400
 8007110:	40014800 	.word	0x40014800

08007114 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007114:	b480      	push	{r7}
 8007116:	b087      	sub	sp, #28
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
 800711c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6a1b      	ldr	r3, [r3, #32]
 8007122:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6a1b      	ldr	r3, [r3, #32]
 8007128:	f023 0201 	bic.w	r2, r3, #1
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	685b      	ldr	r3, [r3, #4]
 8007134:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	699b      	ldr	r3, [r3, #24]
 800713a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007142:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007146:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	f023 0303 	bic.w	r3, r3, #3
 800714e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	68fa      	ldr	r2, [r7, #12]
 8007156:	4313      	orrs	r3, r2
 8007158:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800715a:	697b      	ldr	r3, [r7, #20]
 800715c:	f023 0302 	bic.w	r3, r3, #2
 8007160:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	689b      	ldr	r3, [r3, #8]
 8007166:	697a      	ldr	r2, [r7, #20]
 8007168:	4313      	orrs	r3, r2
 800716a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	4a30      	ldr	r2, [pc, #192]	@ (8007230 <TIM_OC1_SetConfig+0x11c>)
 8007170:	4293      	cmp	r3, r2
 8007172:	d013      	beq.n	800719c <TIM_OC1_SetConfig+0x88>
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	4a2f      	ldr	r2, [pc, #188]	@ (8007234 <TIM_OC1_SetConfig+0x120>)
 8007178:	4293      	cmp	r3, r2
 800717a:	d00f      	beq.n	800719c <TIM_OC1_SetConfig+0x88>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	4a2e      	ldr	r2, [pc, #184]	@ (8007238 <TIM_OC1_SetConfig+0x124>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d00b      	beq.n	800719c <TIM_OC1_SetConfig+0x88>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	4a2d      	ldr	r2, [pc, #180]	@ (800723c <TIM_OC1_SetConfig+0x128>)
 8007188:	4293      	cmp	r3, r2
 800718a:	d007      	beq.n	800719c <TIM_OC1_SetConfig+0x88>
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	4a2c      	ldr	r2, [pc, #176]	@ (8007240 <TIM_OC1_SetConfig+0x12c>)
 8007190:	4293      	cmp	r3, r2
 8007192:	d003      	beq.n	800719c <TIM_OC1_SetConfig+0x88>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	4a2b      	ldr	r2, [pc, #172]	@ (8007244 <TIM_OC1_SetConfig+0x130>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d10c      	bne.n	80071b6 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	f023 0308 	bic.w	r3, r3, #8
 80071a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	68db      	ldr	r3, [r3, #12]
 80071a8:	697a      	ldr	r2, [r7, #20]
 80071aa:	4313      	orrs	r3, r2
 80071ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	f023 0304 	bic.w	r3, r3, #4
 80071b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	4a1d      	ldr	r2, [pc, #116]	@ (8007230 <TIM_OC1_SetConfig+0x11c>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d013      	beq.n	80071e6 <TIM_OC1_SetConfig+0xd2>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	4a1c      	ldr	r2, [pc, #112]	@ (8007234 <TIM_OC1_SetConfig+0x120>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d00f      	beq.n	80071e6 <TIM_OC1_SetConfig+0xd2>
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	4a1b      	ldr	r2, [pc, #108]	@ (8007238 <TIM_OC1_SetConfig+0x124>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d00b      	beq.n	80071e6 <TIM_OC1_SetConfig+0xd2>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	4a1a      	ldr	r2, [pc, #104]	@ (800723c <TIM_OC1_SetConfig+0x128>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d007      	beq.n	80071e6 <TIM_OC1_SetConfig+0xd2>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	4a19      	ldr	r2, [pc, #100]	@ (8007240 <TIM_OC1_SetConfig+0x12c>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d003      	beq.n	80071e6 <TIM_OC1_SetConfig+0xd2>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	4a18      	ldr	r2, [pc, #96]	@ (8007244 <TIM_OC1_SetConfig+0x130>)
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d111      	bne.n	800720a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80071e6:	693b      	ldr	r3, [r7, #16]
 80071e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80071ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80071ee:	693b      	ldr	r3, [r7, #16]
 80071f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80071f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	695b      	ldr	r3, [r3, #20]
 80071fa:	693a      	ldr	r2, [r7, #16]
 80071fc:	4313      	orrs	r3, r2
 80071fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	699b      	ldr	r3, [r3, #24]
 8007204:	693a      	ldr	r2, [r7, #16]
 8007206:	4313      	orrs	r3, r2
 8007208:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	693a      	ldr	r2, [r7, #16]
 800720e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	68fa      	ldr	r2, [r7, #12]
 8007214:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	685a      	ldr	r2, [r3, #4]
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	697a      	ldr	r2, [r7, #20]
 8007222:	621a      	str	r2, [r3, #32]
}
 8007224:	bf00      	nop
 8007226:	371c      	adds	r7, #28
 8007228:	46bd      	mov	sp, r7
 800722a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722e:	4770      	bx	lr
 8007230:	40012c00 	.word	0x40012c00
 8007234:	40013400 	.word	0x40013400
 8007238:	40014000 	.word	0x40014000
 800723c:	40014400 	.word	0x40014400
 8007240:	40014800 	.word	0x40014800
 8007244:	40015000 	.word	0x40015000

08007248 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007248:	b480      	push	{r7}
 800724a:	b087      	sub	sp, #28
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
 8007250:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6a1b      	ldr	r3, [r3, #32]
 8007256:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6a1b      	ldr	r3, [r3, #32]
 800725c:	f023 0210 	bic.w	r2, r3, #16
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	685b      	ldr	r3, [r3, #4]
 8007268:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	699b      	ldr	r3, [r3, #24]
 800726e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007276:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800727a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007282:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007284:	683b      	ldr	r3, [r7, #0]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	021b      	lsls	r3, r3, #8
 800728a:	68fa      	ldr	r2, [r7, #12]
 800728c:	4313      	orrs	r3, r2
 800728e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007290:	697b      	ldr	r3, [r7, #20]
 8007292:	f023 0320 	bic.w	r3, r3, #32
 8007296:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	689b      	ldr	r3, [r3, #8]
 800729c:	011b      	lsls	r3, r3, #4
 800729e:	697a      	ldr	r2, [r7, #20]
 80072a0:	4313      	orrs	r3, r2
 80072a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	4a2c      	ldr	r2, [pc, #176]	@ (8007358 <TIM_OC2_SetConfig+0x110>)
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d007      	beq.n	80072bc <TIM_OC2_SetConfig+0x74>
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	4a2b      	ldr	r2, [pc, #172]	@ (800735c <TIM_OC2_SetConfig+0x114>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d003      	beq.n	80072bc <TIM_OC2_SetConfig+0x74>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	4a2a      	ldr	r2, [pc, #168]	@ (8007360 <TIM_OC2_SetConfig+0x118>)
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d10d      	bne.n	80072d8 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	68db      	ldr	r3, [r3, #12]
 80072c8:	011b      	lsls	r3, r3, #4
 80072ca:	697a      	ldr	r2, [r7, #20]
 80072cc:	4313      	orrs	r3, r2
 80072ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80072d0:	697b      	ldr	r3, [r7, #20]
 80072d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072d6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	4a1f      	ldr	r2, [pc, #124]	@ (8007358 <TIM_OC2_SetConfig+0x110>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d013      	beq.n	8007308 <TIM_OC2_SetConfig+0xc0>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	4a1e      	ldr	r2, [pc, #120]	@ (800735c <TIM_OC2_SetConfig+0x114>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d00f      	beq.n	8007308 <TIM_OC2_SetConfig+0xc0>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	4a1e      	ldr	r2, [pc, #120]	@ (8007364 <TIM_OC2_SetConfig+0x11c>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d00b      	beq.n	8007308 <TIM_OC2_SetConfig+0xc0>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	4a1d      	ldr	r2, [pc, #116]	@ (8007368 <TIM_OC2_SetConfig+0x120>)
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d007      	beq.n	8007308 <TIM_OC2_SetConfig+0xc0>
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	4a1c      	ldr	r2, [pc, #112]	@ (800736c <TIM_OC2_SetConfig+0x124>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d003      	beq.n	8007308 <TIM_OC2_SetConfig+0xc0>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	4a17      	ldr	r2, [pc, #92]	@ (8007360 <TIM_OC2_SetConfig+0x118>)
 8007304:	4293      	cmp	r3, r2
 8007306:	d113      	bne.n	8007330 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007308:	693b      	ldr	r3, [r7, #16]
 800730a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800730e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007310:	693b      	ldr	r3, [r7, #16]
 8007312:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007316:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	695b      	ldr	r3, [r3, #20]
 800731c:	009b      	lsls	r3, r3, #2
 800731e:	693a      	ldr	r2, [r7, #16]
 8007320:	4313      	orrs	r3, r2
 8007322:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	699b      	ldr	r3, [r3, #24]
 8007328:	009b      	lsls	r3, r3, #2
 800732a:	693a      	ldr	r2, [r7, #16]
 800732c:	4313      	orrs	r3, r2
 800732e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	693a      	ldr	r2, [r7, #16]
 8007334:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	68fa      	ldr	r2, [r7, #12]
 800733a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	685a      	ldr	r2, [r3, #4]
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	697a      	ldr	r2, [r7, #20]
 8007348:	621a      	str	r2, [r3, #32]
}
 800734a:	bf00      	nop
 800734c:	371c      	adds	r7, #28
 800734e:	46bd      	mov	sp, r7
 8007350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007354:	4770      	bx	lr
 8007356:	bf00      	nop
 8007358:	40012c00 	.word	0x40012c00
 800735c:	40013400 	.word	0x40013400
 8007360:	40015000 	.word	0x40015000
 8007364:	40014000 	.word	0x40014000
 8007368:	40014400 	.word	0x40014400
 800736c:	40014800 	.word	0x40014800

08007370 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007370:	b480      	push	{r7}
 8007372:	b087      	sub	sp, #28
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
 8007378:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6a1b      	ldr	r3, [r3, #32]
 800737e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6a1b      	ldr	r3, [r3, #32]
 8007384:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	685b      	ldr	r3, [r3, #4]
 8007390:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	69db      	ldr	r3, [r3, #28]
 8007396:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800739e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	f023 0303 	bic.w	r3, r3, #3
 80073aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80073ac:	683b      	ldr	r3, [r7, #0]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	68fa      	ldr	r2, [r7, #12]
 80073b2:	4313      	orrs	r3, r2
 80073b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80073b6:	697b      	ldr	r3, [r7, #20]
 80073b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80073bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	689b      	ldr	r3, [r3, #8]
 80073c2:	021b      	lsls	r3, r3, #8
 80073c4:	697a      	ldr	r2, [r7, #20]
 80073c6:	4313      	orrs	r3, r2
 80073c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	4a2b      	ldr	r2, [pc, #172]	@ (800747c <TIM_OC3_SetConfig+0x10c>)
 80073ce:	4293      	cmp	r3, r2
 80073d0:	d007      	beq.n	80073e2 <TIM_OC3_SetConfig+0x72>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	4a2a      	ldr	r2, [pc, #168]	@ (8007480 <TIM_OC3_SetConfig+0x110>)
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d003      	beq.n	80073e2 <TIM_OC3_SetConfig+0x72>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	4a29      	ldr	r2, [pc, #164]	@ (8007484 <TIM_OC3_SetConfig+0x114>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d10d      	bne.n	80073fe <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80073e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	68db      	ldr	r3, [r3, #12]
 80073ee:	021b      	lsls	r3, r3, #8
 80073f0:	697a      	ldr	r2, [r7, #20]
 80073f2:	4313      	orrs	r3, r2
 80073f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80073fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	4a1e      	ldr	r2, [pc, #120]	@ (800747c <TIM_OC3_SetConfig+0x10c>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d013      	beq.n	800742e <TIM_OC3_SetConfig+0xbe>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	4a1d      	ldr	r2, [pc, #116]	@ (8007480 <TIM_OC3_SetConfig+0x110>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d00f      	beq.n	800742e <TIM_OC3_SetConfig+0xbe>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	4a1d      	ldr	r2, [pc, #116]	@ (8007488 <TIM_OC3_SetConfig+0x118>)
 8007412:	4293      	cmp	r3, r2
 8007414:	d00b      	beq.n	800742e <TIM_OC3_SetConfig+0xbe>
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	4a1c      	ldr	r2, [pc, #112]	@ (800748c <TIM_OC3_SetConfig+0x11c>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d007      	beq.n	800742e <TIM_OC3_SetConfig+0xbe>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	4a1b      	ldr	r2, [pc, #108]	@ (8007490 <TIM_OC3_SetConfig+0x120>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d003      	beq.n	800742e <TIM_OC3_SetConfig+0xbe>
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	4a16      	ldr	r2, [pc, #88]	@ (8007484 <TIM_OC3_SetConfig+0x114>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d113      	bne.n	8007456 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800742e:	693b      	ldr	r3, [r7, #16]
 8007430:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007434:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800743c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	695b      	ldr	r3, [r3, #20]
 8007442:	011b      	lsls	r3, r3, #4
 8007444:	693a      	ldr	r2, [r7, #16]
 8007446:	4313      	orrs	r3, r2
 8007448:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	699b      	ldr	r3, [r3, #24]
 800744e:	011b      	lsls	r3, r3, #4
 8007450:	693a      	ldr	r2, [r7, #16]
 8007452:	4313      	orrs	r3, r2
 8007454:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	693a      	ldr	r2, [r7, #16]
 800745a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	68fa      	ldr	r2, [r7, #12]
 8007460:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	685a      	ldr	r2, [r3, #4]
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	697a      	ldr	r2, [r7, #20]
 800746e:	621a      	str	r2, [r3, #32]
}
 8007470:	bf00      	nop
 8007472:	371c      	adds	r7, #28
 8007474:	46bd      	mov	sp, r7
 8007476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747a:	4770      	bx	lr
 800747c:	40012c00 	.word	0x40012c00
 8007480:	40013400 	.word	0x40013400
 8007484:	40015000 	.word	0x40015000
 8007488:	40014000 	.word	0x40014000
 800748c:	40014400 	.word	0x40014400
 8007490:	40014800 	.word	0x40014800

08007494 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007494:	b480      	push	{r7}
 8007496:	b087      	sub	sp, #28
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
 800749c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6a1b      	ldr	r3, [r3, #32]
 80074a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6a1b      	ldr	r3, [r3, #32]
 80074a8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	685b      	ldr	r3, [r3, #4]
 80074b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	69db      	ldr	r3, [r3, #28]
 80074ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80074c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80074ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	021b      	lsls	r3, r3, #8
 80074d6:	68fa      	ldr	r2, [r7, #12]
 80074d8:	4313      	orrs	r3, r2
 80074da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80074e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	689b      	ldr	r3, [r3, #8]
 80074e8:	031b      	lsls	r3, r3, #12
 80074ea:	697a      	ldr	r2, [r7, #20]
 80074ec:	4313      	orrs	r3, r2
 80074ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	4a2c      	ldr	r2, [pc, #176]	@ (80075a4 <TIM_OC4_SetConfig+0x110>)
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d007      	beq.n	8007508 <TIM_OC4_SetConfig+0x74>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	4a2b      	ldr	r2, [pc, #172]	@ (80075a8 <TIM_OC4_SetConfig+0x114>)
 80074fc:	4293      	cmp	r3, r2
 80074fe:	d003      	beq.n	8007508 <TIM_OC4_SetConfig+0x74>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	4a2a      	ldr	r2, [pc, #168]	@ (80075ac <TIM_OC4_SetConfig+0x118>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d10d      	bne.n	8007524 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8007508:	697b      	ldr	r3, [r7, #20]
 800750a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800750e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	68db      	ldr	r3, [r3, #12]
 8007514:	031b      	lsls	r3, r3, #12
 8007516:	697a      	ldr	r2, [r7, #20]
 8007518:	4313      	orrs	r3, r2
 800751a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007522:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	4a1f      	ldr	r2, [pc, #124]	@ (80075a4 <TIM_OC4_SetConfig+0x110>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d013      	beq.n	8007554 <TIM_OC4_SetConfig+0xc0>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	4a1e      	ldr	r2, [pc, #120]	@ (80075a8 <TIM_OC4_SetConfig+0x114>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d00f      	beq.n	8007554 <TIM_OC4_SetConfig+0xc0>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	4a1e      	ldr	r2, [pc, #120]	@ (80075b0 <TIM_OC4_SetConfig+0x11c>)
 8007538:	4293      	cmp	r3, r2
 800753a:	d00b      	beq.n	8007554 <TIM_OC4_SetConfig+0xc0>
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	4a1d      	ldr	r2, [pc, #116]	@ (80075b4 <TIM_OC4_SetConfig+0x120>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d007      	beq.n	8007554 <TIM_OC4_SetConfig+0xc0>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	4a1c      	ldr	r2, [pc, #112]	@ (80075b8 <TIM_OC4_SetConfig+0x124>)
 8007548:	4293      	cmp	r3, r2
 800754a:	d003      	beq.n	8007554 <TIM_OC4_SetConfig+0xc0>
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	4a17      	ldr	r2, [pc, #92]	@ (80075ac <TIM_OC4_SetConfig+0x118>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d113      	bne.n	800757c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007554:	693b      	ldr	r3, [r7, #16]
 8007556:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800755a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800755c:	693b      	ldr	r3, [r7, #16]
 800755e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007562:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	695b      	ldr	r3, [r3, #20]
 8007568:	019b      	lsls	r3, r3, #6
 800756a:	693a      	ldr	r2, [r7, #16]
 800756c:	4313      	orrs	r3, r2
 800756e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	699b      	ldr	r3, [r3, #24]
 8007574:	019b      	lsls	r3, r3, #6
 8007576:	693a      	ldr	r2, [r7, #16]
 8007578:	4313      	orrs	r3, r2
 800757a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	693a      	ldr	r2, [r7, #16]
 8007580:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	68fa      	ldr	r2, [r7, #12]
 8007586:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	685a      	ldr	r2, [r3, #4]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	697a      	ldr	r2, [r7, #20]
 8007594:	621a      	str	r2, [r3, #32]
}
 8007596:	bf00      	nop
 8007598:	371c      	adds	r7, #28
 800759a:	46bd      	mov	sp, r7
 800759c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a0:	4770      	bx	lr
 80075a2:	bf00      	nop
 80075a4:	40012c00 	.word	0x40012c00
 80075a8:	40013400 	.word	0x40013400
 80075ac:	40015000 	.word	0x40015000
 80075b0:	40014000 	.word	0x40014000
 80075b4:	40014400 	.word	0x40014400
 80075b8:	40014800 	.word	0x40014800

080075bc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80075bc:	b480      	push	{r7}
 80075be:	b087      	sub	sp, #28
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
 80075c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6a1b      	ldr	r3, [r3, #32]
 80075ca:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6a1b      	ldr	r3, [r3, #32]
 80075d0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	685b      	ldr	r3, [r3, #4]
 80075dc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80075ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	68fa      	ldr	r2, [r7, #12]
 80075f6:	4313      	orrs	r3, r2
 80075f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80075fa:	693b      	ldr	r3, [r7, #16]
 80075fc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007600:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	689b      	ldr	r3, [r3, #8]
 8007606:	041b      	lsls	r3, r3, #16
 8007608:	693a      	ldr	r2, [r7, #16]
 800760a:	4313      	orrs	r3, r2
 800760c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	4a19      	ldr	r2, [pc, #100]	@ (8007678 <TIM_OC5_SetConfig+0xbc>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d013      	beq.n	800763e <TIM_OC5_SetConfig+0x82>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	4a18      	ldr	r2, [pc, #96]	@ (800767c <TIM_OC5_SetConfig+0xc0>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d00f      	beq.n	800763e <TIM_OC5_SetConfig+0x82>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	4a17      	ldr	r2, [pc, #92]	@ (8007680 <TIM_OC5_SetConfig+0xc4>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d00b      	beq.n	800763e <TIM_OC5_SetConfig+0x82>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	4a16      	ldr	r2, [pc, #88]	@ (8007684 <TIM_OC5_SetConfig+0xc8>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d007      	beq.n	800763e <TIM_OC5_SetConfig+0x82>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	4a15      	ldr	r2, [pc, #84]	@ (8007688 <TIM_OC5_SetConfig+0xcc>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d003      	beq.n	800763e <TIM_OC5_SetConfig+0x82>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4a14      	ldr	r2, [pc, #80]	@ (800768c <TIM_OC5_SetConfig+0xd0>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d109      	bne.n	8007652 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007644:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007646:	683b      	ldr	r3, [r7, #0]
 8007648:	695b      	ldr	r3, [r3, #20]
 800764a:	021b      	lsls	r3, r3, #8
 800764c:	697a      	ldr	r2, [r7, #20]
 800764e:	4313      	orrs	r3, r2
 8007650:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	697a      	ldr	r2, [r7, #20]
 8007656:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	68fa      	ldr	r2, [r7, #12]
 800765c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	685a      	ldr	r2, [r3, #4]
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	693a      	ldr	r2, [r7, #16]
 800766a:	621a      	str	r2, [r3, #32]
}
 800766c:	bf00      	nop
 800766e:	371c      	adds	r7, #28
 8007670:	46bd      	mov	sp, r7
 8007672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007676:	4770      	bx	lr
 8007678:	40012c00 	.word	0x40012c00
 800767c:	40013400 	.word	0x40013400
 8007680:	40014000 	.word	0x40014000
 8007684:	40014400 	.word	0x40014400
 8007688:	40014800 	.word	0x40014800
 800768c:	40015000 	.word	0x40015000

08007690 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007690:	b480      	push	{r7}
 8007692:	b087      	sub	sp, #28
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
 8007698:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6a1b      	ldr	r3, [r3, #32]
 800769e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6a1b      	ldr	r3, [r3, #32]
 80076a4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	685b      	ldr	r3, [r3, #4]
 80076b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80076be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80076c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	021b      	lsls	r3, r3, #8
 80076ca:	68fa      	ldr	r2, [r7, #12]
 80076cc:	4313      	orrs	r3, r2
 80076ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80076d0:	693b      	ldr	r3, [r7, #16]
 80076d2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80076d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	689b      	ldr	r3, [r3, #8]
 80076dc:	051b      	lsls	r3, r3, #20
 80076de:	693a      	ldr	r2, [r7, #16]
 80076e0:	4313      	orrs	r3, r2
 80076e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	4a1a      	ldr	r2, [pc, #104]	@ (8007750 <TIM_OC6_SetConfig+0xc0>)
 80076e8:	4293      	cmp	r3, r2
 80076ea:	d013      	beq.n	8007714 <TIM_OC6_SetConfig+0x84>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	4a19      	ldr	r2, [pc, #100]	@ (8007754 <TIM_OC6_SetConfig+0xc4>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d00f      	beq.n	8007714 <TIM_OC6_SetConfig+0x84>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	4a18      	ldr	r2, [pc, #96]	@ (8007758 <TIM_OC6_SetConfig+0xc8>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d00b      	beq.n	8007714 <TIM_OC6_SetConfig+0x84>
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	4a17      	ldr	r2, [pc, #92]	@ (800775c <TIM_OC6_SetConfig+0xcc>)
 8007700:	4293      	cmp	r3, r2
 8007702:	d007      	beq.n	8007714 <TIM_OC6_SetConfig+0x84>
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	4a16      	ldr	r2, [pc, #88]	@ (8007760 <TIM_OC6_SetConfig+0xd0>)
 8007708:	4293      	cmp	r3, r2
 800770a:	d003      	beq.n	8007714 <TIM_OC6_SetConfig+0x84>
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	4a15      	ldr	r2, [pc, #84]	@ (8007764 <TIM_OC6_SetConfig+0xd4>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d109      	bne.n	8007728 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007714:	697b      	ldr	r3, [r7, #20]
 8007716:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800771a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	695b      	ldr	r3, [r3, #20]
 8007720:	029b      	lsls	r3, r3, #10
 8007722:	697a      	ldr	r2, [r7, #20]
 8007724:	4313      	orrs	r3, r2
 8007726:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	697a      	ldr	r2, [r7, #20]
 800772c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	68fa      	ldr	r2, [r7, #12]
 8007732:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	685a      	ldr	r2, [r3, #4]
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	693a      	ldr	r2, [r7, #16]
 8007740:	621a      	str	r2, [r3, #32]
}
 8007742:	bf00      	nop
 8007744:	371c      	adds	r7, #28
 8007746:	46bd      	mov	sp, r7
 8007748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774c:	4770      	bx	lr
 800774e:	bf00      	nop
 8007750:	40012c00 	.word	0x40012c00
 8007754:	40013400 	.word	0x40013400
 8007758:	40014000 	.word	0x40014000
 800775c:	40014400 	.word	0x40014400
 8007760:	40014800 	.word	0x40014800
 8007764:	40015000 	.word	0x40015000

08007768 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007768:	b480      	push	{r7}
 800776a:	b087      	sub	sp, #28
 800776c:	af00      	add	r7, sp, #0
 800776e:	60f8      	str	r0, [r7, #12]
 8007770:	60b9      	str	r1, [r7, #8]
 8007772:	607a      	str	r2, [r7, #4]
 8007774:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	6a1b      	ldr	r3, [r3, #32]
 800777a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	6a1b      	ldr	r3, [r3, #32]
 8007780:	f023 0201 	bic.w	r2, r3, #1
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	699b      	ldr	r3, [r3, #24]
 800778c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	4a28      	ldr	r2, [pc, #160]	@ (8007834 <TIM_TI1_SetConfig+0xcc>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d01b      	beq.n	80077ce <TIM_TI1_SetConfig+0x66>
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800779c:	d017      	beq.n	80077ce <TIM_TI1_SetConfig+0x66>
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	4a25      	ldr	r2, [pc, #148]	@ (8007838 <TIM_TI1_SetConfig+0xd0>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d013      	beq.n	80077ce <TIM_TI1_SetConfig+0x66>
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	4a24      	ldr	r2, [pc, #144]	@ (800783c <TIM_TI1_SetConfig+0xd4>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d00f      	beq.n	80077ce <TIM_TI1_SetConfig+0x66>
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	4a23      	ldr	r2, [pc, #140]	@ (8007840 <TIM_TI1_SetConfig+0xd8>)
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d00b      	beq.n	80077ce <TIM_TI1_SetConfig+0x66>
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	4a22      	ldr	r2, [pc, #136]	@ (8007844 <TIM_TI1_SetConfig+0xdc>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d007      	beq.n	80077ce <TIM_TI1_SetConfig+0x66>
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	4a21      	ldr	r2, [pc, #132]	@ (8007848 <TIM_TI1_SetConfig+0xe0>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d003      	beq.n	80077ce <TIM_TI1_SetConfig+0x66>
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	4a20      	ldr	r2, [pc, #128]	@ (800784c <TIM_TI1_SetConfig+0xe4>)
 80077ca:	4293      	cmp	r3, r2
 80077cc:	d101      	bne.n	80077d2 <TIM_TI1_SetConfig+0x6a>
 80077ce:	2301      	movs	r3, #1
 80077d0:	e000      	b.n	80077d4 <TIM_TI1_SetConfig+0x6c>
 80077d2:	2300      	movs	r3, #0
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d008      	beq.n	80077ea <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	f023 0303 	bic.w	r3, r3, #3
 80077de:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80077e0:	697a      	ldr	r2, [r7, #20]
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	4313      	orrs	r3, r2
 80077e6:	617b      	str	r3, [r7, #20]
 80077e8:	e003      	b.n	80077f2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	f043 0301 	orr.w	r3, r3, #1
 80077f0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80077f8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	011b      	lsls	r3, r3, #4
 80077fe:	b2db      	uxtb	r3, r3
 8007800:	697a      	ldr	r2, [r7, #20]
 8007802:	4313      	orrs	r3, r2
 8007804:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007806:	693b      	ldr	r3, [r7, #16]
 8007808:	f023 030a 	bic.w	r3, r3, #10
 800780c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	f003 030a 	and.w	r3, r3, #10
 8007814:	693a      	ldr	r2, [r7, #16]
 8007816:	4313      	orrs	r3, r2
 8007818:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	697a      	ldr	r2, [r7, #20]
 800781e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	693a      	ldr	r2, [r7, #16]
 8007824:	621a      	str	r2, [r3, #32]
}
 8007826:	bf00      	nop
 8007828:	371c      	adds	r7, #28
 800782a:	46bd      	mov	sp, r7
 800782c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007830:	4770      	bx	lr
 8007832:	bf00      	nop
 8007834:	40012c00 	.word	0x40012c00
 8007838:	40000400 	.word	0x40000400
 800783c:	40000800 	.word	0x40000800
 8007840:	40000c00 	.word	0x40000c00
 8007844:	40013400 	.word	0x40013400
 8007848:	40014000 	.word	0x40014000
 800784c:	40015000 	.word	0x40015000

08007850 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007850:	b480      	push	{r7}
 8007852:	b087      	sub	sp, #28
 8007854:	af00      	add	r7, sp, #0
 8007856:	60f8      	str	r0, [r7, #12]
 8007858:	60b9      	str	r1, [r7, #8]
 800785a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	f003 031f 	and.w	r3, r3, #31
 8007862:	2201      	movs	r2, #1
 8007864:	fa02 f303 	lsl.w	r3, r2, r3
 8007868:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	6a1a      	ldr	r2, [r3, #32]
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	43db      	mvns	r3, r3
 8007872:	401a      	ands	r2, r3
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	6a1a      	ldr	r2, [r3, #32]
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	f003 031f 	and.w	r3, r3, #31
 8007882:	6879      	ldr	r1, [r7, #4]
 8007884:	fa01 f303 	lsl.w	r3, r1, r3
 8007888:	431a      	orrs	r2, r3
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	621a      	str	r2, [r3, #32]
}
 800788e:	bf00      	nop
 8007890:	371c      	adds	r7, #28
 8007892:	46bd      	mov	sp, r7
 8007894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007898:	4770      	bx	lr

0800789a <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
{
 800789a:	b580      	push	{r7, lr}
 800789c:	b08a      	sub	sp, #40	@ 0x28
 800789e:	af00      	add	r7, sp, #0
 80078a0:	6078      	str	r0, [r7, #4]
 80078a2:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d101      	bne.n	80078ae <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 80078aa:	2301      	movs	r3, #1
 80078ac:	e0a0      	b.n	80079f0 <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078b4:	b2db      	uxtb	r3, r3
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d106      	bne.n	80078c8 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2200      	movs	r2, #0
 80078be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 80078c2:	6878      	ldr	r0, [r7, #4]
 80078c4:	f7fa fac2 	bl	8001e4c <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2202      	movs	r2, #2
 80078cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681a      	ldr	r2, [r3, #0]
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	3304      	adds	r3, #4
 80078d8:	4619      	mov	r1, r3
 80078da:	4610      	mov	r0, r2
 80078dc:	f7ff fb66 	bl	8006fac <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6818      	ldr	r0, [r3, #0]
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	6819      	ldr	r1, [r3, #0]
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	689b      	ldr	r3, [r3, #8]
 80078ec:	2203      	movs	r2, #3
 80078ee:	f7ff ff3b 	bl	8007768 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	699a      	ldr	r2, [r3, #24]
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f022 020c 	bic.w	r2, r2, #12
 8007900:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	6999      	ldr	r1, [r3, #24]
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	685a      	ldr	r2, [r3, #4]
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	430a      	orrs	r2, r1
 8007912:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	685a      	ldr	r2, [r3, #4]
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007922:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	689b      	ldr	r3, [r3, #8]
 800792a:	687a      	ldr	r2, [r7, #4]
 800792c:	6812      	ldr	r2, [r2, #0]
 800792e:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8007932:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007936:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	689a      	ldr	r2, [r3, #8]
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007946:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	689b      	ldr	r3, [r3, #8]
 800794e:	687a      	ldr	r2, [r7, #4]
 8007950:	6812      	ldr	r2, [r2, #0]
 8007952:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007956:	f023 0307 	bic.w	r3, r3, #7
 800795a:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	689a      	ldr	r2, [r3, #8]
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f042 0204 	orr.w	r2, r2, #4
 800796a:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 800796c:	2300      	movs	r3, #0
 800796e:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007970:	2300      	movs	r3, #0
 8007972:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8007974:	2370      	movs	r3, #112	@ 0x70
 8007976:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8007978:	2300      	movs	r3, #0
 800797a:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800797c:	2300      	movs	r3, #0
 800797e:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007980:	2300      	movs	r3, #0
 8007982:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	68db      	ldr	r3, [r3, #12]
 8007988:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f107 020c 	add.w	r2, r7, #12
 8007992:	4611      	mov	r1, r2
 8007994:	4618      	mov	r0, r3
 8007996:	f7ff fc57 	bl	8007248 <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	685b      	ldr	r3, [r3, #4]
 80079a0:	687a      	ldr	r2, [r7, #4]
 80079a2:	6812      	ldr	r2, [r2, #0]
 80079a4:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80079a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079ac:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	685a      	ldr	r2, [r3, #4]
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 80079bc:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2201      	movs	r2, #1
 80079c2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2201      	movs	r2, #1
 80079ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2201      	movs	r2, #1
 80079d2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2201      	movs	r2, #1
 80079da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2201      	movs	r2, #1
 80079e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2201      	movs	r2, #1
 80079ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80079ee:	2300      	movs	r3, #0
}
 80079f0:	4618      	mov	r0, r3
 80079f2:	3728      	adds	r7, #40	@ 0x28
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bd80      	pop	{r7, pc}

080079f8 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b084      	sub	sp, #16
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
 8007a00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d109      	bne.n	8007a1c <HAL_TIMEx_PWMN_Start+0x24>
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007a0e:	b2db      	uxtb	r3, r3
 8007a10:	2b01      	cmp	r3, #1
 8007a12:	bf14      	ite	ne
 8007a14:	2301      	movne	r3, #1
 8007a16:	2300      	moveq	r3, #0
 8007a18:	b2db      	uxtb	r3, r3
 8007a1a:	e022      	b.n	8007a62 <HAL_TIMEx_PWMN_Start+0x6a>
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	2b04      	cmp	r3, #4
 8007a20:	d109      	bne.n	8007a36 <HAL_TIMEx_PWMN_Start+0x3e>
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007a28:	b2db      	uxtb	r3, r3
 8007a2a:	2b01      	cmp	r3, #1
 8007a2c:	bf14      	ite	ne
 8007a2e:	2301      	movne	r3, #1
 8007a30:	2300      	moveq	r3, #0
 8007a32:	b2db      	uxtb	r3, r3
 8007a34:	e015      	b.n	8007a62 <HAL_TIMEx_PWMN_Start+0x6a>
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	2b08      	cmp	r3, #8
 8007a3a:	d109      	bne.n	8007a50 <HAL_TIMEx_PWMN_Start+0x58>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007a42:	b2db      	uxtb	r3, r3
 8007a44:	2b01      	cmp	r3, #1
 8007a46:	bf14      	ite	ne
 8007a48:	2301      	movne	r3, #1
 8007a4a:	2300      	moveq	r3, #0
 8007a4c:	b2db      	uxtb	r3, r3
 8007a4e:	e008      	b.n	8007a62 <HAL_TIMEx_PWMN_Start+0x6a>
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8007a56:	b2db      	uxtb	r3, r3
 8007a58:	2b01      	cmp	r3, #1
 8007a5a:	bf14      	ite	ne
 8007a5c:	2301      	movne	r3, #1
 8007a5e:	2300      	moveq	r3, #0
 8007a60:	b2db      	uxtb	r3, r3
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d001      	beq.n	8007a6a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8007a66:	2301      	movs	r3, #1
 8007a68:	e073      	b.n	8007b52 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d104      	bne.n	8007a7a <HAL_TIMEx_PWMN_Start+0x82>
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2202      	movs	r2, #2
 8007a74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007a78:	e013      	b.n	8007aa2 <HAL_TIMEx_PWMN_Start+0xaa>
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	2b04      	cmp	r3, #4
 8007a7e:	d104      	bne.n	8007a8a <HAL_TIMEx_PWMN_Start+0x92>
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2202      	movs	r2, #2
 8007a84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007a88:	e00b      	b.n	8007aa2 <HAL_TIMEx_PWMN_Start+0xaa>
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	2b08      	cmp	r3, #8
 8007a8e:	d104      	bne.n	8007a9a <HAL_TIMEx_PWMN_Start+0xa2>
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2202      	movs	r2, #2
 8007a94:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007a98:	e003      	b.n	8007aa2 <HAL_TIMEx_PWMN_Start+0xaa>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2202      	movs	r2, #2
 8007a9e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	2204      	movs	r2, #4
 8007aa8:	6839      	ldr	r1, [r7, #0]
 8007aaa:	4618      	mov	r0, r3
 8007aac:	f000 fa34 	bl	8007f18 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007abe:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	4a25      	ldr	r2, [pc, #148]	@ (8007b5c <HAL_TIMEx_PWMN_Start+0x164>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d022      	beq.n	8007b10 <HAL_TIMEx_PWMN_Start+0x118>
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ad2:	d01d      	beq.n	8007b10 <HAL_TIMEx_PWMN_Start+0x118>
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	4a21      	ldr	r2, [pc, #132]	@ (8007b60 <HAL_TIMEx_PWMN_Start+0x168>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d018      	beq.n	8007b10 <HAL_TIMEx_PWMN_Start+0x118>
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	4a20      	ldr	r2, [pc, #128]	@ (8007b64 <HAL_TIMEx_PWMN_Start+0x16c>)
 8007ae4:	4293      	cmp	r3, r2
 8007ae6:	d013      	beq.n	8007b10 <HAL_TIMEx_PWMN_Start+0x118>
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	4a1e      	ldr	r2, [pc, #120]	@ (8007b68 <HAL_TIMEx_PWMN_Start+0x170>)
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d00e      	beq.n	8007b10 <HAL_TIMEx_PWMN_Start+0x118>
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	4a1d      	ldr	r2, [pc, #116]	@ (8007b6c <HAL_TIMEx_PWMN_Start+0x174>)
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d009      	beq.n	8007b10 <HAL_TIMEx_PWMN_Start+0x118>
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	4a1b      	ldr	r2, [pc, #108]	@ (8007b70 <HAL_TIMEx_PWMN_Start+0x178>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d004      	beq.n	8007b10 <HAL_TIMEx_PWMN_Start+0x118>
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	4a1a      	ldr	r2, [pc, #104]	@ (8007b74 <HAL_TIMEx_PWMN_Start+0x17c>)
 8007b0c:	4293      	cmp	r3, r2
 8007b0e:	d115      	bne.n	8007b3c <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	689a      	ldr	r2, [r3, #8]
 8007b16:	4b18      	ldr	r3, [pc, #96]	@ (8007b78 <HAL_TIMEx_PWMN_Start+0x180>)
 8007b18:	4013      	ands	r3, r2
 8007b1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	2b06      	cmp	r3, #6
 8007b20:	d015      	beq.n	8007b4e <HAL_TIMEx_PWMN_Start+0x156>
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b28:	d011      	beq.n	8007b4e <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	681a      	ldr	r2, [r3, #0]
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f042 0201 	orr.w	r2, r2, #1
 8007b38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b3a:	e008      	b.n	8007b4e <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	681a      	ldr	r2, [r3, #0]
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f042 0201 	orr.w	r2, r2, #1
 8007b4a:	601a      	str	r2, [r3, #0]
 8007b4c:	e000      	b.n	8007b50 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b4e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007b50:	2300      	movs	r3, #0
}
 8007b52:	4618      	mov	r0, r3
 8007b54:	3710      	adds	r7, #16
 8007b56:	46bd      	mov	sp, r7
 8007b58:	bd80      	pop	{r7, pc}
 8007b5a:	bf00      	nop
 8007b5c:	40012c00 	.word	0x40012c00
 8007b60:	40000400 	.word	0x40000400
 8007b64:	40000800 	.word	0x40000800
 8007b68:	40000c00 	.word	0x40000c00
 8007b6c:	40013400 	.word	0x40013400
 8007b70:	40014000 	.word	0x40014000
 8007b74:	40015000 	.word	0x40015000
 8007b78:	00010007 	.word	0x00010007

08007b7c <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b082      	sub	sp, #8
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
 8007b84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	6839      	ldr	r1, [r7, #0]
 8007b8e:	4618      	mov	r0, r3
 8007b90:	f000 f9c2 	bl	8007f18 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	6a1a      	ldr	r2, [r3, #32]
 8007b9a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007b9e:	4013      	ands	r3, r2
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d10f      	bne.n	8007bc4 <HAL_TIMEx_PWMN_Stop+0x48>
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	6a1a      	ldr	r2, [r3, #32]
 8007baa:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007bae:	4013      	ands	r3, r2
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d107      	bne.n	8007bc4 <HAL_TIMEx_PWMN_Stop+0x48>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007bc2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	6a1a      	ldr	r2, [r3, #32]
 8007bca:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007bce:	4013      	ands	r3, r2
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d10f      	bne.n	8007bf4 <HAL_TIMEx_PWMN_Stop+0x78>
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	6a1a      	ldr	r2, [r3, #32]
 8007bda:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007bde:	4013      	ands	r3, r2
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d107      	bne.n	8007bf4 <HAL_TIMEx_PWMN_Stop+0x78>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	681a      	ldr	r2, [r3, #0]
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f022 0201 	bic.w	r2, r2, #1
 8007bf2:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d104      	bne.n	8007c04 <HAL_TIMEx_PWMN_Stop+0x88>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2201      	movs	r2, #1
 8007bfe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007c02:	e013      	b.n	8007c2c <HAL_TIMEx_PWMN_Stop+0xb0>
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	2b04      	cmp	r3, #4
 8007c08:	d104      	bne.n	8007c14 <HAL_TIMEx_PWMN_Stop+0x98>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2201      	movs	r2, #1
 8007c0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007c12:	e00b      	b.n	8007c2c <HAL_TIMEx_PWMN_Stop+0xb0>
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	2b08      	cmp	r3, #8
 8007c18:	d104      	bne.n	8007c24 <HAL_TIMEx_PWMN_Stop+0xa8>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2201      	movs	r2, #1
 8007c1e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007c22:	e003      	b.n	8007c2c <HAL_TIMEx_PWMN_Stop+0xb0>
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2201      	movs	r2, #1
 8007c28:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 8007c2c:	2300      	movs	r3, #0
}
 8007c2e:	4618      	mov	r0, r3
 8007c30:	3708      	adds	r7, #8
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bd80      	pop	{r7, pc}
	...

08007c38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007c38:	b480      	push	{r7}
 8007c3a:	b085      	sub	sp, #20
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
 8007c40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c48:	2b01      	cmp	r3, #1
 8007c4a:	d101      	bne.n	8007c50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007c4c:	2302      	movs	r3, #2
 8007c4e:	e074      	b.n	8007d3a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2201      	movs	r2, #1
 8007c54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2202      	movs	r2, #2
 8007c5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	685b      	ldr	r3, [r3, #4]
 8007c66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	689b      	ldr	r3, [r3, #8]
 8007c6e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	4a34      	ldr	r2, [pc, #208]	@ (8007d48 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007c76:	4293      	cmp	r3, r2
 8007c78:	d009      	beq.n	8007c8e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	4a33      	ldr	r2, [pc, #204]	@ (8007d4c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007c80:	4293      	cmp	r3, r2
 8007c82:	d004      	beq.n	8007c8e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	4a31      	ldr	r2, [pc, #196]	@ (8007d50 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d108      	bne.n	8007ca0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007c94:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	68fa      	ldr	r2, [r7, #12]
 8007c9c:	4313      	orrs	r3, r2
 8007c9e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007ca6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007caa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	68fa      	ldr	r2, [r7, #12]
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	68fa      	ldr	r2, [r7, #12]
 8007cbc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	4a21      	ldr	r2, [pc, #132]	@ (8007d48 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d022      	beq.n	8007d0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cd0:	d01d      	beq.n	8007d0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	4a1f      	ldr	r2, [pc, #124]	@ (8007d54 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d018      	beq.n	8007d0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	4a1d      	ldr	r2, [pc, #116]	@ (8007d58 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8007ce2:	4293      	cmp	r3, r2
 8007ce4:	d013      	beq.n	8007d0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	4a1c      	ldr	r2, [pc, #112]	@ (8007d5c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8007cec:	4293      	cmp	r3, r2
 8007cee:	d00e      	beq.n	8007d0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	4a15      	ldr	r2, [pc, #84]	@ (8007d4c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007cf6:	4293      	cmp	r3, r2
 8007cf8:	d009      	beq.n	8007d0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	4a18      	ldr	r2, [pc, #96]	@ (8007d60 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d004      	beq.n	8007d0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	4a11      	ldr	r2, [pc, #68]	@ (8007d50 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007d0a:	4293      	cmp	r3, r2
 8007d0c:	d10c      	bne.n	8007d28 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007d0e:	68bb      	ldr	r3, [r7, #8]
 8007d10:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d14:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	68ba      	ldr	r2, [r7, #8]
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	68ba      	ldr	r2, [r7, #8]
 8007d26:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2201      	movs	r2, #1
 8007d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2200      	movs	r2, #0
 8007d34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007d38:	2300      	movs	r3, #0
}
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	3714      	adds	r7, #20
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d44:	4770      	bx	lr
 8007d46:	bf00      	nop
 8007d48:	40012c00 	.word	0x40012c00
 8007d4c:	40013400 	.word	0x40013400
 8007d50:	40015000 	.word	0x40015000
 8007d54:	40000400 	.word	0x40000400
 8007d58:	40000800 	.word	0x40000800
 8007d5c:	40000c00 	.word	0x40000c00
 8007d60:	40014000 	.word	0x40014000

08007d64 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007d64:	b480      	push	{r7}
 8007d66:	b085      	sub	sp, #20
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
 8007d6c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007d6e:	2300      	movs	r3, #0
 8007d70:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d78:	2b01      	cmp	r3, #1
 8007d7a:	d101      	bne.n	8007d80 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007d7c:	2302      	movs	r3, #2
 8007d7e:	e078      	b.n	8007e72 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2201      	movs	r2, #1
 8007d84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	68db      	ldr	r3, [r3, #12]
 8007d92:	4313      	orrs	r3, r2
 8007d94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	689b      	ldr	r3, [r3, #8]
 8007da0:	4313      	orrs	r3, r2
 8007da2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	685b      	ldr	r3, [r3, #4]
 8007dae:	4313      	orrs	r3, r2
 8007db0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	4313      	orrs	r3, r2
 8007dbe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	691b      	ldr	r3, [r3, #16]
 8007dca:	4313      	orrs	r3, r2
 8007dcc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	695b      	ldr	r3, [r3, #20]
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007de2:	683b      	ldr	r3, [r7, #0]
 8007de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007de6:	4313      	orrs	r3, r2
 8007de8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	699b      	ldr	r3, [r3, #24]
 8007df4:	041b      	lsls	r3, r3, #16
 8007df6:	4313      	orrs	r3, r2
 8007df8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	69db      	ldr	r3, [r3, #28]
 8007e04:	4313      	orrs	r3, r2
 8007e06:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	4a1c      	ldr	r2, [pc, #112]	@ (8007e80 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d009      	beq.n	8007e26 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	4a1b      	ldr	r2, [pc, #108]	@ (8007e84 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d004      	beq.n	8007e26 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	4a19      	ldr	r2, [pc, #100]	@ (8007e88 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d11c      	bne.n	8007e60 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e30:	051b      	lsls	r3, r3, #20
 8007e32:	4313      	orrs	r3, r2
 8007e34:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	6a1b      	ldr	r3, [r3, #32]
 8007e40:	4313      	orrs	r3, r2
 8007e42:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e5c:	4313      	orrs	r3, r2
 8007e5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	68fa      	ldr	r2, [r7, #12]
 8007e66:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007e70:	2300      	movs	r3, #0
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	3714      	adds	r7, #20
 8007e76:	46bd      	mov	sp, r7
 8007e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7c:	4770      	bx	lr
 8007e7e:	bf00      	nop
 8007e80:	40012c00 	.word	0x40012c00
 8007e84:	40013400 	.word	0x40013400
 8007e88:	40015000 	.word	0x40015000

08007e8c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b083      	sub	sp, #12
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007e94:	bf00      	nop
 8007e96:	370c      	adds	r7, #12
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9e:	4770      	bx	lr

08007ea0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007ea0:	b480      	push	{r7}
 8007ea2:	b083      	sub	sp, #12
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007ea8:	bf00      	nop
 8007eaa:	370c      	adds	r7, #12
 8007eac:	46bd      	mov	sp, r7
 8007eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb2:	4770      	bx	lr

08007eb4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007eb4:	b480      	push	{r7}
 8007eb6:	b083      	sub	sp, #12
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007ebc:	bf00      	nop
 8007ebe:	370c      	adds	r7, #12
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec6:	4770      	bx	lr

08007ec8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b083      	sub	sp, #12
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8007ed0:	bf00      	nop
 8007ed2:	370c      	adds	r7, #12
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eda:	4770      	bx	lr

08007edc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8007edc:	b480      	push	{r7}
 8007ede:	b083      	sub	sp, #12
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8007ee4:	bf00      	nop
 8007ee6:	370c      	adds	r7, #12
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eee:	4770      	bx	lr

08007ef0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	b083      	sub	sp, #12
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8007ef8:	bf00      	nop
 8007efa:	370c      	adds	r7, #12
 8007efc:	46bd      	mov	sp, r7
 8007efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f02:	4770      	bx	lr

08007f04 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8007f04:	b480      	push	{r7}
 8007f06:	b083      	sub	sp, #12
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8007f0c:	bf00      	nop
 8007f0e:	370c      	adds	r7, #12
 8007f10:	46bd      	mov	sp, r7
 8007f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f16:	4770      	bx	lr

08007f18 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b087      	sub	sp, #28
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	60f8      	str	r0, [r7, #12]
 8007f20:	60b9      	str	r1, [r7, #8]
 8007f22:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8007f24:	68bb      	ldr	r3, [r7, #8]
 8007f26:	f003 030f 	and.w	r3, r3, #15
 8007f2a:	2204      	movs	r2, #4
 8007f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8007f30:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	6a1a      	ldr	r2, [r3, #32]
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	43db      	mvns	r3, r3
 8007f3a:	401a      	ands	r2, r3
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	6a1a      	ldr	r2, [r3, #32]
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	f003 030f 	and.w	r3, r3, #15
 8007f4a:	6879      	ldr	r1, [r7, #4]
 8007f4c:	fa01 f303 	lsl.w	r3, r1, r3
 8007f50:	431a      	orrs	r2, r3
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	621a      	str	r2, [r3, #32]
}
 8007f56:	bf00      	nop
 8007f58:	371c      	adds	r7, #28
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f60:	4770      	bx	lr

08007f62 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007f62:	b580      	push	{r7, lr}
 8007f64:	b082      	sub	sp, #8
 8007f66:	af00      	add	r7, sp, #0
 8007f68:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d101      	bne.n	8007f74 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007f70:	2301      	movs	r3, #1
 8007f72:	e042      	b.n	8007ffa <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d106      	bne.n	8007f8c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2200      	movs	r2, #0
 8007f82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007f86:	6878      	ldr	r0, [r7, #4]
 8007f88:	f7fa f8c2 	bl	8002110 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2224      	movs	r2, #36	@ 0x24
 8007f90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	681a      	ldr	r2, [r3, #0]
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f022 0201 	bic.w	r2, r2, #1
 8007fa2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d002      	beq.n	8007fb2 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007fac:	6878      	ldr	r0, [r7, #4]
 8007fae:	f000 ff61 	bl	8008e74 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007fb2:	6878      	ldr	r0, [r7, #4]
 8007fb4:	f000 fc62 	bl	800887c <UART_SetConfig>
 8007fb8:	4603      	mov	r3, r0
 8007fba:	2b01      	cmp	r3, #1
 8007fbc:	d101      	bne.n	8007fc2 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	e01b      	b.n	8007ffa <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	685a      	ldr	r2, [r3, #4]
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007fd0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	689a      	ldr	r2, [r3, #8]
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007fe0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	681a      	ldr	r2, [r3, #0]
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	f042 0201 	orr.w	r2, r2, #1
 8007ff0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007ff2:	6878      	ldr	r0, [r7, #4]
 8007ff4:	f000 ffe0 	bl	8008fb8 <UART_CheckIdleState>
 8007ff8:	4603      	mov	r3, r0
}
 8007ffa:	4618      	mov	r0, r3
 8007ffc:	3708      	adds	r7, #8
 8007ffe:	46bd      	mov	sp, r7
 8008000:	bd80      	pop	{r7, pc}

08008002 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008002:	b580      	push	{r7, lr}
 8008004:	b08a      	sub	sp, #40	@ 0x28
 8008006:	af02      	add	r7, sp, #8
 8008008:	60f8      	str	r0, [r7, #12]
 800800a:	60b9      	str	r1, [r7, #8]
 800800c:	603b      	str	r3, [r7, #0]
 800800e:	4613      	mov	r3, r2
 8008010:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008018:	2b20      	cmp	r3, #32
 800801a:	d17b      	bne.n	8008114 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d002      	beq.n	8008028 <HAL_UART_Transmit+0x26>
 8008022:	88fb      	ldrh	r3, [r7, #6]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d101      	bne.n	800802c <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008028:	2301      	movs	r3, #1
 800802a:	e074      	b.n	8008116 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	2200      	movs	r2, #0
 8008030:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	2221      	movs	r2, #33	@ 0x21
 8008038:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800803c:	f7fa fde6 	bl	8002c0c <HAL_GetTick>
 8008040:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	88fa      	ldrh	r2, [r7, #6]
 8008046:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	88fa      	ldrh	r2, [r7, #6]
 800804e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	689b      	ldr	r3, [r3, #8]
 8008056:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800805a:	d108      	bne.n	800806e <HAL_UART_Transmit+0x6c>
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	691b      	ldr	r3, [r3, #16]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d104      	bne.n	800806e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008064:	2300      	movs	r3, #0
 8008066:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008068:	68bb      	ldr	r3, [r7, #8]
 800806a:	61bb      	str	r3, [r7, #24]
 800806c:	e003      	b.n	8008076 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008072:	2300      	movs	r3, #0
 8008074:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008076:	e030      	b.n	80080da <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	9300      	str	r3, [sp, #0]
 800807c:	697b      	ldr	r3, [r7, #20]
 800807e:	2200      	movs	r2, #0
 8008080:	2180      	movs	r1, #128	@ 0x80
 8008082:	68f8      	ldr	r0, [r7, #12]
 8008084:	f001 f842 	bl	800910c <UART_WaitOnFlagUntilTimeout>
 8008088:	4603      	mov	r3, r0
 800808a:	2b00      	cmp	r3, #0
 800808c:	d005      	beq.n	800809a <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	2220      	movs	r2, #32
 8008092:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008096:	2303      	movs	r3, #3
 8008098:	e03d      	b.n	8008116 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800809a:	69fb      	ldr	r3, [r7, #28]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d10b      	bne.n	80080b8 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80080a0:	69bb      	ldr	r3, [r7, #24]
 80080a2:	881b      	ldrh	r3, [r3, #0]
 80080a4:	461a      	mov	r2, r3
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80080ae:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80080b0:	69bb      	ldr	r3, [r7, #24]
 80080b2:	3302      	adds	r3, #2
 80080b4:	61bb      	str	r3, [r7, #24]
 80080b6:	e007      	b.n	80080c8 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80080b8:	69fb      	ldr	r3, [r7, #28]
 80080ba:	781a      	ldrb	r2, [r3, #0]
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80080c2:	69fb      	ldr	r3, [r7, #28]
 80080c4:	3301      	adds	r3, #1
 80080c6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80080ce:	b29b      	uxth	r3, r3
 80080d0:	3b01      	subs	r3, #1
 80080d2:	b29a      	uxth	r2, r3
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80080e0:	b29b      	uxth	r3, r3
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d1c8      	bne.n	8008078 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	9300      	str	r3, [sp, #0]
 80080ea:	697b      	ldr	r3, [r7, #20]
 80080ec:	2200      	movs	r2, #0
 80080ee:	2140      	movs	r1, #64	@ 0x40
 80080f0:	68f8      	ldr	r0, [r7, #12]
 80080f2:	f001 f80b 	bl	800910c <UART_WaitOnFlagUntilTimeout>
 80080f6:	4603      	mov	r3, r0
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d005      	beq.n	8008108 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	2220      	movs	r2, #32
 8008100:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008104:	2303      	movs	r3, #3
 8008106:	e006      	b.n	8008116 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	2220      	movs	r2, #32
 800810c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008110:	2300      	movs	r3, #0
 8008112:	e000      	b.n	8008116 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008114:	2302      	movs	r3, #2
  }
}
 8008116:	4618      	mov	r0, r3
 8008118:	3720      	adds	r7, #32
 800811a:	46bd      	mov	sp, r7
 800811c:	bd80      	pop	{r7, pc}
	...

08008120 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b08a      	sub	sp, #40	@ 0x28
 8008124:	af00      	add	r7, sp, #0
 8008126:	60f8      	str	r0, [r7, #12]
 8008128:	60b9      	str	r1, [r7, #8]
 800812a:	4613      	mov	r3, r2
 800812c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008134:	2b20      	cmp	r3, #32
 8008136:	d137      	bne.n	80081a8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d002      	beq.n	8008144 <HAL_UART_Receive_IT+0x24>
 800813e:	88fb      	ldrh	r3, [r7, #6]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d101      	bne.n	8008148 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8008144:	2301      	movs	r3, #1
 8008146:	e030      	b.n	80081aa <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	2200      	movs	r2, #0
 800814c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	4a18      	ldr	r2, [pc, #96]	@ (80081b4 <HAL_UART_Receive_IT+0x94>)
 8008154:	4293      	cmp	r3, r2
 8008156:	d01f      	beq.n	8008198 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	685b      	ldr	r3, [r3, #4]
 800815e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008162:	2b00      	cmp	r3, #0
 8008164:	d018      	beq.n	8008198 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	e853 3f00 	ldrex	r3, [r3]
 8008172:	613b      	str	r3, [r7, #16]
   return(result);
 8008174:	693b      	ldr	r3, [r7, #16]
 8008176:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800817a:	627b      	str	r3, [r7, #36]	@ 0x24
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	461a      	mov	r2, r3
 8008182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008184:	623b      	str	r3, [r7, #32]
 8008186:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008188:	69f9      	ldr	r1, [r7, #28]
 800818a:	6a3a      	ldr	r2, [r7, #32]
 800818c:	e841 2300 	strex	r3, r2, [r1]
 8008190:	61bb      	str	r3, [r7, #24]
   return(result);
 8008192:	69bb      	ldr	r3, [r7, #24]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d1e6      	bne.n	8008166 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008198:	88fb      	ldrh	r3, [r7, #6]
 800819a:	461a      	mov	r2, r3
 800819c:	68b9      	ldr	r1, [r7, #8]
 800819e:	68f8      	ldr	r0, [r7, #12]
 80081a0:	f001 f822 	bl	80091e8 <UART_Start_Receive_IT>
 80081a4:	4603      	mov	r3, r0
 80081a6:	e000      	b.n	80081aa <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80081a8:	2302      	movs	r3, #2
  }
}
 80081aa:	4618      	mov	r0, r3
 80081ac:	3728      	adds	r7, #40	@ 0x28
 80081ae:	46bd      	mov	sp, r7
 80081b0:	bd80      	pop	{r7, pc}
 80081b2:	bf00      	nop
 80081b4:	40008000 	.word	0x40008000

080081b8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b0ba      	sub	sp, #232	@ 0xe8
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	69db      	ldr	r3, [r3, #28]
 80081c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	689b      	ldr	r3, [r3, #8]
 80081da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80081de:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80081e2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80081e6:	4013      	ands	r3, r2
 80081e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80081ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d11b      	bne.n	800822c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80081f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081f8:	f003 0320 	and.w	r3, r3, #32
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d015      	beq.n	800822c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008200:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008204:	f003 0320 	and.w	r3, r3, #32
 8008208:	2b00      	cmp	r3, #0
 800820a:	d105      	bne.n	8008218 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800820c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008210:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008214:	2b00      	cmp	r3, #0
 8008216:	d009      	beq.n	800822c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800821c:	2b00      	cmp	r3, #0
 800821e:	f000 8300 	beq.w	8008822 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	4798      	blx	r3
      }
      return;
 800822a:	e2fa      	b.n	8008822 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800822c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008230:	2b00      	cmp	r3, #0
 8008232:	f000 8123 	beq.w	800847c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008236:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800823a:	4b8d      	ldr	r3, [pc, #564]	@ (8008470 <HAL_UART_IRQHandler+0x2b8>)
 800823c:	4013      	ands	r3, r2
 800823e:	2b00      	cmp	r3, #0
 8008240:	d106      	bne.n	8008250 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008242:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008246:	4b8b      	ldr	r3, [pc, #556]	@ (8008474 <HAL_UART_IRQHandler+0x2bc>)
 8008248:	4013      	ands	r3, r2
 800824a:	2b00      	cmp	r3, #0
 800824c:	f000 8116 	beq.w	800847c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008250:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008254:	f003 0301 	and.w	r3, r3, #1
 8008258:	2b00      	cmp	r3, #0
 800825a:	d011      	beq.n	8008280 <HAL_UART_IRQHandler+0xc8>
 800825c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008260:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008264:	2b00      	cmp	r3, #0
 8008266:	d00b      	beq.n	8008280 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	2201      	movs	r2, #1
 800826e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008276:	f043 0201 	orr.w	r2, r3, #1
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008280:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008284:	f003 0302 	and.w	r3, r3, #2
 8008288:	2b00      	cmp	r3, #0
 800828a:	d011      	beq.n	80082b0 <HAL_UART_IRQHandler+0xf8>
 800828c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008290:	f003 0301 	and.w	r3, r3, #1
 8008294:	2b00      	cmp	r3, #0
 8008296:	d00b      	beq.n	80082b0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	2202      	movs	r2, #2
 800829e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082a6:	f043 0204 	orr.w	r2, r3, #4
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80082b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082b4:	f003 0304 	and.w	r3, r3, #4
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d011      	beq.n	80082e0 <HAL_UART_IRQHandler+0x128>
 80082bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80082c0:	f003 0301 	and.w	r3, r3, #1
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d00b      	beq.n	80082e0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	2204      	movs	r2, #4
 80082ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082d6:	f043 0202 	orr.w	r2, r3, #2
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80082e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082e4:	f003 0308 	and.w	r3, r3, #8
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d017      	beq.n	800831c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80082ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082f0:	f003 0320 	and.w	r3, r3, #32
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d105      	bne.n	8008304 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80082f8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80082fc:	4b5c      	ldr	r3, [pc, #368]	@ (8008470 <HAL_UART_IRQHandler+0x2b8>)
 80082fe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008300:	2b00      	cmp	r3, #0
 8008302:	d00b      	beq.n	800831c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	2208      	movs	r2, #8
 800830a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008312:	f043 0208 	orr.w	r2, r3, #8
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800831c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008320:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008324:	2b00      	cmp	r3, #0
 8008326:	d012      	beq.n	800834e <HAL_UART_IRQHandler+0x196>
 8008328:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800832c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008330:	2b00      	cmp	r3, #0
 8008332:	d00c      	beq.n	800834e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800833c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008344:	f043 0220 	orr.w	r2, r3, #32
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008354:	2b00      	cmp	r3, #0
 8008356:	f000 8266 	beq.w	8008826 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800835a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800835e:	f003 0320 	and.w	r3, r3, #32
 8008362:	2b00      	cmp	r3, #0
 8008364:	d013      	beq.n	800838e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008366:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800836a:	f003 0320 	and.w	r3, r3, #32
 800836e:	2b00      	cmp	r3, #0
 8008370:	d105      	bne.n	800837e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008372:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008376:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800837a:	2b00      	cmp	r3, #0
 800837c:	d007      	beq.n	800838e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008382:	2b00      	cmp	r3, #0
 8008384:	d003      	beq.n	800838e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008394:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	689b      	ldr	r3, [r3, #8]
 800839e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083a2:	2b40      	cmp	r3, #64	@ 0x40
 80083a4:	d005      	beq.n	80083b2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80083a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80083aa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d054      	beq.n	800845c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	f001 f83a 	bl	800942c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	689b      	ldr	r3, [r3, #8]
 80083be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083c2:	2b40      	cmp	r3, #64	@ 0x40
 80083c4:	d146      	bne.n	8008454 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	3308      	adds	r3, #8
 80083cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80083d4:	e853 3f00 	ldrex	r3, [r3]
 80083d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80083dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80083e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80083e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	3308      	adds	r3, #8
 80083ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80083f2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80083f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80083fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008402:	e841 2300 	strex	r3, r2, [r1]
 8008406:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800840a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800840e:	2b00      	cmp	r3, #0
 8008410:	d1d9      	bne.n	80083c6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008418:	2b00      	cmp	r3, #0
 800841a:	d017      	beq.n	800844c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008422:	4a15      	ldr	r2, [pc, #84]	@ (8008478 <HAL_UART_IRQHandler+0x2c0>)
 8008424:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800842c:	4618      	mov	r0, r3
 800842e:	f7fc fcd9 	bl	8004de4 <HAL_DMA_Abort_IT>
 8008432:	4603      	mov	r3, r0
 8008434:	2b00      	cmp	r3, #0
 8008436:	d019      	beq.n	800846c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800843e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008440:	687a      	ldr	r2, [r7, #4]
 8008442:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008446:	4610      	mov	r0, r2
 8008448:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800844a:	e00f      	b.n	800846c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f000 f9ff 	bl	8008850 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008452:	e00b      	b.n	800846c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008454:	6878      	ldr	r0, [r7, #4]
 8008456:	f000 f9fb 	bl	8008850 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800845a:	e007      	b.n	800846c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800845c:	6878      	ldr	r0, [r7, #4]
 800845e:	f000 f9f7 	bl	8008850 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2200      	movs	r2, #0
 8008466:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800846a:	e1dc      	b.n	8008826 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800846c:	bf00      	nop
    return;
 800846e:	e1da      	b.n	8008826 <HAL_UART_IRQHandler+0x66e>
 8008470:	10000001 	.word	0x10000001
 8008474:	04000120 	.word	0x04000120
 8008478:	080094f9 	.word	0x080094f9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008480:	2b01      	cmp	r3, #1
 8008482:	f040 8170 	bne.w	8008766 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008486:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800848a:	f003 0310 	and.w	r3, r3, #16
 800848e:	2b00      	cmp	r3, #0
 8008490:	f000 8169 	beq.w	8008766 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008494:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008498:	f003 0310 	and.w	r3, r3, #16
 800849c:	2b00      	cmp	r3, #0
 800849e:	f000 8162 	beq.w	8008766 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	2210      	movs	r2, #16
 80084a8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	689b      	ldr	r3, [r3, #8]
 80084b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084b4:	2b40      	cmp	r3, #64	@ 0x40
 80084b6:	f040 80d8 	bne.w	800866a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	685b      	ldr	r3, [r3, #4]
 80084c4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80084c8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	f000 80af 	beq.w	8008630 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80084d8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80084dc:	429a      	cmp	r2, r3
 80084de:	f080 80a7 	bcs.w	8008630 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80084e8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f003 0320 	and.w	r3, r3, #32
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	f040 8087 	bne.w	800860e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008508:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800850c:	e853 3f00 	ldrex	r3, [r3]
 8008510:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008514:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008518:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800851c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	461a      	mov	r2, r3
 8008526:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800852a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800852e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008532:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008536:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800853a:	e841 2300 	strex	r3, r2, [r1]
 800853e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008542:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008546:	2b00      	cmp	r3, #0
 8008548:	d1da      	bne.n	8008500 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	3308      	adds	r3, #8
 8008550:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008552:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008554:	e853 3f00 	ldrex	r3, [r3]
 8008558:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800855a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800855c:	f023 0301 	bic.w	r3, r3, #1
 8008560:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	3308      	adds	r3, #8
 800856a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800856e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008572:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008574:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008576:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800857a:	e841 2300 	strex	r3, r2, [r1]
 800857e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008580:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008582:	2b00      	cmp	r3, #0
 8008584:	d1e1      	bne.n	800854a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	3308      	adds	r3, #8
 800858c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800858e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008590:	e853 3f00 	ldrex	r3, [r3]
 8008594:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008596:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008598:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800859c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	3308      	adds	r3, #8
 80085a6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80085aa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80085ac:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ae:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80085b0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80085b2:	e841 2300 	strex	r3, r2, [r1]
 80085b6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80085b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d1e3      	bne.n	8008586 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2220      	movs	r2, #32
 80085c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2200      	movs	r2, #0
 80085ca:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085d4:	e853 3f00 	ldrex	r3, [r3]
 80085d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80085da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085dc:	f023 0310 	bic.w	r3, r3, #16
 80085e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	461a      	mov	r2, r3
 80085ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80085ee:	65bb      	str	r3, [r7, #88]	@ 0x58
 80085f0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085f2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80085f4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80085f6:	e841 2300 	strex	r3, r2, [r1]
 80085fa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80085fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d1e4      	bne.n	80085cc <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008608:	4618      	mov	r0, r3
 800860a:	f7fc fb92 	bl	8004d32 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	2202      	movs	r2, #2
 8008612:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008620:	b29b      	uxth	r3, r3
 8008622:	1ad3      	subs	r3, r2, r3
 8008624:	b29b      	uxth	r3, r3
 8008626:	4619      	mov	r1, r3
 8008628:	6878      	ldr	r0, [r7, #4]
 800862a:	f000 f91b 	bl	8008864 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800862e:	e0fc      	b.n	800882a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008636:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800863a:	429a      	cmp	r2, r3
 800863c:	f040 80f5 	bne.w	800882a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f003 0320 	and.w	r3, r3, #32
 800864e:	2b20      	cmp	r3, #32
 8008650:	f040 80eb 	bne.w	800882a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2202      	movs	r2, #2
 8008658:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008660:	4619      	mov	r1, r3
 8008662:	6878      	ldr	r0, [r7, #4]
 8008664:	f000 f8fe 	bl	8008864 <HAL_UARTEx_RxEventCallback>
      return;
 8008668:	e0df      	b.n	800882a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008676:	b29b      	uxth	r3, r3
 8008678:	1ad3      	subs	r3, r2, r3
 800867a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008684:	b29b      	uxth	r3, r3
 8008686:	2b00      	cmp	r3, #0
 8008688:	f000 80d1 	beq.w	800882e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800868c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008690:	2b00      	cmp	r3, #0
 8008692:	f000 80cc 	beq.w	800882e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800869c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800869e:	e853 3f00 	ldrex	r3, [r3]
 80086a2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80086a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80086aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	461a      	mov	r2, r3
 80086b4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80086b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80086ba:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80086be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80086c0:	e841 2300 	strex	r3, r2, [r1]
 80086c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80086c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d1e4      	bne.n	8008696 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	3308      	adds	r3, #8
 80086d2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086d6:	e853 3f00 	ldrex	r3, [r3]
 80086da:	623b      	str	r3, [r7, #32]
   return(result);
 80086dc:	6a3b      	ldr	r3, [r7, #32]
 80086de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80086e2:	f023 0301 	bic.w	r3, r3, #1
 80086e6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	3308      	adds	r3, #8
 80086f0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80086f4:	633a      	str	r2, [r7, #48]	@ 0x30
 80086f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80086fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80086fc:	e841 2300 	strex	r3, r2, [r1]
 8008700:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008704:	2b00      	cmp	r3, #0
 8008706:	d1e1      	bne.n	80086cc <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2220      	movs	r2, #32
 800870c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2200      	movs	r2, #0
 8008714:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2200      	movs	r2, #0
 800871a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008722:	693b      	ldr	r3, [r7, #16]
 8008724:	e853 3f00 	ldrex	r3, [r3]
 8008728:	60fb      	str	r3, [r7, #12]
   return(result);
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	f023 0310 	bic.w	r3, r3, #16
 8008730:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	461a      	mov	r2, r3
 800873a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800873e:	61fb      	str	r3, [r7, #28]
 8008740:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008742:	69b9      	ldr	r1, [r7, #24]
 8008744:	69fa      	ldr	r2, [r7, #28]
 8008746:	e841 2300 	strex	r3, r2, [r1]
 800874a:	617b      	str	r3, [r7, #20]
   return(result);
 800874c:	697b      	ldr	r3, [r7, #20]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d1e4      	bne.n	800871c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	2202      	movs	r2, #2
 8008756:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008758:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800875c:	4619      	mov	r1, r3
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	f000 f880 	bl	8008864 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008764:	e063      	b.n	800882e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008766:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800876a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800876e:	2b00      	cmp	r3, #0
 8008770:	d00e      	beq.n	8008790 <HAL_UART_IRQHandler+0x5d8>
 8008772:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008776:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800877a:	2b00      	cmp	r3, #0
 800877c:	d008      	beq.n	8008790 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008786:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008788:	6878      	ldr	r0, [r7, #4]
 800878a:	f001 fc13 	bl	8009fb4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800878e:	e051      	b.n	8008834 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008790:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008794:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008798:	2b00      	cmp	r3, #0
 800879a:	d014      	beq.n	80087c6 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800879c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d105      	bne.n	80087b4 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80087a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80087ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d008      	beq.n	80087c6 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d03a      	beq.n	8008832 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80087c0:	6878      	ldr	r0, [r7, #4]
 80087c2:	4798      	blx	r3
    }
    return;
 80087c4:	e035      	b.n	8008832 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80087c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d009      	beq.n	80087e6 <HAL_UART_IRQHandler+0x62e>
 80087d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d003      	beq.n	80087e6 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80087de:	6878      	ldr	r0, [r7, #4]
 80087e0:	f000 fe9c 	bl	800951c <UART_EndTransmit_IT>
    return;
 80087e4:	e026      	b.n	8008834 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80087e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d009      	beq.n	8008806 <HAL_UART_IRQHandler+0x64e>
 80087f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087f6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d003      	beq.n	8008806 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80087fe:	6878      	ldr	r0, [r7, #4]
 8008800:	f001 fbec 	bl	8009fdc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008804:	e016      	b.n	8008834 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008806:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800880a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800880e:	2b00      	cmp	r3, #0
 8008810:	d010      	beq.n	8008834 <HAL_UART_IRQHandler+0x67c>
 8008812:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008816:	2b00      	cmp	r3, #0
 8008818:	da0c      	bge.n	8008834 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f001 fbd4 	bl	8009fc8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008820:	e008      	b.n	8008834 <HAL_UART_IRQHandler+0x67c>
      return;
 8008822:	bf00      	nop
 8008824:	e006      	b.n	8008834 <HAL_UART_IRQHandler+0x67c>
    return;
 8008826:	bf00      	nop
 8008828:	e004      	b.n	8008834 <HAL_UART_IRQHandler+0x67c>
      return;
 800882a:	bf00      	nop
 800882c:	e002      	b.n	8008834 <HAL_UART_IRQHandler+0x67c>
      return;
 800882e:	bf00      	nop
 8008830:	e000      	b.n	8008834 <HAL_UART_IRQHandler+0x67c>
    return;
 8008832:	bf00      	nop
  }
}
 8008834:	37e8      	adds	r7, #232	@ 0xe8
 8008836:	46bd      	mov	sp, r7
 8008838:	bd80      	pop	{r7, pc}
 800883a:	bf00      	nop

0800883c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800883c:	b480      	push	{r7}
 800883e:	b083      	sub	sp, #12
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008844:	bf00      	nop
 8008846:	370c      	adds	r7, #12
 8008848:	46bd      	mov	sp, r7
 800884a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884e:	4770      	bx	lr

08008850 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008850:	b480      	push	{r7}
 8008852:	b083      	sub	sp, #12
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008858:	bf00      	nop
 800885a:	370c      	adds	r7, #12
 800885c:	46bd      	mov	sp, r7
 800885e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008862:	4770      	bx	lr

08008864 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008864:	b480      	push	{r7}
 8008866:	b083      	sub	sp, #12
 8008868:	af00      	add	r7, sp, #0
 800886a:	6078      	str	r0, [r7, #4]
 800886c:	460b      	mov	r3, r1
 800886e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008870:	bf00      	nop
 8008872:	370c      	adds	r7, #12
 8008874:	46bd      	mov	sp, r7
 8008876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887a:	4770      	bx	lr

0800887c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800887c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008880:	b08c      	sub	sp, #48	@ 0x30
 8008882:	af00      	add	r7, sp, #0
 8008884:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008886:	2300      	movs	r3, #0
 8008888:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800888c:	697b      	ldr	r3, [r7, #20]
 800888e:	689a      	ldr	r2, [r3, #8]
 8008890:	697b      	ldr	r3, [r7, #20]
 8008892:	691b      	ldr	r3, [r3, #16]
 8008894:	431a      	orrs	r2, r3
 8008896:	697b      	ldr	r3, [r7, #20]
 8008898:	695b      	ldr	r3, [r3, #20]
 800889a:	431a      	orrs	r2, r3
 800889c:	697b      	ldr	r3, [r7, #20]
 800889e:	69db      	ldr	r3, [r3, #28]
 80088a0:	4313      	orrs	r3, r2
 80088a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80088a4:	697b      	ldr	r3, [r7, #20]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	681a      	ldr	r2, [r3, #0]
 80088aa:	4baa      	ldr	r3, [pc, #680]	@ (8008b54 <UART_SetConfig+0x2d8>)
 80088ac:	4013      	ands	r3, r2
 80088ae:	697a      	ldr	r2, [r7, #20]
 80088b0:	6812      	ldr	r2, [r2, #0]
 80088b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80088b4:	430b      	orrs	r3, r1
 80088b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80088b8:	697b      	ldr	r3, [r7, #20]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	685b      	ldr	r3, [r3, #4]
 80088be:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80088c2:	697b      	ldr	r3, [r7, #20]
 80088c4:	68da      	ldr	r2, [r3, #12]
 80088c6:	697b      	ldr	r3, [r7, #20]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	430a      	orrs	r2, r1
 80088cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80088ce:	697b      	ldr	r3, [r7, #20]
 80088d0:	699b      	ldr	r3, [r3, #24]
 80088d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80088d4:	697b      	ldr	r3, [r7, #20]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	4a9f      	ldr	r2, [pc, #636]	@ (8008b58 <UART_SetConfig+0x2dc>)
 80088da:	4293      	cmp	r3, r2
 80088dc:	d004      	beq.n	80088e8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80088de:	697b      	ldr	r3, [r7, #20]
 80088e0:	6a1b      	ldr	r3, [r3, #32]
 80088e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80088e4:	4313      	orrs	r3, r2
 80088e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80088e8:	697b      	ldr	r3, [r7, #20]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	689b      	ldr	r3, [r3, #8]
 80088ee:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80088f2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80088f6:	697a      	ldr	r2, [r7, #20]
 80088f8:	6812      	ldr	r2, [r2, #0]
 80088fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80088fc:	430b      	orrs	r3, r1
 80088fe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008900:	697b      	ldr	r3, [r7, #20]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008906:	f023 010f 	bic.w	r1, r3, #15
 800890a:	697b      	ldr	r3, [r7, #20]
 800890c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800890e:	697b      	ldr	r3, [r7, #20]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	430a      	orrs	r2, r1
 8008914:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	4a90      	ldr	r2, [pc, #576]	@ (8008b5c <UART_SetConfig+0x2e0>)
 800891c:	4293      	cmp	r3, r2
 800891e:	d125      	bne.n	800896c <UART_SetConfig+0xf0>
 8008920:	4b8f      	ldr	r3, [pc, #572]	@ (8008b60 <UART_SetConfig+0x2e4>)
 8008922:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008926:	f003 0303 	and.w	r3, r3, #3
 800892a:	2b03      	cmp	r3, #3
 800892c:	d81a      	bhi.n	8008964 <UART_SetConfig+0xe8>
 800892e:	a201      	add	r2, pc, #4	@ (adr r2, 8008934 <UART_SetConfig+0xb8>)
 8008930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008934:	08008945 	.word	0x08008945
 8008938:	08008955 	.word	0x08008955
 800893c:	0800894d 	.word	0x0800894d
 8008940:	0800895d 	.word	0x0800895d
 8008944:	2301      	movs	r3, #1
 8008946:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800894a:	e116      	b.n	8008b7a <UART_SetConfig+0x2fe>
 800894c:	2302      	movs	r3, #2
 800894e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008952:	e112      	b.n	8008b7a <UART_SetConfig+0x2fe>
 8008954:	2304      	movs	r3, #4
 8008956:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800895a:	e10e      	b.n	8008b7a <UART_SetConfig+0x2fe>
 800895c:	2308      	movs	r3, #8
 800895e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008962:	e10a      	b.n	8008b7a <UART_SetConfig+0x2fe>
 8008964:	2310      	movs	r3, #16
 8008966:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800896a:	e106      	b.n	8008b7a <UART_SetConfig+0x2fe>
 800896c:	697b      	ldr	r3, [r7, #20]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	4a7c      	ldr	r2, [pc, #496]	@ (8008b64 <UART_SetConfig+0x2e8>)
 8008972:	4293      	cmp	r3, r2
 8008974:	d138      	bne.n	80089e8 <UART_SetConfig+0x16c>
 8008976:	4b7a      	ldr	r3, [pc, #488]	@ (8008b60 <UART_SetConfig+0x2e4>)
 8008978:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800897c:	f003 030c 	and.w	r3, r3, #12
 8008980:	2b0c      	cmp	r3, #12
 8008982:	d82d      	bhi.n	80089e0 <UART_SetConfig+0x164>
 8008984:	a201      	add	r2, pc, #4	@ (adr r2, 800898c <UART_SetConfig+0x110>)
 8008986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800898a:	bf00      	nop
 800898c:	080089c1 	.word	0x080089c1
 8008990:	080089e1 	.word	0x080089e1
 8008994:	080089e1 	.word	0x080089e1
 8008998:	080089e1 	.word	0x080089e1
 800899c:	080089d1 	.word	0x080089d1
 80089a0:	080089e1 	.word	0x080089e1
 80089a4:	080089e1 	.word	0x080089e1
 80089a8:	080089e1 	.word	0x080089e1
 80089ac:	080089c9 	.word	0x080089c9
 80089b0:	080089e1 	.word	0x080089e1
 80089b4:	080089e1 	.word	0x080089e1
 80089b8:	080089e1 	.word	0x080089e1
 80089bc:	080089d9 	.word	0x080089d9
 80089c0:	2300      	movs	r3, #0
 80089c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089c6:	e0d8      	b.n	8008b7a <UART_SetConfig+0x2fe>
 80089c8:	2302      	movs	r3, #2
 80089ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089ce:	e0d4      	b.n	8008b7a <UART_SetConfig+0x2fe>
 80089d0:	2304      	movs	r3, #4
 80089d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089d6:	e0d0      	b.n	8008b7a <UART_SetConfig+0x2fe>
 80089d8:	2308      	movs	r3, #8
 80089da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089de:	e0cc      	b.n	8008b7a <UART_SetConfig+0x2fe>
 80089e0:	2310      	movs	r3, #16
 80089e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089e6:	e0c8      	b.n	8008b7a <UART_SetConfig+0x2fe>
 80089e8:	697b      	ldr	r3, [r7, #20]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	4a5e      	ldr	r2, [pc, #376]	@ (8008b68 <UART_SetConfig+0x2ec>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d125      	bne.n	8008a3e <UART_SetConfig+0x1c2>
 80089f2:	4b5b      	ldr	r3, [pc, #364]	@ (8008b60 <UART_SetConfig+0x2e4>)
 80089f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089f8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80089fc:	2b30      	cmp	r3, #48	@ 0x30
 80089fe:	d016      	beq.n	8008a2e <UART_SetConfig+0x1b2>
 8008a00:	2b30      	cmp	r3, #48	@ 0x30
 8008a02:	d818      	bhi.n	8008a36 <UART_SetConfig+0x1ba>
 8008a04:	2b20      	cmp	r3, #32
 8008a06:	d00a      	beq.n	8008a1e <UART_SetConfig+0x1a2>
 8008a08:	2b20      	cmp	r3, #32
 8008a0a:	d814      	bhi.n	8008a36 <UART_SetConfig+0x1ba>
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d002      	beq.n	8008a16 <UART_SetConfig+0x19a>
 8008a10:	2b10      	cmp	r3, #16
 8008a12:	d008      	beq.n	8008a26 <UART_SetConfig+0x1aa>
 8008a14:	e00f      	b.n	8008a36 <UART_SetConfig+0x1ba>
 8008a16:	2300      	movs	r3, #0
 8008a18:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a1c:	e0ad      	b.n	8008b7a <UART_SetConfig+0x2fe>
 8008a1e:	2302      	movs	r3, #2
 8008a20:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a24:	e0a9      	b.n	8008b7a <UART_SetConfig+0x2fe>
 8008a26:	2304      	movs	r3, #4
 8008a28:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a2c:	e0a5      	b.n	8008b7a <UART_SetConfig+0x2fe>
 8008a2e:	2308      	movs	r3, #8
 8008a30:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a34:	e0a1      	b.n	8008b7a <UART_SetConfig+0x2fe>
 8008a36:	2310      	movs	r3, #16
 8008a38:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a3c:	e09d      	b.n	8008b7a <UART_SetConfig+0x2fe>
 8008a3e:	697b      	ldr	r3, [r7, #20]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	4a4a      	ldr	r2, [pc, #296]	@ (8008b6c <UART_SetConfig+0x2f0>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d125      	bne.n	8008a94 <UART_SetConfig+0x218>
 8008a48:	4b45      	ldr	r3, [pc, #276]	@ (8008b60 <UART_SetConfig+0x2e4>)
 8008a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a4e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008a52:	2bc0      	cmp	r3, #192	@ 0xc0
 8008a54:	d016      	beq.n	8008a84 <UART_SetConfig+0x208>
 8008a56:	2bc0      	cmp	r3, #192	@ 0xc0
 8008a58:	d818      	bhi.n	8008a8c <UART_SetConfig+0x210>
 8008a5a:	2b80      	cmp	r3, #128	@ 0x80
 8008a5c:	d00a      	beq.n	8008a74 <UART_SetConfig+0x1f8>
 8008a5e:	2b80      	cmp	r3, #128	@ 0x80
 8008a60:	d814      	bhi.n	8008a8c <UART_SetConfig+0x210>
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d002      	beq.n	8008a6c <UART_SetConfig+0x1f0>
 8008a66:	2b40      	cmp	r3, #64	@ 0x40
 8008a68:	d008      	beq.n	8008a7c <UART_SetConfig+0x200>
 8008a6a:	e00f      	b.n	8008a8c <UART_SetConfig+0x210>
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a72:	e082      	b.n	8008b7a <UART_SetConfig+0x2fe>
 8008a74:	2302      	movs	r3, #2
 8008a76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a7a:	e07e      	b.n	8008b7a <UART_SetConfig+0x2fe>
 8008a7c:	2304      	movs	r3, #4
 8008a7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a82:	e07a      	b.n	8008b7a <UART_SetConfig+0x2fe>
 8008a84:	2308      	movs	r3, #8
 8008a86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a8a:	e076      	b.n	8008b7a <UART_SetConfig+0x2fe>
 8008a8c:	2310      	movs	r3, #16
 8008a8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a92:	e072      	b.n	8008b7a <UART_SetConfig+0x2fe>
 8008a94:	697b      	ldr	r3, [r7, #20]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	4a35      	ldr	r2, [pc, #212]	@ (8008b70 <UART_SetConfig+0x2f4>)
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d12a      	bne.n	8008af4 <UART_SetConfig+0x278>
 8008a9e:	4b30      	ldr	r3, [pc, #192]	@ (8008b60 <UART_SetConfig+0x2e4>)
 8008aa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008aa4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008aa8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008aac:	d01a      	beq.n	8008ae4 <UART_SetConfig+0x268>
 8008aae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008ab2:	d81b      	bhi.n	8008aec <UART_SetConfig+0x270>
 8008ab4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ab8:	d00c      	beq.n	8008ad4 <UART_SetConfig+0x258>
 8008aba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008abe:	d815      	bhi.n	8008aec <UART_SetConfig+0x270>
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d003      	beq.n	8008acc <UART_SetConfig+0x250>
 8008ac4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ac8:	d008      	beq.n	8008adc <UART_SetConfig+0x260>
 8008aca:	e00f      	b.n	8008aec <UART_SetConfig+0x270>
 8008acc:	2300      	movs	r3, #0
 8008ace:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ad2:	e052      	b.n	8008b7a <UART_SetConfig+0x2fe>
 8008ad4:	2302      	movs	r3, #2
 8008ad6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ada:	e04e      	b.n	8008b7a <UART_SetConfig+0x2fe>
 8008adc:	2304      	movs	r3, #4
 8008ade:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ae2:	e04a      	b.n	8008b7a <UART_SetConfig+0x2fe>
 8008ae4:	2308      	movs	r3, #8
 8008ae6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008aea:	e046      	b.n	8008b7a <UART_SetConfig+0x2fe>
 8008aec:	2310      	movs	r3, #16
 8008aee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008af2:	e042      	b.n	8008b7a <UART_SetConfig+0x2fe>
 8008af4:	697b      	ldr	r3, [r7, #20]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	4a17      	ldr	r2, [pc, #92]	@ (8008b58 <UART_SetConfig+0x2dc>)
 8008afa:	4293      	cmp	r3, r2
 8008afc:	d13a      	bne.n	8008b74 <UART_SetConfig+0x2f8>
 8008afe:	4b18      	ldr	r3, [pc, #96]	@ (8008b60 <UART_SetConfig+0x2e4>)
 8008b00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b04:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008b08:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008b0c:	d01a      	beq.n	8008b44 <UART_SetConfig+0x2c8>
 8008b0e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008b12:	d81b      	bhi.n	8008b4c <UART_SetConfig+0x2d0>
 8008b14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008b18:	d00c      	beq.n	8008b34 <UART_SetConfig+0x2b8>
 8008b1a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008b1e:	d815      	bhi.n	8008b4c <UART_SetConfig+0x2d0>
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d003      	beq.n	8008b2c <UART_SetConfig+0x2b0>
 8008b24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008b28:	d008      	beq.n	8008b3c <UART_SetConfig+0x2c0>
 8008b2a:	e00f      	b.n	8008b4c <UART_SetConfig+0x2d0>
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b32:	e022      	b.n	8008b7a <UART_SetConfig+0x2fe>
 8008b34:	2302      	movs	r3, #2
 8008b36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b3a:	e01e      	b.n	8008b7a <UART_SetConfig+0x2fe>
 8008b3c:	2304      	movs	r3, #4
 8008b3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b42:	e01a      	b.n	8008b7a <UART_SetConfig+0x2fe>
 8008b44:	2308      	movs	r3, #8
 8008b46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b4a:	e016      	b.n	8008b7a <UART_SetConfig+0x2fe>
 8008b4c:	2310      	movs	r3, #16
 8008b4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b52:	e012      	b.n	8008b7a <UART_SetConfig+0x2fe>
 8008b54:	cfff69f3 	.word	0xcfff69f3
 8008b58:	40008000 	.word	0x40008000
 8008b5c:	40013800 	.word	0x40013800
 8008b60:	40021000 	.word	0x40021000
 8008b64:	40004400 	.word	0x40004400
 8008b68:	40004800 	.word	0x40004800
 8008b6c:	40004c00 	.word	0x40004c00
 8008b70:	40005000 	.word	0x40005000
 8008b74:	2310      	movs	r3, #16
 8008b76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008b7a:	697b      	ldr	r3, [r7, #20]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	4aae      	ldr	r2, [pc, #696]	@ (8008e38 <UART_SetConfig+0x5bc>)
 8008b80:	4293      	cmp	r3, r2
 8008b82:	f040 8097 	bne.w	8008cb4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008b86:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008b8a:	2b08      	cmp	r3, #8
 8008b8c:	d823      	bhi.n	8008bd6 <UART_SetConfig+0x35a>
 8008b8e:	a201      	add	r2, pc, #4	@ (adr r2, 8008b94 <UART_SetConfig+0x318>)
 8008b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b94:	08008bb9 	.word	0x08008bb9
 8008b98:	08008bd7 	.word	0x08008bd7
 8008b9c:	08008bc1 	.word	0x08008bc1
 8008ba0:	08008bd7 	.word	0x08008bd7
 8008ba4:	08008bc7 	.word	0x08008bc7
 8008ba8:	08008bd7 	.word	0x08008bd7
 8008bac:	08008bd7 	.word	0x08008bd7
 8008bb0:	08008bd7 	.word	0x08008bd7
 8008bb4:	08008bcf 	.word	0x08008bcf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008bb8:	f7fd f902 	bl	8005dc0 <HAL_RCC_GetPCLK1Freq>
 8008bbc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008bbe:	e010      	b.n	8008be2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008bc0:	4b9e      	ldr	r3, [pc, #632]	@ (8008e3c <UART_SetConfig+0x5c0>)
 8008bc2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008bc4:	e00d      	b.n	8008be2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008bc6:	f7fd f88d 	bl	8005ce4 <HAL_RCC_GetSysClockFreq>
 8008bca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008bcc:	e009      	b.n	8008be2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008bce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008bd2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008bd4:	e005      	b.n	8008be2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008bda:	2301      	movs	r3, #1
 8008bdc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008be0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	f000 8130 	beq.w	8008e4a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008bea:	697b      	ldr	r3, [r7, #20]
 8008bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bee:	4a94      	ldr	r2, [pc, #592]	@ (8008e40 <UART_SetConfig+0x5c4>)
 8008bf0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008bf4:	461a      	mov	r2, r3
 8008bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bf8:	fbb3 f3f2 	udiv	r3, r3, r2
 8008bfc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008bfe:	697b      	ldr	r3, [r7, #20]
 8008c00:	685a      	ldr	r2, [r3, #4]
 8008c02:	4613      	mov	r3, r2
 8008c04:	005b      	lsls	r3, r3, #1
 8008c06:	4413      	add	r3, r2
 8008c08:	69ba      	ldr	r2, [r7, #24]
 8008c0a:	429a      	cmp	r2, r3
 8008c0c:	d305      	bcc.n	8008c1a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008c0e:	697b      	ldr	r3, [r7, #20]
 8008c10:	685b      	ldr	r3, [r3, #4]
 8008c12:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008c14:	69ba      	ldr	r2, [r7, #24]
 8008c16:	429a      	cmp	r2, r3
 8008c18:	d903      	bls.n	8008c22 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008c1a:	2301      	movs	r3, #1
 8008c1c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008c20:	e113      	b.n	8008e4a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c24:	2200      	movs	r2, #0
 8008c26:	60bb      	str	r3, [r7, #8]
 8008c28:	60fa      	str	r2, [r7, #12]
 8008c2a:	697b      	ldr	r3, [r7, #20]
 8008c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c2e:	4a84      	ldr	r2, [pc, #528]	@ (8008e40 <UART_SetConfig+0x5c4>)
 8008c30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c34:	b29b      	uxth	r3, r3
 8008c36:	2200      	movs	r2, #0
 8008c38:	603b      	str	r3, [r7, #0]
 8008c3a:	607a      	str	r2, [r7, #4]
 8008c3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c40:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008c44:	f7f7 ffe8 	bl	8000c18 <__aeabi_uldivmod>
 8008c48:	4602      	mov	r2, r0
 8008c4a:	460b      	mov	r3, r1
 8008c4c:	4610      	mov	r0, r2
 8008c4e:	4619      	mov	r1, r3
 8008c50:	f04f 0200 	mov.w	r2, #0
 8008c54:	f04f 0300 	mov.w	r3, #0
 8008c58:	020b      	lsls	r3, r1, #8
 8008c5a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008c5e:	0202      	lsls	r2, r0, #8
 8008c60:	6979      	ldr	r1, [r7, #20]
 8008c62:	6849      	ldr	r1, [r1, #4]
 8008c64:	0849      	lsrs	r1, r1, #1
 8008c66:	2000      	movs	r0, #0
 8008c68:	460c      	mov	r4, r1
 8008c6a:	4605      	mov	r5, r0
 8008c6c:	eb12 0804 	adds.w	r8, r2, r4
 8008c70:	eb43 0905 	adc.w	r9, r3, r5
 8008c74:	697b      	ldr	r3, [r7, #20]
 8008c76:	685b      	ldr	r3, [r3, #4]
 8008c78:	2200      	movs	r2, #0
 8008c7a:	469a      	mov	sl, r3
 8008c7c:	4693      	mov	fp, r2
 8008c7e:	4652      	mov	r2, sl
 8008c80:	465b      	mov	r3, fp
 8008c82:	4640      	mov	r0, r8
 8008c84:	4649      	mov	r1, r9
 8008c86:	f7f7 ffc7 	bl	8000c18 <__aeabi_uldivmod>
 8008c8a:	4602      	mov	r2, r0
 8008c8c:	460b      	mov	r3, r1
 8008c8e:	4613      	mov	r3, r2
 8008c90:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008c92:	6a3b      	ldr	r3, [r7, #32]
 8008c94:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008c98:	d308      	bcc.n	8008cac <UART_SetConfig+0x430>
 8008c9a:	6a3b      	ldr	r3, [r7, #32]
 8008c9c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008ca0:	d204      	bcs.n	8008cac <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008ca2:	697b      	ldr	r3, [r7, #20]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	6a3a      	ldr	r2, [r7, #32]
 8008ca8:	60da      	str	r2, [r3, #12]
 8008caa:	e0ce      	b.n	8008e4a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008cac:	2301      	movs	r3, #1
 8008cae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008cb2:	e0ca      	b.n	8008e4a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008cb4:	697b      	ldr	r3, [r7, #20]
 8008cb6:	69db      	ldr	r3, [r3, #28]
 8008cb8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008cbc:	d166      	bne.n	8008d8c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8008cbe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008cc2:	2b08      	cmp	r3, #8
 8008cc4:	d827      	bhi.n	8008d16 <UART_SetConfig+0x49a>
 8008cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8008ccc <UART_SetConfig+0x450>)
 8008cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ccc:	08008cf1 	.word	0x08008cf1
 8008cd0:	08008cf9 	.word	0x08008cf9
 8008cd4:	08008d01 	.word	0x08008d01
 8008cd8:	08008d17 	.word	0x08008d17
 8008cdc:	08008d07 	.word	0x08008d07
 8008ce0:	08008d17 	.word	0x08008d17
 8008ce4:	08008d17 	.word	0x08008d17
 8008ce8:	08008d17 	.word	0x08008d17
 8008cec:	08008d0f 	.word	0x08008d0f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008cf0:	f7fd f866 	bl	8005dc0 <HAL_RCC_GetPCLK1Freq>
 8008cf4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008cf6:	e014      	b.n	8008d22 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008cf8:	f7fd f878 	bl	8005dec <HAL_RCC_GetPCLK2Freq>
 8008cfc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008cfe:	e010      	b.n	8008d22 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008d00:	4b4e      	ldr	r3, [pc, #312]	@ (8008e3c <UART_SetConfig+0x5c0>)
 8008d02:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008d04:	e00d      	b.n	8008d22 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008d06:	f7fc ffed 	bl	8005ce4 <HAL_RCC_GetSysClockFreq>
 8008d0a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008d0c:	e009      	b.n	8008d22 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008d12:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008d14:	e005      	b.n	8008d22 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008d16:	2300      	movs	r3, #0
 8008d18:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008d1a:	2301      	movs	r3, #1
 8008d1c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008d20:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	f000 8090 	beq.w	8008e4a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008d2a:	697b      	ldr	r3, [r7, #20]
 8008d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d2e:	4a44      	ldr	r2, [pc, #272]	@ (8008e40 <UART_SetConfig+0x5c4>)
 8008d30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008d34:	461a      	mov	r2, r3
 8008d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d38:	fbb3 f3f2 	udiv	r3, r3, r2
 8008d3c:	005a      	lsls	r2, r3, #1
 8008d3e:	697b      	ldr	r3, [r7, #20]
 8008d40:	685b      	ldr	r3, [r3, #4]
 8008d42:	085b      	lsrs	r3, r3, #1
 8008d44:	441a      	add	r2, r3
 8008d46:	697b      	ldr	r3, [r7, #20]
 8008d48:	685b      	ldr	r3, [r3, #4]
 8008d4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d4e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008d50:	6a3b      	ldr	r3, [r7, #32]
 8008d52:	2b0f      	cmp	r3, #15
 8008d54:	d916      	bls.n	8008d84 <UART_SetConfig+0x508>
 8008d56:	6a3b      	ldr	r3, [r7, #32]
 8008d58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d5c:	d212      	bcs.n	8008d84 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008d5e:	6a3b      	ldr	r3, [r7, #32]
 8008d60:	b29b      	uxth	r3, r3
 8008d62:	f023 030f 	bic.w	r3, r3, #15
 8008d66:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008d68:	6a3b      	ldr	r3, [r7, #32]
 8008d6a:	085b      	lsrs	r3, r3, #1
 8008d6c:	b29b      	uxth	r3, r3
 8008d6e:	f003 0307 	and.w	r3, r3, #7
 8008d72:	b29a      	uxth	r2, r3
 8008d74:	8bfb      	ldrh	r3, [r7, #30]
 8008d76:	4313      	orrs	r3, r2
 8008d78:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008d7a:	697b      	ldr	r3, [r7, #20]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	8bfa      	ldrh	r2, [r7, #30]
 8008d80:	60da      	str	r2, [r3, #12]
 8008d82:	e062      	b.n	8008e4a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008d84:	2301      	movs	r3, #1
 8008d86:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008d8a:	e05e      	b.n	8008e4a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008d8c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008d90:	2b08      	cmp	r3, #8
 8008d92:	d828      	bhi.n	8008de6 <UART_SetConfig+0x56a>
 8008d94:	a201      	add	r2, pc, #4	@ (adr r2, 8008d9c <UART_SetConfig+0x520>)
 8008d96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d9a:	bf00      	nop
 8008d9c:	08008dc1 	.word	0x08008dc1
 8008da0:	08008dc9 	.word	0x08008dc9
 8008da4:	08008dd1 	.word	0x08008dd1
 8008da8:	08008de7 	.word	0x08008de7
 8008dac:	08008dd7 	.word	0x08008dd7
 8008db0:	08008de7 	.word	0x08008de7
 8008db4:	08008de7 	.word	0x08008de7
 8008db8:	08008de7 	.word	0x08008de7
 8008dbc:	08008ddf 	.word	0x08008ddf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008dc0:	f7fc fffe 	bl	8005dc0 <HAL_RCC_GetPCLK1Freq>
 8008dc4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008dc6:	e014      	b.n	8008df2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008dc8:	f7fd f810 	bl	8005dec <HAL_RCC_GetPCLK2Freq>
 8008dcc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008dce:	e010      	b.n	8008df2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008dd0:	4b1a      	ldr	r3, [pc, #104]	@ (8008e3c <UART_SetConfig+0x5c0>)
 8008dd2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008dd4:	e00d      	b.n	8008df2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008dd6:	f7fc ff85 	bl	8005ce4 <HAL_RCC_GetSysClockFreq>
 8008dda:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008ddc:	e009      	b.n	8008df2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008dde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008de2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008de4:	e005      	b.n	8008df2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8008de6:	2300      	movs	r3, #0
 8008de8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008dea:	2301      	movs	r3, #1
 8008dec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008df0:	bf00      	nop
    }

    if (pclk != 0U)
 8008df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d028      	beq.n	8008e4a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008df8:	697b      	ldr	r3, [r7, #20]
 8008dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dfc:	4a10      	ldr	r2, [pc, #64]	@ (8008e40 <UART_SetConfig+0x5c4>)
 8008dfe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008e02:	461a      	mov	r2, r3
 8008e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e06:	fbb3 f2f2 	udiv	r2, r3, r2
 8008e0a:	697b      	ldr	r3, [r7, #20]
 8008e0c:	685b      	ldr	r3, [r3, #4]
 8008e0e:	085b      	lsrs	r3, r3, #1
 8008e10:	441a      	add	r2, r3
 8008e12:	697b      	ldr	r3, [r7, #20]
 8008e14:	685b      	ldr	r3, [r3, #4]
 8008e16:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e1a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008e1c:	6a3b      	ldr	r3, [r7, #32]
 8008e1e:	2b0f      	cmp	r3, #15
 8008e20:	d910      	bls.n	8008e44 <UART_SetConfig+0x5c8>
 8008e22:	6a3b      	ldr	r3, [r7, #32]
 8008e24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008e28:	d20c      	bcs.n	8008e44 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008e2a:	6a3b      	ldr	r3, [r7, #32]
 8008e2c:	b29a      	uxth	r2, r3
 8008e2e:	697b      	ldr	r3, [r7, #20]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	60da      	str	r2, [r3, #12]
 8008e34:	e009      	b.n	8008e4a <UART_SetConfig+0x5ce>
 8008e36:	bf00      	nop
 8008e38:	40008000 	.word	0x40008000
 8008e3c:	00f42400 	.word	0x00f42400
 8008e40:	0800d2fc 	.word	0x0800d2fc
      }
      else
      {
        ret = HAL_ERROR;
 8008e44:	2301      	movs	r3, #1
 8008e46:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008e4a:	697b      	ldr	r3, [r7, #20]
 8008e4c:	2201      	movs	r2, #1
 8008e4e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008e52:	697b      	ldr	r3, [r7, #20]
 8008e54:	2201      	movs	r2, #1
 8008e56:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008e5a:	697b      	ldr	r3, [r7, #20]
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008e60:	697b      	ldr	r3, [r7, #20]
 8008e62:	2200      	movs	r2, #0
 8008e64:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008e66:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	3730      	adds	r7, #48	@ 0x30
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008e74 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008e74:	b480      	push	{r7}
 8008e76:	b083      	sub	sp, #12
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e80:	f003 0308 	and.w	r3, r3, #8
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d00a      	beq.n	8008e9e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	685b      	ldr	r3, [r3, #4]
 8008e8e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	430a      	orrs	r2, r1
 8008e9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ea2:	f003 0301 	and.w	r3, r3, #1
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d00a      	beq.n	8008ec0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	685b      	ldr	r3, [r3, #4]
 8008eb0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	430a      	orrs	r2, r1
 8008ebe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ec4:	f003 0302 	and.w	r3, r3, #2
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d00a      	beq.n	8008ee2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	685b      	ldr	r3, [r3, #4]
 8008ed2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	430a      	orrs	r2, r1
 8008ee0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ee6:	f003 0304 	and.w	r3, r3, #4
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d00a      	beq.n	8008f04 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	685b      	ldr	r3, [r3, #4]
 8008ef4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	430a      	orrs	r2, r1
 8008f02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f08:	f003 0310 	and.w	r3, r3, #16
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d00a      	beq.n	8008f26 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	689b      	ldr	r3, [r3, #8]
 8008f16:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	430a      	orrs	r2, r1
 8008f24:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f2a:	f003 0320 	and.w	r3, r3, #32
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d00a      	beq.n	8008f48 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	689b      	ldr	r3, [r3, #8]
 8008f38:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	430a      	orrs	r2, r1
 8008f46:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d01a      	beq.n	8008f8a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	685b      	ldr	r3, [r3, #4]
 8008f5a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	430a      	orrs	r2, r1
 8008f68:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f72:	d10a      	bne.n	8008f8a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	685b      	ldr	r3, [r3, #4]
 8008f7a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	430a      	orrs	r2, r1
 8008f88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d00a      	beq.n	8008fac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	685b      	ldr	r3, [r3, #4]
 8008f9c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	430a      	orrs	r2, r1
 8008faa:	605a      	str	r2, [r3, #4]
  }
}
 8008fac:	bf00      	nop
 8008fae:	370c      	adds	r7, #12
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb6:	4770      	bx	lr

08008fb8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b098      	sub	sp, #96	@ 0x60
 8008fbc:	af02      	add	r7, sp, #8
 8008fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2200      	movs	r2, #0
 8008fc4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008fc8:	f7f9 fe20 	bl	8002c0c <HAL_GetTick>
 8008fcc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f003 0308 	and.w	r3, r3, #8
 8008fd8:	2b08      	cmp	r3, #8
 8008fda:	d12f      	bne.n	800903c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008fdc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008fe0:	9300      	str	r3, [sp, #0]
 8008fe2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008fea:	6878      	ldr	r0, [r7, #4]
 8008fec:	f000 f88e 	bl	800910c <UART_WaitOnFlagUntilTimeout>
 8008ff0:	4603      	mov	r3, r0
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d022      	beq.n	800903c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ffe:	e853 3f00 	ldrex	r3, [r3]
 8009002:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009004:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009006:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800900a:	653b      	str	r3, [r7, #80]	@ 0x50
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	461a      	mov	r2, r3
 8009012:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009014:	647b      	str	r3, [r7, #68]	@ 0x44
 8009016:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009018:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800901a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800901c:	e841 2300 	strex	r3, r2, [r1]
 8009020:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009022:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009024:	2b00      	cmp	r3, #0
 8009026:	d1e6      	bne.n	8008ff6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2220      	movs	r2, #32
 800902c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2200      	movs	r2, #0
 8009034:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009038:	2303      	movs	r3, #3
 800903a:	e063      	b.n	8009104 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	f003 0304 	and.w	r3, r3, #4
 8009046:	2b04      	cmp	r3, #4
 8009048:	d149      	bne.n	80090de <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800904a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800904e:	9300      	str	r3, [sp, #0]
 8009050:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009052:	2200      	movs	r2, #0
 8009054:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009058:	6878      	ldr	r0, [r7, #4]
 800905a:	f000 f857 	bl	800910c <UART_WaitOnFlagUntilTimeout>
 800905e:	4603      	mov	r3, r0
 8009060:	2b00      	cmp	r3, #0
 8009062:	d03c      	beq.n	80090de <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800906a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800906c:	e853 3f00 	ldrex	r3, [r3]
 8009070:	623b      	str	r3, [r7, #32]
   return(result);
 8009072:	6a3b      	ldr	r3, [r7, #32]
 8009074:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009078:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	461a      	mov	r2, r3
 8009080:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009082:	633b      	str	r3, [r7, #48]	@ 0x30
 8009084:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009086:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009088:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800908a:	e841 2300 	strex	r3, r2, [r1]
 800908e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009092:	2b00      	cmp	r3, #0
 8009094:	d1e6      	bne.n	8009064 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	3308      	adds	r3, #8
 800909c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800909e:	693b      	ldr	r3, [r7, #16]
 80090a0:	e853 3f00 	ldrex	r3, [r3]
 80090a4:	60fb      	str	r3, [r7, #12]
   return(result);
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	f023 0301 	bic.w	r3, r3, #1
 80090ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	3308      	adds	r3, #8
 80090b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80090b6:	61fa      	str	r2, [r7, #28]
 80090b8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090ba:	69b9      	ldr	r1, [r7, #24]
 80090bc:	69fa      	ldr	r2, [r7, #28]
 80090be:	e841 2300 	strex	r3, r2, [r1]
 80090c2:	617b      	str	r3, [r7, #20]
   return(result);
 80090c4:	697b      	ldr	r3, [r7, #20]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d1e5      	bne.n	8009096 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2220      	movs	r2, #32
 80090ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	2200      	movs	r2, #0
 80090d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80090da:	2303      	movs	r3, #3
 80090dc:	e012      	b.n	8009104 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	2220      	movs	r2, #32
 80090e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2220      	movs	r2, #32
 80090ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	2200      	movs	r2, #0
 80090f2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2200      	movs	r2, #0
 80090f8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	2200      	movs	r2, #0
 80090fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009102:	2300      	movs	r3, #0
}
 8009104:	4618      	mov	r0, r3
 8009106:	3758      	adds	r7, #88	@ 0x58
 8009108:	46bd      	mov	sp, r7
 800910a:	bd80      	pop	{r7, pc}

0800910c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b084      	sub	sp, #16
 8009110:	af00      	add	r7, sp, #0
 8009112:	60f8      	str	r0, [r7, #12]
 8009114:	60b9      	str	r1, [r7, #8]
 8009116:	603b      	str	r3, [r7, #0]
 8009118:	4613      	mov	r3, r2
 800911a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800911c:	e04f      	b.n	80091be <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800911e:	69bb      	ldr	r3, [r7, #24]
 8009120:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009124:	d04b      	beq.n	80091be <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009126:	f7f9 fd71 	bl	8002c0c <HAL_GetTick>
 800912a:	4602      	mov	r2, r0
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	1ad3      	subs	r3, r2, r3
 8009130:	69ba      	ldr	r2, [r7, #24]
 8009132:	429a      	cmp	r2, r3
 8009134:	d302      	bcc.n	800913c <UART_WaitOnFlagUntilTimeout+0x30>
 8009136:	69bb      	ldr	r3, [r7, #24]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d101      	bne.n	8009140 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800913c:	2303      	movs	r3, #3
 800913e:	e04e      	b.n	80091de <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	f003 0304 	and.w	r3, r3, #4
 800914a:	2b00      	cmp	r3, #0
 800914c:	d037      	beq.n	80091be <UART_WaitOnFlagUntilTimeout+0xb2>
 800914e:	68bb      	ldr	r3, [r7, #8]
 8009150:	2b80      	cmp	r3, #128	@ 0x80
 8009152:	d034      	beq.n	80091be <UART_WaitOnFlagUntilTimeout+0xb2>
 8009154:	68bb      	ldr	r3, [r7, #8]
 8009156:	2b40      	cmp	r3, #64	@ 0x40
 8009158:	d031      	beq.n	80091be <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	69db      	ldr	r3, [r3, #28]
 8009160:	f003 0308 	and.w	r3, r3, #8
 8009164:	2b08      	cmp	r3, #8
 8009166:	d110      	bne.n	800918a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	2208      	movs	r2, #8
 800916e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009170:	68f8      	ldr	r0, [r7, #12]
 8009172:	f000 f95b 	bl	800942c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	2208      	movs	r2, #8
 800917a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	2200      	movs	r2, #0
 8009182:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009186:	2301      	movs	r3, #1
 8009188:	e029      	b.n	80091de <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	69db      	ldr	r3, [r3, #28]
 8009190:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009194:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009198:	d111      	bne.n	80091be <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80091a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80091a4:	68f8      	ldr	r0, [r7, #12]
 80091a6:	f000 f941 	bl	800942c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	2220      	movs	r2, #32
 80091ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	2200      	movs	r2, #0
 80091b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80091ba:	2303      	movs	r3, #3
 80091bc:	e00f      	b.n	80091de <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	69da      	ldr	r2, [r3, #28]
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	4013      	ands	r3, r2
 80091c8:	68ba      	ldr	r2, [r7, #8]
 80091ca:	429a      	cmp	r2, r3
 80091cc:	bf0c      	ite	eq
 80091ce:	2301      	moveq	r3, #1
 80091d0:	2300      	movne	r3, #0
 80091d2:	b2db      	uxtb	r3, r3
 80091d4:	461a      	mov	r2, r3
 80091d6:	79fb      	ldrb	r3, [r7, #7]
 80091d8:	429a      	cmp	r2, r3
 80091da:	d0a0      	beq.n	800911e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80091dc:	2300      	movs	r3, #0
}
 80091de:	4618      	mov	r0, r3
 80091e0:	3710      	adds	r7, #16
 80091e2:	46bd      	mov	sp, r7
 80091e4:	bd80      	pop	{r7, pc}
	...

080091e8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80091e8:	b480      	push	{r7}
 80091ea:	b0a3      	sub	sp, #140	@ 0x8c
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	60f8      	str	r0, [r7, #12]
 80091f0:	60b9      	str	r1, [r7, #8]
 80091f2:	4613      	mov	r3, r2
 80091f4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	68ba      	ldr	r2, [r7, #8]
 80091fa:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	88fa      	ldrh	r2, [r7, #6]
 8009200:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	88fa      	ldrh	r2, [r7, #6]
 8009208:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	2200      	movs	r2, #0
 8009210:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	689b      	ldr	r3, [r3, #8]
 8009216:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800921a:	d10e      	bne.n	800923a <UART_Start_Receive_IT+0x52>
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	691b      	ldr	r3, [r3, #16]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d105      	bne.n	8009230 <UART_Start_Receive_IT+0x48>
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800922a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800922e:	e02d      	b.n	800928c <UART_Start_Receive_IT+0xa4>
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	22ff      	movs	r2, #255	@ 0xff
 8009234:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009238:	e028      	b.n	800928c <UART_Start_Receive_IT+0xa4>
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	689b      	ldr	r3, [r3, #8]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d10d      	bne.n	800925e <UART_Start_Receive_IT+0x76>
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	691b      	ldr	r3, [r3, #16]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d104      	bne.n	8009254 <UART_Start_Receive_IT+0x6c>
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	22ff      	movs	r2, #255	@ 0xff
 800924e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009252:	e01b      	b.n	800928c <UART_Start_Receive_IT+0xa4>
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	227f      	movs	r2, #127	@ 0x7f
 8009258:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800925c:	e016      	b.n	800928c <UART_Start_Receive_IT+0xa4>
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	689b      	ldr	r3, [r3, #8]
 8009262:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009266:	d10d      	bne.n	8009284 <UART_Start_Receive_IT+0x9c>
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	691b      	ldr	r3, [r3, #16]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d104      	bne.n	800927a <UART_Start_Receive_IT+0x92>
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	227f      	movs	r2, #127	@ 0x7f
 8009274:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009278:	e008      	b.n	800928c <UART_Start_Receive_IT+0xa4>
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	223f      	movs	r2, #63	@ 0x3f
 800927e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009282:	e003      	b.n	800928c <UART_Start_Receive_IT+0xa4>
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	2200      	movs	r2, #0
 8009288:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	2200      	movs	r2, #0
 8009290:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	2222      	movs	r2, #34	@ 0x22
 8009298:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	3308      	adds	r3, #8
 80092a2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80092a6:	e853 3f00 	ldrex	r3, [r3]
 80092aa:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80092ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80092ae:	f043 0301 	orr.w	r3, r3, #1
 80092b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	3308      	adds	r3, #8
 80092bc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80092c0:	673a      	str	r2, [r7, #112]	@ 0x70
 80092c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092c4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80092c6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80092c8:	e841 2300 	strex	r3, r2, [r1]
 80092cc:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80092ce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d1e3      	bne.n	800929c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80092d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092dc:	d14f      	bne.n	800937e <UART_Start_Receive_IT+0x196>
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80092e4:	88fa      	ldrh	r2, [r7, #6]
 80092e6:	429a      	cmp	r2, r3
 80092e8:	d349      	bcc.n	800937e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	689b      	ldr	r3, [r3, #8]
 80092ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092f2:	d107      	bne.n	8009304 <UART_Start_Receive_IT+0x11c>
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	691b      	ldr	r3, [r3, #16]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d103      	bne.n	8009304 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	4a47      	ldr	r2, [pc, #284]	@ (800941c <UART_Start_Receive_IT+0x234>)
 8009300:	675a      	str	r2, [r3, #116]	@ 0x74
 8009302:	e002      	b.n	800930a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	4a46      	ldr	r2, [pc, #280]	@ (8009420 <UART_Start_Receive_IT+0x238>)
 8009308:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	691b      	ldr	r3, [r3, #16]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d01a      	beq.n	8009348 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009318:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800931a:	e853 3f00 	ldrex	r3, [r3]
 800931e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009320:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009322:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009326:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	461a      	mov	r2, r3
 8009330:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009334:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009336:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009338:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800933a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800933c:	e841 2300 	strex	r3, r2, [r1]
 8009340:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8009342:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009344:	2b00      	cmp	r3, #0
 8009346:	d1e4      	bne.n	8009312 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	3308      	adds	r3, #8
 800934e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009350:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009352:	e853 3f00 	ldrex	r3, [r3]
 8009356:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800935a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800935e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	3308      	adds	r3, #8
 8009366:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009368:	64ba      	str	r2, [r7, #72]	@ 0x48
 800936a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800936c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800936e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009370:	e841 2300 	strex	r3, r2, [r1]
 8009374:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009376:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009378:	2b00      	cmp	r3, #0
 800937a:	d1e5      	bne.n	8009348 <UART_Start_Receive_IT+0x160>
 800937c:	e046      	b.n	800940c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	689b      	ldr	r3, [r3, #8]
 8009382:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009386:	d107      	bne.n	8009398 <UART_Start_Receive_IT+0x1b0>
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	691b      	ldr	r3, [r3, #16]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d103      	bne.n	8009398 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	4a24      	ldr	r2, [pc, #144]	@ (8009424 <UART_Start_Receive_IT+0x23c>)
 8009394:	675a      	str	r2, [r3, #116]	@ 0x74
 8009396:	e002      	b.n	800939e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	4a23      	ldr	r2, [pc, #140]	@ (8009428 <UART_Start_Receive_IT+0x240>)
 800939c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	691b      	ldr	r3, [r3, #16]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d019      	beq.n	80093da <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093ae:	e853 3f00 	ldrex	r3, [r3]
 80093b2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80093b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093b6:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80093ba:	677b      	str	r3, [r7, #116]	@ 0x74
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	461a      	mov	r2, r3
 80093c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80093c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80093c6:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093c8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80093ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80093cc:	e841 2300 	strex	r3, r2, [r1]
 80093d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80093d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d1e6      	bne.n	80093a6 <UART_Start_Receive_IT+0x1be>
 80093d8:	e018      	b.n	800940c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093e0:	697b      	ldr	r3, [r7, #20]
 80093e2:	e853 3f00 	ldrex	r3, [r3]
 80093e6:	613b      	str	r3, [r7, #16]
   return(result);
 80093e8:	693b      	ldr	r3, [r7, #16]
 80093ea:	f043 0320 	orr.w	r3, r3, #32
 80093ee:	67bb      	str	r3, [r7, #120]	@ 0x78
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	461a      	mov	r2, r3
 80093f6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80093f8:	623b      	str	r3, [r7, #32]
 80093fa:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093fc:	69f9      	ldr	r1, [r7, #28]
 80093fe:	6a3a      	ldr	r2, [r7, #32]
 8009400:	e841 2300 	strex	r3, r2, [r1]
 8009404:	61bb      	str	r3, [r7, #24]
   return(result);
 8009406:	69bb      	ldr	r3, [r7, #24]
 8009408:	2b00      	cmp	r3, #0
 800940a:	d1e6      	bne.n	80093da <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800940c:	2300      	movs	r3, #0
}
 800940e:	4618      	mov	r0, r3
 8009410:	378c      	adds	r7, #140	@ 0x8c
 8009412:	46bd      	mov	sp, r7
 8009414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009418:	4770      	bx	lr
 800941a:	bf00      	nop
 800941c:	08009c49 	.word	0x08009c49
 8009420:	080098e5 	.word	0x080098e5
 8009424:	0800972d 	.word	0x0800972d
 8009428:	08009575 	.word	0x08009575

0800942c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800942c:	b480      	push	{r7}
 800942e:	b095      	sub	sp, #84	@ 0x54
 8009430:	af00      	add	r7, sp, #0
 8009432:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800943a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800943c:	e853 3f00 	ldrex	r3, [r3]
 8009440:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009444:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009448:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	461a      	mov	r2, r3
 8009450:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009452:	643b      	str	r3, [r7, #64]	@ 0x40
 8009454:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009456:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009458:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800945a:	e841 2300 	strex	r3, r2, [r1]
 800945e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009460:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009462:	2b00      	cmp	r3, #0
 8009464:	d1e6      	bne.n	8009434 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	3308      	adds	r3, #8
 800946c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800946e:	6a3b      	ldr	r3, [r7, #32]
 8009470:	e853 3f00 	ldrex	r3, [r3]
 8009474:	61fb      	str	r3, [r7, #28]
   return(result);
 8009476:	69fb      	ldr	r3, [r7, #28]
 8009478:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800947c:	f023 0301 	bic.w	r3, r3, #1
 8009480:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	3308      	adds	r3, #8
 8009488:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800948a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800948c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800948e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009490:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009492:	e841 2300 	strex	r3, r2, [r1]
 8009496:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800949a:	2b00      	cmp	r3, #0
 800949c:	d1e3      	bne.n	8009466 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80094a2:	2b01      	cmp	r3, #1
 80094a4:	d118      	bne.n	80094d8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	e853 3f00 	ldrex	r3, [r3]
 80094b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80094b4:	68bb      	ldr	r3, [r7, #8]
 80094b6:	f023 0310 	bic.w	r3, r3, #16
 80094ba:	647b      	str	r3, [r7, #68]	@ 0x44
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	461a      	mov	r2, r3
 80094c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80094c4:	61bb      	str	r3, [r7, #24]
 80094c6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094c8:	6979      	ldr	r1, [r7, #20]
 80094ca:	69ba      	ldr	r2, [r7, #24]
 80094cc:	e841 2300 	strex	r3, r2, [r1]
 80094d0:	613b      	str	r3, [r7, #16]
   return(result);
 80094d2:	693b      	ldr	r3, [r7, #16]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d1e6      	bne.n	80094a6 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2220      	movs	r2, #32
 80094dc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	2200      	movs	r2, #0
 80094e4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2200      	movs	r2, #0
 80094ea:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80094ec:	bf00      	nop
 80094ee:	3754      	adds	r7, #84	@ 0x54
 80094f0:	46bd      	mov	sp, r7
 80094f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f6:	4770      	bx	lr

080094f8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80094f8:	b580      	push	{r7, lr}
 80094fa:	b084      	sub	sp, #16
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009504:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	2200      	movs	r2, #0
 800950a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800950e:	68f8      	ldr	r0, [r7, #12]
 8009510:	f7ff f99e 	bl	8008850 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009514:	bf00      	nop
 8009516:	3710      	adds	r7, #16
 8009518:	46bd      	mov	sp, r7
 800951a:	bd80      	pop	{r7, pc}

0800951c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800951c:	b580      	push	{r7, lr}
 800951e:	b088      	sub	sp, #32
 8009520:	af00      	add	r7, sp, #0
 8009522:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	e853 3f00 	ldrex	r3, [r3]
 8009530:	60bb      	str	r3, [r7, #8]
   return(result);
 8009532:	68bb      	ldr	r3, [r7, #8]
 8009534:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009538:	61fb      	str	r3, [r7, #28]
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	461a      	mov	r2, r3
 8009540:	69fb      	ldr	r3, [r7, #28]
 8009542:	61bb      	str	r3, [r7, #24]
 8009544:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009546:	6979      	ldr	r1, [r7, #20]
 8009548:	69ba      	ldr	r2, [r7, #24]
 800954a:	e841 2300 	strex	r3, r2, [r1]
 800954e:	613b      	str	r3, [r7, #16]
   return(result);
 8009550:	693b      	ldr	r3, [r7, #16]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d1e6      	bne.n	8009524 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	2220      	movs	r2, #32
 800955a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	2200      	movs	r2, #0
 8009562:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009564:	6878      	ldr	r0, [r7, #4]
 8009566:	f7ff f969 	bl	800883c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800956a:	bf00      	nop
 800956c:	3720      	adds	r7, #32
 800956e:	46bd      	mov	sp, r7
 8009570:	bd80      	pop	{r7, pc}
	...

08009574 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009574:	b580      	push	{r7, lr}
 8009576:	b09c      	sub	sp, #112	@ 0x70
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009582:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800958c:	2b22      	cmp	r3, #34	@ 0x22
 800958e:	f040 80be 	bne.w	800970e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009598:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800959c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80095a0:	b2d9      	uxtb	r1, r3
 80095a2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80095a6:	b2da      	uxtb	r2, r3
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095ac:	400a      	ands	r2, r1
 80095ae:	b2d2      	uxtb	r2, r2
 80095b0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095b6:	1c5a      	adds	r2, r3, #1
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80095c2:	b29b      	uxth	r3, r3
 80095c4:	3b01      	subs	r3, #1
 80095c6:	b29a      	uxth	r2, r3
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80095d4:	b29b      	uxth	r3, r3
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	f040 80a1 	bne.w	800971e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80095e4:	e853 3f00 	ldrex	r3, [r3]
 80095e8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80095ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80095ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80095f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	461a      	mov	r2, r3
 80095f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80095fa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80095fc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095fe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009600:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009602:	e841 2300 	strex	r3, r2, [r1]
 8009606:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009608:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800960a:	2b00      	cmp	r3, #0
 800960c:	d1e6      	bne.n	80095dc <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	3308      	adds	r3, #8
 8009614:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009618:	e853 3f00 	ldrex	r3, [r3]
 800961c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800961e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009620:	f023 0301 	bic.w	r3, r3, #1
 8009624:	667b      	str	r3, [r7, #100]	@ 0x64
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	3308      	adds	r3, #8
 800962c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800962e:	647a      	str	r2, [r7, #68]	@ 0x44
 8009630:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009632:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009634:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009636:	e841 2300 	strex	r3, r2, [r1]
 800963a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800963c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800963e:	2b00      	cmp	r3, #0
 8009640:	d1e5      	bne.n	800960e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	2220      	movs	r2, #32
 8009646:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	2200      	movs	r2, #0
 800964e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2200      	movs	r2, #0
 8009654:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	4a33      	ldr	r2, [pc, #204]	@ (8009728 <UART_RxISR_8BIT+0x1b4>)
 800965c:	4293      	cmp	r3, r2
 800965e:	d01f      	beq.n	80096a0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	685b      	ldr	r3, [r3, #4]
 8009666:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800966a:	2b00      	cmp	r3, #0
 800966c:	d018      	beq.n	80096a0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009676:	e853 3f00 	ldrex	r3, [r3]
 800967a:	623b      	str	r3, [r7, #32]
   return(result);
 800967c:	6a3b      	ldr	r3, [r7, #32]
 800967e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009682:	663b      	str	r3, [r7, #96]	@ 0x60
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	461a      	mov	r2, r3
 800968a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800968c:	633b      	str	r3, [r7, #48]	@ 0x30
 800968e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009690:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009692:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009694:	e841 2300 	strex	r3, r2, [r1]
 8009698:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800969a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800969c:	2b00      	cmp	r3, #0
 800969e:	d1e6      	bne.n	800966e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80096a4:	2b01      	cmp	r3, #1
 80096a6:	d12e      	bne.n	8009706 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	2200      	movs	r2, #0
 80096ac:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096b4:	693b      	ldr	r3, [r7, #16]
 80096b6:	e853 3f00 	ldrex	r3, [r3]
 80096ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	f023 0310 	bic.w	r3, r3, #16
 80096c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	461a      	mov	r2, r3
 80096ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80096cc:	61fb      	str	r3, [r7, #28]
 80096ce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096d0:	69b9      	ldr	r1, [r7, #24]
 80096d2:	69fa      	ldr	r2, [r7, #28]
 80096d4:	e841 2300 	strex	r3, r2, [r1]
 80096d8:	617b      	str	r3, [r7, #20]
   return(result);
 80096da:	697b      	ldr	r3, [r7, #20]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d1e6      	bne.n	80096ae <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	69db      	ldr	r3, [r3, #28]
 80096e6:	f003 0310 	and.w	r3, r3, #16
 80096ea:	2b10      	cmp	r3, #16
 80096ec:	d103      	bne.n	80096f6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	2210      	movs	r2, #16
 80096f4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80096fc:	4619      	mov	r1, r3
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	f7ff f8b0 	bl	8008864 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009704:	e00b      	b.n	800971e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009706:	6878      	ldr	r0, [r7, #4]
 8009708:	f7f7 ff90 	bl	800162c <HAL_UART_RxCpltCallback>
}
 800970c:	e007      	b.n	800971e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	699a      	ldr	r2, [r3, #24]
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	f042 0208 	orr.w	r2, r2, #8
 800971c:	619a      	str	r2, [r3, #24]
}
 800971e:	bf00      	nop
 8009720:	3770      	adds	r7, #112	@ 0x70
 8009722:	46bd      	mov	sp, r7
 8009724:	bd80      	pop	{r7, pc}
 8009726:	bf00      	nop
 8009728:	40008000 	.word	0x40008000

0800972c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800972c:	b580      	push	{r7, lr}
 800972e:	b09c      	sub	sp, #112	@ 0x70
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800973a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009744:	2b22      	cmp	r3, #34	@ 0x22
 8009746:	f040 80be 	bne.w	80098c6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009750:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009758:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800975a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800975e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009762:	4013      	ands	r3, r2
 8009764:	b29a      	uxth	r2, r3
 8009766:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009768:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800976e:	1c9a      	adds	r2, r3, #2
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800977a:	b29b      	uxth	r3, r3
 800977c:	3b01      	subs	r3, #1
 800977e:	b29a      	uxth	r2, r3
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800978c:	b29b      	uxth	r3, r3
 800978e:	2b00      	cmp	r3, #0
 8009790:	f040 80a1 	bne.w	80098d6 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800979a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800979c:	e853 3f00 	ldrex	r3, [r3]
 80097a0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80097a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80097a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80097a8:	667b      	str	r3, [r7, #100]	@ 0x64
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	461a      	mov	r2, r3
 80097b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80097b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80097b4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097b6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80097b8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80097ba:	e841 2300 	strex	r3, r2, [r1]
 80097be:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80097c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d1e6      	bne.n	8009794 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	3308      	adds	r3, #8
 80097cc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097d0:	e853 3f00 	ldrex	r3, [r3]
 80097d4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80097d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097d8:	f023 0301 	bic.w	r3, r3, #1
 80097dc:	663b      	str	r3, [r7, #96]	@ 0x60
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	3308      	adds	r3, #8
 80097e4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80097e6:	643a      	str	r2, [r7, #64]	@ 0x40
 80097e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097ea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80097ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80097ee:	e841 2300 	strex	r3, r2, [r1]
 80097f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80097f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d1e5      	bne.n	80097c6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	2220      	movs	r2, #32
 80097fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	2200      	movs	r2, #0
 8009806:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2200      	movs	r2, #0
 800980c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	4a33      	ldr	r2, [pc, #204]	@ (80098e0 <UART_RxISR_16BIT+0x1b4>)
 8009814:	4293      	cmp	r3, r2
 8009816:	d01f      	beq.n	8009858 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	685b      	ldr	r3, [r3, #4]
 800981e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009822:	2b00      	cmp	r3, #0
 8009824:	d018      	beq.n	8009858 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800982c:	6a3b      	ldr	r3, [r7, #32]
 800982e:	e853 3f00 	ldrex	r3, [r3]
 8009832:	61fb      	str	r3, [r7, #28]
   return(result);
 8009834:	69fb      	ldr	r3, [r7, #28]
 8009836:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800983a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	461a      	mov	r2, r3
 8009842:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009844:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009846:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009848:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800984a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800984c:	e841 2300 	strex	r3, r2, [r1]
 8009850:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009854:	2b00      	cmp	r3, #0
 8009856:	d1e6      	bne.n	8009826 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800985c:	2b01      	cmp	r3, #1
 800985e:	d12e      	bne.n	80098be <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	2200      	movs	r2, #0
 8009864:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	e853 3f00 	ldrex	r3, [r3]
 8009872:	60bb      	str	r3, [r7, #8]
   return(result);
 8009874:	68bb      	ldr	r3, [r7, #8]
 8009876:	f023 0310 	bic.w	r3, r3, #16
 800987a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	461a      	mov	r2, r3
 8009882:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009884:	61bb      	str	r3, [r7, #24]
 8009886:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009888:	6979      	ldr	r1, [r7, #20]
 800988a:	69ba      	ldr	r2, [r7, #24]
 800988c:	e841 2300 	strex	r3, r2, [r1]
 8009890:	613b      	str	r3, [r7, #16]
   return(result);
 8009892:	693b      	ldr	r3, [r7, #16]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d1e6      	bne.n	8009866 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	69db      	ldr	r3, [r3, #28]
 800989e:	f003 0310 	and.w	r3, r3, #16
 80098a2:	2b10      	cmp	r3, #16
 80098a4:	d103      	bne.n	80098ae <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	2210      	movs	r2, #16
 80098ac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80098b4:	4619      	mov	r1, r3
 80098b6:	6878      	ldr	r0, [r7, #4]
 80098b8:	f7fe ffd4 	bl	8008864 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80098bc:	e00b      	b.n	80098d6 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80098be:	6878      	ldr	r0, [r7, #4]
 80098c0:	f7f7 feb4 	bl	800162c <HAL_UART_RxCpltCallback>
}
 80098c4:	e007      	b.n	80098d6 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	699a      	ldr	r2, [r3, #24]
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	f042 0208 	orr.w	r2, r2, #8
 80098d4:	619a      	str	r2, [r3, #24]
}
 80098d6:	bf00      	nop
 80098d8:	3770      	adds	r7, #112	@ 0x70
 80098da:	46bd      	mov	sp, r7
 80098dc:	bd80      	pop	{r7, pc}
 80098de:	bf00      	nop
 80098e0:	40008000 	.word	0x40008000

080098e4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b0ac      	sub	sp, #176	@ 0xb0
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80098f2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	69db      	ldr	r3, [r3, #28]
 80098fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	689b      	ldr	r3, [r3, #8]
 8009910:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800991a:	2b22      	cmp	r3, #34	@ 0x22
 800991c:	f040 8183 	bne.w	8009c26 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009926:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800992a:	e126      	b.n	8009b7a <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009932:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009936:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800993a:	b2d9      	uxtb	r1, r3
 800993c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009940:	b2da      	uxtb	r2, r3
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009946:	400a      	ands	r2, r1
 8009948:	b2d2      	uxtb	r2, r2
 800994a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009950:	1c5a      	adds	r2, r3, #1
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800995c:	b29b      	uxth	r3, r3
 800995e:	3b01      	subs	r3, #1
 8009960:	b29a      	uxth	r2, r3
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	69db      	ldr	r3, [r3, #28]
 800996e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009972:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009976:	f003 0307 	and.w	r3, r3, #7
 800997a:	2b00      	cmp	r3, #0
 800997c:	d053      	beq.n	8009a26 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800997e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009982:	f003 0301 	and.w	r3, r3, #1
 8009986:	2b00      	cmp	r3, #0
 8009988:	d011      	beq.n	80099ae <UART_RxISR_8BIT_FIFOEN+0xca>
 800998a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800998e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009992:	2b00      	cmp	r3, #0
 8009994:	d00b      	beq.n	80099ae <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	2201      	movs	r2, #1
 800999c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099a4:	f043 0201 	orr.w	r2, r3, #1
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80099ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80099b2:	f003 0302 	and.w	r3, r3, #2
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d011      	beq.n	80099de <UART_RxISR_8BIT_FIFOEN+0xfa>
 80099ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80099be:	f003 0301 	and.w	r3, r3, #1
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d00b      	beq.n	80099de <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	2202      	movs	r2, #2
 80099cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099d4:	f043 0204 	orr.w	r2, r3, #4
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80099de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80099e2:	f003 0304 	and.w	r3, r3, #4
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d011      	beq.n	8009a0e <UART_RxISR_8BIT_FIFOEN+0x12a>
 80099ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80099ee:	f003 0301 	and.w	r3, r3, #1
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d00b      	beq.n	8009a0e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	2204      	movs	r2, #4
 80099fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a04:	f043 0202 	orr.w	r2, r3, #2
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d006      	beq.n	8009a26 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009a18:	6878      	ldr	r0, [r7, #4]
 8009a1a:	f7fe ff19 	bl	8008850 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	2200      	movs	r2, #0
 8009a22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009a2c:	b29b      	uxth	r3, r3
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	f040 80a3 	bne.w	8009b7a <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a3a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009a3c:	e853 3f00 	ldrex	r3, [r3]
 8009a40:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8009a42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009a44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009a48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	461a      	mov	r2, r3
 8009a52:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009a56:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009a58:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a5a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8009a5c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009a5e:	e841 2300 	strex	r3, r2, [r1]
 8009a62:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8009a64:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d1e4      	bne.n	8009a34 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	3308      	adds	r3, #8
 8009a70:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009a74:	e853 3f00 	ldrex	r3, [r3]
 8009a78:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8009a7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009a7c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009a80:	f023 0301 	bic.w	r3, r3, #1
 8009a84:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	3308      	adds	r3, #8
 8009a8e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009a92:	66ba      	str	r2, [r7, #104]	@ 0x68
 8009a94:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a96:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8009a98:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009a9a:	e841 2300 	strex	r3, r2, [r1]
 8009a9e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009aa0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d1e1      	bne.n	8009a6a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	2220      	movs	r2, #32
 8009aaa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	4a60      	ldr	r2, [pc, #384]	@ (8009c40 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8009ac0:	4293      	cmp	r3, r2
 8009ac2:	d021      	beq.n	8009b08 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	685b      	ldr	r3, [r3, #4]
 8009aca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d01a      	beq.n	8009b08 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ad8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009ada:	e853 3f00 	ldrex	r3, [r3]
 8009ade:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009ae0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009ae2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009ae6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	461a      	mov	r2, r3
 8009af0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009af4:	657b      	str	r3, [r7, #84]	@ 0x54
 8009af6:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009af8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009afa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009afc:	e841 2300 	strex	r3, r2, [r1]
 8009b00:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009b02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d1e4      	bne.n	8009ad2 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b0c:	2b01      	cmp	r3, #1
 8009b0e:	d130      	bne.n	8009b72 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	2200      	movs	r2, #0
 8009b14:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b1e:	e853 3f00 	ldrex	r3, [r3]
 8009b22:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b26:	f023 0310 	bic.w	r3, r3, #16
 8009b2a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	461a      	mov	r2, r3
 8009b34:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009b38:	643b      	str	r3, [r7, #64]	@ 0x40
 8009b3a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b3c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009b3e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009b40:	e841 2300 	strex	r3, r2, [r1]
 8009b44:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009b46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d1e4      	bne.n	8009b16 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	69db      	ldr	r3, [r3, #28]
 8009b52:	f003 0310 	and.w	r3, r3, #16
 8009b56:	2b10      	cmp	r3, #16
 8009b58:	d103      	bne.n	8009b62 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	2210      	movs	r2, #16
 8009b60:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009b68:	4619      	mov	r1, r3
 8009b6a:	6878      	ldr	r0, [r7, #4]
 8009b6c:	f7fe fe7a 	bl	8008864 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009b70:	e00e      	b.n	8009b90 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8009b72:	6878      	ldr	r0, [r7, #4]
 8009b74:	f7f7 fd5a 	bl	800162c <HAL_UART_RxCpltCallback>
        break;
 8009b78:	e00a      	b.n	8009b90 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009b7a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d006      	beq.n	8009b90 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8009b82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b86:	f003 0320 	and.w	r3, r3, #32
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	f47f aece 	bne.w	800992c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009b96:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009b9a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d049      	beq.n	8009c36 <UART_RxISR_8BIT_FIFOEN+0x352>
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009ba8:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8009bac:	429a      	cmp	r2, r3
 8009bae:	d242      	bcs.n	8009c36 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	3308      	adds	r3, #8
 8009bb6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bb8:	6a3b      	ldr	r3, [r7, #32]
 8009bba:	e853 3f00 	ldrex	r3, [r3]
 8009bbe:	61fb      	str	r3, [r7, #28]
   return(result);
 8009bc0:	69fb      	ldr	r3, [r7, #28]
 8009bc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009bc6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	3308      	adds	r3, #8
 8009bd0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009bd4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009bd6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bd8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009bda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009bdc:	e841 2300 	strex	r3, r2, [r1]
 8009be0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d1e3      	bne.n	8009bb0 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	4a16      	ldr	r2, [pc, #88]	@ (8009c44 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8009bec:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	e853 3f00 	ldrex	r3, [r3]
 8009bfa:	60bb      	str	r3, [r7, #8]
   return(result);
 8009bfc:	68bb      	ldr	r3, [r7, #8]
 8009bfe:	f043 0320 	orr.w	r3, r3, #32
 8009c02:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	461a      	mov	r2, r3
 8009c0c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009c10:	61bb      	str	r3, [r7, #24]
 8009c12:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c14:	6979      	ldr	r1, [r7, #20]
 8009c16:	69ba      	ldr	r2, [r7, #24]
 8009c18:	e841 2300 	strex	r3, r2, [r1]
 8009c1c:	613b      	str	r3, [r7, #16]
   return(result);
 8009c1e:	693b      	ldr	r3, [r7, #16]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d1e4      	bne.n	8009bee <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009c24:	e007      	b.n	8009c36 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	699a      	ldr	r2, [r3, #24]
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	f042 0208 	orr.w	r2, r2, #8
 8009c34:	619a      	str	r2, [r3, #24]
}
 8009c36:	bf00      	nop
 8009c38:	37b0      	adds	r7, #176	@ 0xb0
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	bd80      	pop	{r7, pc}
 8009c3e:	bf00      	nop
 8009c40:	40008000 	.word	0x40008000
 8009c44:	08009575 	.word	0x08009575

08009c48 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b0ae      	sub	sp, #184	@ 0xb8
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009c56:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	69db      	ldr	r3, [r3, #28]
 8009c60:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	689b      	ldr	r3, [r3, #8]
 8009c74:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009c7e:	2b22      	cmp	r3, #34	@ 0x22
 8009c80:	f040 8187 	bne.w	8009f92 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009c8a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009c8e:	e12a      	b.n	8009ee6 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c96:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c9e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8009ca2:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8009ca6:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8009caa:	4013      	ands	r3, r2
 8009cac:	b29a      	uxth	r2, r3
 8009cae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009cb2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009cb8:	1c9a      	adds	r2, r3, #2
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009cc4:	b29b      	uxth	r3, r3
 8009cc6:	3b01      	subs	r3, #1
 8009cc8:	b29a      	uxth	r2, r3
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	69db      	ldr	r3, [r3, #28]
 8009cd6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009cda:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009cde:	f003 0307 	and.w	r3, r3, #7
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d053      	beq.n	8009d8e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009ce6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009cea:	f003 0301 	and.w	r3, r3, #1
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d011      	beq.n	8009d16 <UART_RxISR_16BIT_FIFOEN+0xce>
 8009cf2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009cf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d00b      	beq.n	8009d16 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	2201      	movs	r2, #1
 8009d04:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d0c:	f043 0201 	orr.w	r2, r3, #1
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009d16:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009d1a:	f003 0302 	and.w	r3, r3, #2
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d011      	beq.n	8009d46 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8009d22:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009d26:	f003 0301 	and.w	r3, r3, #1
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d00b      	beq.n	8009d46 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	2202      	movs	r2, #2
 8009d34:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d3c:	f043 0204 	orr.w	r2, r3, #4
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009d46:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009d4a:	f003 0304 	and.w	r3, r3, #4
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d011      	beq.n	8009d76 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8009d52:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009d56:	f003 0301 	and.w	r3, r3, #1
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d00b      	beq.n	8009d76 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	2204      	movs	r2, #4
 8009d64:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d6c:	f043 0202 	orr.w	r2, r3, #2
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d006      	beq.n	8009d8e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009d80:	6878      	ldr	r0, [r7, #4]
 8009d82:	f7fe fd65 	bl	8008850 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	2200      	movs	r2, #0
 8009d8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009d94:	b29b      	uxth	r3, r3
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	f040 80a5 	bne.w	8009ee6 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009da2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009da4:	e853 3f00 	ldrex	r3, [r3]
 8009da8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009daa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009dac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009db0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	461a      	mov	r2, r3
 8009dba:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009dbe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009dc2:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dc4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009dc6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009dca:	e841 2300 	strex	r3, r2, [r1]
 8009dce:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009dd0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d1e2      	bne.n	8009d9c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	3308      	adds	r3, #8
 8009ddc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dde:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009de0:	e853 3f00 	ldrex	r3, [r3]
 8009de4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009de6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009de8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009dec:	f023 0301 	bic.w	r3, r3, #1
 8009df0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	3308      	adds	r3, #8
 8009dfa:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8009dfe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009e00:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e02:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009e04:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009e06:	e841 2300 	strex	r3, r2, [r1]
 8009e0a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009e0c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d1e1      	bne.n	8009dd6 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2220      	movs	r2, #32
 8009e16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	2200      	movs	r2, #0
 8009e24:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	4a60      	ldr	r2, [pc, #384]	@ (8009fac <UART_RxISR_16BIT_FIFOEN+0x364>)
 8009e2c:	4293      	cmp	r3, r2
 8009e2e:	d021      	beq.n	8009e74 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	685b      	ldr	r3, [r3, #4]
 8009e36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d01a      	beq.n	8009e74 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e46:	e853 3f00 	ldrex	r3, [r3]
 8009e4a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009e4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e4e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009e52:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	461a      	mov	r2, r3
 8009e5c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009e60:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009e62:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e64:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009e66:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009e68:	e841 2300 	strex	r3, r2, [r1]
 8009e6c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009e6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d1e4      	bne.n	8009e3e <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e78:	2b01      	cmp	r3, #1
 8009e7a:	d130      	bne.n	8009ede <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	2200      	movs	r2, #0
 8009e80:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e8a:	e853 3f00 	ldrex	r3, [r3]
 8009e8e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009e90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e92:	f023 0310 	bic.w	r3, r3, #16
 8009e96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	461a      	mov	r2, r3
 8009ea0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009ea4:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ea6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ea8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009eaa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009eac:	e841 2300 	strex	r3, r2, [r1]
 8009eb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009eb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d1e4      	bne.n	8009e82 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	69db      	ldr	r3, [r3, #28]
 8009ebe:	f003 0310 	and.w	r3, r3, #16
 8009ec2:	2b10      	cmp	r3, #16
 8009ec4:	d103      	bne.n	8009ece <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	2210      	movs	r2, #16
 8009ecc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009ed4:	4619      	mov	r1, r3
 8009ed6:	6878      	ldr	r0, [r7, #4]
 8009ed8:	f7fe fcc4 	bl	8008864 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009edc:	e00e      	b.n	8009efc <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8009ede:	6878      	ldr	r0, [r7, #4]
 8009ee0:	f7f7 fba4 	bl	800162c <HAL_UART_RxCpltCallback>
        break;
 8009ee4:	e00a      	b.n	8009efc <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009ee6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d006      	beq.n	8009efc <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8009eee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009ef2:	f003 0320 	and.w	r3, r3, #32
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	f47f aeca 	bne.w	8009c90 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009f02:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009f06:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d049      	beq.n	8009fa2 <UART_RxISR_16BIT_FIFOEN+0x35a>
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009f14:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8009f18:	429a      	cmp	r2, r3
 8009f1a:	d242      	bcs.n	8009fa2 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	3308      	adds	r3, #8
 8009f22:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f26:	e853 3f00 	ldrex	r3, [r3]
 8009f2a:	623b      	str	r3, [r7, #32]
   return(result);
 8009f2c:	6a3b      	ldr	r3, [r7, #32]
 8009f2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009f32:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	3308      	adds	r3, #8
 8009f3c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8009f40:	633a      	str	r2, [r7, #48]	@ 0x30
 8009f42:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f44:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009f46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f48:	e841 2300 	strex	r3, r2, [r1]
 8009f4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d1e3      	bne.n	8009f1c <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	4a16      	ldr	r2, [pc, #88]	@ (8009fb0 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8009f58:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f60:	693b      	ldr	r3, [r7, #16]
 8009f62:	e853 3f00 	ldrex	r3, [r3]
 8009f66:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	f043 0320 	orr.w	r3, r3, #32
 8009f6e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	461a      	mov	r2, r3
 8009f78:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009f7c:	61fb      	str	r3, [r7, #28]
 8009f7e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f80:	69b9      	ldr	r1, [r7, #24]
 8009f82:	69fa      	ldr	r2, [r7, #28]
 8009f84:	e841 2300 	strex	r3, r2, [r1]
 8009f88:	617b      	str	r3, [r7, #20]
   return(result);
 8009f8a:	697b      	ldr	r3, [r7, #20]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d1e4      	bne.n	8009f5a <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009f90:	e007      	b.n	8009fa2 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	699a      	ldr	r2, [r3, #24]
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	f042 0208 	orr.w	r2, r2, #8
 8009fa0:	619a      	str	r2, [r3, #24]
}
 8009fa2:	bf00      	nop
 8009fa4:	37b8      	adds	r7, #184	@ 0xb8
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	bd80      	pop	{r7, pc}
 8009faa:	bf00      	nop
 8009fac:	40008000 	.word	0x40008000
 8009fb0:	0800972d 	.word	0x0800972d

08009fb4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009fb4:	b480      	push	{r7}
 8009fb6:	b083      	sub	sp, #12
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009fbc:	bf00      	nop
 8009fbe:	370c      	adds	r7, #12
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc6:	4770      	bx	lr

08009fc8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009fc8:	b480      	push	{r7}
 8009fca:	b083      	sub	sp, #12
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009fd0:	bf00      	nop
 8009fd2:	370c      	adds	r7, #12
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fda:	4770      	bx	lr

08009fdc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009fdc:	b480      	push	{r7}
 8009fde:	b083      	sub	sp, #12
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009fe4:	bf00      	nop
 8009fe6:	370c      	adds	r7, #12
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fee:	4770      	bx	lr

08009ff0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009ff0:	b480      	push	{r7}
 8009ff2:	b085      	sub	sp, #20
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009ffe:	2b01      	cmp	r3, #1
 800a000:	d101      	bne.n	800a006 <HAL_UARTEx_DisableFifoMode+0x16>
 800a002:	2302      	movs	r3, #2
 800a004:	e027      	b.n	800a056 <HAL_UARTEx_DisableFifoMode+0x66>
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	2201      	movs	r2, #1
 800a00a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	2224      	movs	r2, #36	@ 0x24
 800a012:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	681a      	ldr	r2, [r3, #0]
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	f022 0201 	bic.w	r2, r2, #1
 800a02c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a034:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	2200      	movs	r2, #0
 800a03a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	68fa      	ldr	r2, [r7, #12]
 800a042:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	2220      	movs	r2, #32
 800a048:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2200      	movs	r2, #0
 800a050:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a054:	2300      	movs	r3, #0
}
 800a056:	4618      	mov	r0, r3
 800a058:	3714      	adds	r7, #20
 800a05a:	46bd      	mov	sp, r7
 800a05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a060:	4770      	bx	lr

0800a062 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a062:	b580      	push	{r7, lr}
 800a064:	b084      	sub	sp, #16
 800a066:	af00      	add	r7, sp, #0
 800a068:	6078      	str	r0, [r7, #4]
 800a06a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a072:	2b01      	cmp	r3, #1
 800a074:	d101      	bne.n	800a07a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a076:	2302      	movs	r3, #2
 800a078:	e02d      	b.n	800a0d6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	2201      	movs	r2, #1
 800a07e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	2224      	movs	r2, #36	@ 0x24
 800a086:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	681a      	ldr	r2, [r3, #0]
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	f022 0201 	bic.w	r2, r2, #1
 800a0a0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	689b      	ldr	r3, [r3, #8]
 800a0a8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	683a      	ldr	r2, [r7, #0]
 800a0b2:	430a      	orrs	r2, r1
 800a0b4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a0b6:	6878      	ldr	r0, [r7, #4]
 800a0b8:	f000 f850 	bl	800a15c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	68fa      	ldr	r2, [r7, #12]
 800a0c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	2220      	movs	r2, #32
 800a0c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a0d4:	2300      	movs	r3, #0
}
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	3710      	adds	r7, #16
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	bd80      	pop	{r7, pc}

0800a0de <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a0de:	b580      	push	{r7, lr}
 800a0e0:	b084      	sub	sp, #16
 800a0e2:	af00      	add	r7, sp, #0
 800a0e4:	6078      	str	r0, [r7, #4]
 800a0e6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a0ee:	2b01      	cmp	r3, #1
 800a0f0:	d101      	bne.n	800a0f6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a0f2:	2302      	movs	r3, #2
 800a0f4:	e02d      	b.n	800a152 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	2201      	movs	r2, #1
 800a0fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	2224      	movs	r2, #36	@ 0x24
 800a102:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	681a      	ldr	r2, [r3, #0]
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	f022 0201 	bic.w	r2, r2, #1
 800a11c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	689b      	ldr	r3, [r3, #8]
 800a124:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	683a      	ldr	r2, [r7, #0]
 800a12e:	430a      	orrs	r2, r1
 800a130:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a132:	6878      	ldr	r0, [r7, #4]
 800a134:	f000 f812 	bl	800a15c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	68fa      	ldr	r2, [r7, #12]
 800a13e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	2220      	movs	r2, #32
 800a144:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	2200      	movs	r2, #0
 800a14c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a150:	2300      	movs	r3, #0
}
 800a152:	4618      	mov	r0, r3
 800a154:	3710      	adds	r7, #16
 800a156:	46bd      	mov	sp, r7
 800a158:	bd80      	pop	{r7, pc}
	...

0800a15c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a15c:	b480      	push	{r7}
 800a15e:	b085      	sub	sp, #20
 800a160:	af00      	add	r7, sp, #0
 800a162:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d108      	bne.n	800a17e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	2201      	movs	r2, #1
 800a170:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2201      	movs	r2, #1
 800a178:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a17c:	e031      	b.n	800a1e2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a17e:	2308      	movs	r3, #8
 800a180:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a182:	2308      	movs	r3, #8
 800a184:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	689b      	ldr	r3, [r3, #8]
 800a18c:	0e5b      	lsrs	r3, r3, #25
 800a18e:	b2db      	uxtb	r3, r3
 800a190:	f003 0307 	and.w	r3, r3, #7
 800a194:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	689b      	ldr	r3, [r3, #8]
 800a19c:	0f5b      	lsrs	r3, r3, #29
 800a19e:	b2db      	uxtb	r3, r3
 800a1a0:	f003 0307 	and.w	r3, r3, #7
 800a1a4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a1a6:	7bbb      	ldrb	r3, [r7, #14]
 800a1a8:	7b3a      	ldrb	r2, [r7, #12]
 800a1aa:	4911      	ldr	r1, [pc, #68]	@ (800a1f0 <UARTEx_SetNbDataToProcess+0x94>)
 800a1ac:	5c8a      	ldrb	r2, [r1, r2]
 800a1ae:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a1b2:	7b3a      	ldrb	r2, [r7, #12]
 800a1b4:	490f      	ldr	r1, [pc, #60]	@ (800a1f4 <UARTEx_SetNbDataToProcess+0x98>)
 800a1b6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a1b8:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1bc:	b29a      	uxth	r2, r3
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a1c4:	7bfb      	ldrb	r3, [r7, #15]
 800a1c6:	7b7a      	ldrb	r2, [r7, #13]
 800a1c8:	4909      	ldr	r1, [pc, #36]	@ (800a1f0 <UARTEx_SetNbDataToProcess+0x94>)
 800a1ca:	5c8a      	ldrb	r2, [r1, r2]
 800a1cc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a1d0:	7b7a      	ldrb	r2, [r7, #13]
 800a1d2:	4908      	ldr	r1, [pc, #32]	@ (800a1f4 <UARTEx_SetNbDataToProcess+0x98>)
 800a1d4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a1d6:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1da:	b29a      	uxth	r2, r3
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a1e2:	bf00      	nop
 800a1e4:	3714      	adds	r7, #20
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ec:	4770      	bx	lr
 800a1ee:	bf00      	nop
 800a1f0:	0800d314 	.word	0x0800d314
 800a1f4:	0800d31c 	.word	0x0800d31c

0800a1f8 <atoi>:
 800a1f8:	220a      	movs	r2, #10
 800a1fa:	2100      	movs	r1, #0
 800a1fc:	f000 b87a 	b.w	800a2f4 <strtol>

0800a200 <_strtol_l.isra.0>:
 800a200:	2b24      	cmp	r3, #36	@ 0x24
 800a202:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a206:	4686      	mov	lr, r0
 800a208:	4690      	mov	r8, r2
 800a20a:	d801      	bhi.n	800a210 <_strtol_l.isra.0+0x10>
 800a20c:	2b01      	cmp	r3, #1
 800a20e:	d106      	bne.n	800a21e <_strtol_l.isra.0+0x1e>
 800a210:	f000 fe70 	bl	800aef4 <__errno>
 800a214:	2316      	movs	r3, #22
 800a216:	6003      	str	r3, [r0, #0]
 800a218:	2000      	movs	r0, #0
 800a21a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a21e:	4834      	ldr	r0, [pc, #208]	@ (800a2f0 <_strtol_l.isra.0+0xf0>)
 800a220:	460d      	mov	r5, r1
 800a222:	462a      	mov	r2, r5
 800a224:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a228:	5d06      	ldrb	r6, [r0, r4]
 800a22a:	f016 0608 	ands.w	r6, r6, #8
 800a22e:	d1f8      	bne.n	800a222 <_strtol_l.isra.0+0x22>
 800a230:	2c2d      	cmp	r4, #45	@ 0x2d
 800a232:	d110      	bne.n	800a256 <_strtol_l.isra.0+0x56>
 800a234:	782c      	ldrb	r4, [r5, #0]
 800a236:	2601      	movs	r6, #1
 800a238:	1c95      	adds	r5, r2, #2
 800a23a:	f033 0210 	bics.w	r2, r3, #16
 800a23e:	d115      	bne.n	800a26c <_strtol_l.isra.0+0x6c>
 800a240:	2c30      	cmp	r4, #48	@ 0x30
 800a242:	d10d      	bne.n	800a260 <_strtol_l.isra.0+0x60>
 800a244:	782a      	ldrb	r2, [r5, #0]
 800a246:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a24a:	2a58      	cmp	r2, #88	@ 0x58
 800a24c:	d108      	bne.n	800a260 <_strtol_l.isra.0+0x60>
 800a24e:	786c      	ldrb	r4, [r5, #1]
 800a250:	3502      	adds	r5, #2
 800a252:	2310      	movs	r3, #16
 800a254:	e00a      	b.n	800a26c <_strtol_l.isra.0+0x6c>
 800a256:	2c2b      	cmp	r4, #43	@ 0x2b
 800a258:	bf04      	itt	eq
 800a25a:	782c      	ldrbeq	r4, [r5, #0]
 800a25c:	1c95      	addeq	r5, r2, #2
 800a25e:	e7ec      	b.n	800a23a <_strtol_l.isra.0+0x3a>
 800a260:	2b00      	cmp	r3, #0
 800a262:	d1f6      	bne.n	800a252 <_strtol_l.isra.0+0x52>
 800a264:	2c30      	cmp	r4, #48	@ 0x30
 800a266:	bf14      	ite	ne
 800a268:	230a      	movne	r3, #10
 800a26a:	2308      	moveq	r3, #8
 800a26c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a270:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a274:	2200      	movs	r2, #0
 800a276:	fbbc f9f3 	udiv	r9, ip, r3
 800a27a:	4610      	mov	r0, r2
 800a27c:	fb03 ca19 	mls	sl, r3, r9, ip
 800a280:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a284:	2f09      	cmp	r7, #9
 800a286:	d80f      	bhi.n	800a2a8 <_strtol_l.isra.0+0xa8>
 800a288:	463c      	mov	r4, r7
 800a28a:	42a3      	cmp	r3, r4
 800a28c:	dd1b      	ble.n	800a2c6 <_strtol_l.isra.0+0xc6>
 800a28e:	1c57      	adds	r7, r2, #1
 800a290:	d007      	beq.n	800a2a2 <_strtol_l.isra.0+0xa2>
 800a292:	4581      	cmp	r9, r0
 800a294:	d314      	bcc.n	800a2c0 <_strtol_l.isra.0+0xc0>
 800a296:	d101      	bne.n	800a29c <_strtol_l.isra.0+0x9c>
 800a298:	45a2      	cmp	sl, r4
 800a29a:	db11      	blt.n	800a2c0 <_strtol_l.isra.0+0xc0>
 800a29c:	fb00 4003 	mla	r0, r0, r3, r4
 800a2a0:	2201      	movs	r2, #1
 800a2a2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a2a6:	e7eb      	b.n	800a280 <_strtol_l.isra.0+0x80>
 800a2a8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a2ac:	2f19      	cmp	r7, #25
 800a2ae:	d801      	bhi.n	800a2b4 <_strtol_l.isra.0+0xb4>
 800a2b0:	3c37      	subs	r4, #55	@ 0x37
 800a2b2:	e7ea      	b.n	800a28a <_strtol_l.isra.0+0x8a>
 800a2b4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a2b8:	2f19      	cmp	r7, #25
 800a2ba:	d804      	bhi.n	800a2c6 <_strtol_l.isra.0+0xc6>
 800a2bc:	3c57      	subs	r4, #87	@ 0x57
 800a2be:	e7e4      	b.n	800a28a <_strtol_l.isra.0+0x8a>
 800a2c0:	f04f 32ff 	mov.w	r2, #4294967295
 800a2c4:	e7ed      	b.n	800a2a2 <_strtol_l.isra.0+0xa2>
 800a2c6:	1c53      	adds	r3, r2, #1
 800a2c8:	d108      	bne.n	800a2dc <_strtol_l.isra.0+0xdc>
 800a2ca:	2322      	movs	r3, #34	@ 0x22
 800a2cc:	f8ce 3000 	str.w	r3, [lr]
 800a2d0:	4660      	mov	r0, ip
 800a2d2:	f1b8 0f00 	cmp.w	r8, #0
 800a2d6:	d0a0      	beq.n	800a21a <_strtol_l.isra.0+0x1a>
 800a2d8:	1e69      	subs	r1, r5, #1
 800a2da:	e006      	b.n	800a2ea <_strtol_l.isra.0+0xea>
 800a2dc:	b106      	cbz	r6, 800a2e0 <_strtol_l.isra.0+0xe0>
 800a2de:	4240      	negs	r0, r0
 800a2e0:	f1b8 0f00 	cmp.w	r8, #0
 800a2e4:	d099      	beq.n	800a21a <_strtol_l.isra.0+0x1a>
 800a2e6:	2a00      	cmp	r2, #0
 800a2e8:	d1f6      	bne.n	800a2d8 <_strtol_l.isra.0+0xd8>
 800a2ea:	f8c8 1000 	str.w	r1, [r8]
 800a2ee:	e794      	b.n	800a21a <_strtol_l.isra.0+0x1a>
 800a2f0:	0800d325 	.word	0x0800d325

0800a2f4 <strtol>:
 800a2f4:	4613      	mov	r3, r2
 800a2f6:	460a      	mov	r2, r1
 800a2f8:	4601      	mov	r1, r0
 800a2fa:	4802      	ldr	r0, [pc, #8]	@ (800a304 <strtol+0x10>)
 800a2fc:	6800      	ldr	r0, [r0, #0]
 800a2fe:	f7ff bf7f 	b.w	800a200 <_strtol_l.isra.0>
 800a302:	bf00      	nop
 800a304:	2000001c 	.word	0x2000001c

0800a308 <__cvt>:
 800a308:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a30c:	ec57 6b10 	vmov	r6, r7, d0
 800a310:	2f00      	cmp	r7, #0
 800a312:	460c      	mov	r4, r1
 800a314:	4619      	mov	r1, r3
 800a316:	463b      	mov	r3, r7
 800a318:	bfbb      	ittet	lt
 800a31a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a31e:	461f      	movlt	r7, r3
 800a320:	2300      	movge	r3, #0
 800a322:	232d      	movlt	r3, #45	@ 0x2d
 800a324:	700b      	strb	r3, [r1, #0]
 800a326:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a328:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a32c:	4691      	mov	r9, r2
 800a32e:	f023 0820 	bic.w	r8, r3, #32
 800a332:	bfbc      	itt	lt
 800a334:	4632      	movlt	r2, r6
 800a336:	4616      	movlt	r6, r2
 800a338:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a33c:	d005      	beq.n	800a34a <__cvt+0x42>
 800a33e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a342:	d100      	bne.n	800a346 <__cvt+0x3e>
 800a344:	3401      	adds	r4, #1
 800a346:	2102      	movs	r1, #2
 800a348:	e000      	b.n	800a34c <__cvt+0x44>
 800a34a:	2103      	movs	r1, #3
 800a34c:	ab03      	add	r3, sp, #12
 800a34e:	9301      	str	r3, [sp, #4]
 800a350:	ab02      	add	r3, sp, #8
 800a352:	9300      	str	r3, [sp, #0]
 800a354:	ec47 6b10 	vmov	d0, r6, r7
 800a358:	4653      	mov	r3, sl
 800a35a:	4622      	mov	r2, r4
 800a35c:	f000 fe80 	bl	800b060 <_dtoa_r>
 800a360:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a364:	4605      	mov	r5, r0
 800a366:	d119      	bne.n	800a39c <__cvt+0x94>
 800a368:	f019 0f01 	tst.w	r9, #1
 800a36c:	d00e      	beq.n	800a38c <__cvt+0x84>
 800a36e:	eb00 0904 	add.w	r9, r0, r4
 800a372:	2200      	movs	r2, #0
 800a374:	2300      	movs	r3, #0
 800a376:	4630      	mov	r0, r6
 800a378:	4639      	mov	r1, r7
 800a37a:	f7f6 fbdd 	bl	8000b38 <__aeabi_dcmpeq>
 800a37e:	b108      	cbz	r0, 800a384 <__cvt+0x7c>
 800a380:	f8cd 900c 	str.w	r9, [sp, #12]
 800a384:	2230      	movs	r2, #48	@ 0x30
 800a386:	9b03      	ldr	r3, [sp, #12]
 800a388:	454b      	cmp	r3, r9
 800a38a:	d31e      	bcc.n	800a3ca <__cvt+0xc2>
 800a38c:	9b03      	ldr	r3, [sp, #12]
 800a38e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a390:	1b5b      	subs	r3, r3, r5
 800a392:	4628      	mov	r0, r5
 800a394:	6013      	str	r3, [r2, #0]
 800a396:	b004      	add	sp, #16
 800a398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a39c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a3a0:	eb00 0904 	add.w	r9, r0, r4
 800a3a4:	d1e5      	bne.n	800a372 <__cvt+0x6a>
 800a3a6:	7803      	ldrb	r3, [r0, #0]
 800a3a8:	2b30      	cmp	r3, #48	@ 0x30
 800a3aa:	d10a      	bne.n	800a3c2 <__cvt+0xba>
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	4630      	mov	r0, r6
 800a3b2:	4639      	mov	r1, r7
 800a3b4:	f7f6 fbc0 	bl	8000b38 <__aeabi_dcmpeq>
 800a3b8:	b918      	cbnz	r0, 800a3c2 <__cvt+0xba>
 800a3ba:	f1c4 0401 	rsb	r4, r4, #1
 800a3be:	f8ca 4000 	str.w	r4, [sl]
 800a3c2:	f8da 3000 	ldr.w	r3, [sl]
 800a3c6:	4499      	add	r9, r3
 800a3c8:	e7d3      	b.n	800a372 <__cvt+0x6a>
 800a3ca:	1c59      	adds	r1, r3, #1
 800a3cc:	9103      	str	r1, [sp, #12]
 800a3ce:	701a      	strb	r2, [r3, #0]
 800a3d0:	e7d9      	b.n	800a386 <__cvt+0x7e>

0800a3d2 <__exponent>:
 800a3d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a3d4:	2900      	cmp	r1, #0
 800a3d6:	bfba      	itte	lt
 800a3d8:	4249      	neglt	r1, r1
 800a3da:	232d      	movlt	r3, #45	@ 0x2d
 800a3dc:	232b      	movge	r3, #43	@ 0x2b
 800a3de:	2909      	cmp	r1, #9
 800a3e0:	7002      	strb	r2, [r0, #0]
 800a3e2:	7043      	strb	r3, [r0, #1]
 800a3e4:	dd29      	ble.n	800a43a <__exponent+0x68>
 800a3e6:	f10d 0307 	add.w	r3, sp, #7
 800a3ea:	461d      	mov	r5, r3
 800a3ec:	270a      	movs	r7, #10
 800a3ee:	461a      	mov	r2, r3
 800a3f0:	fbb1 f6f7 	udiv	r6, r1, r7
 800a3f4:	fb07 1416 	mls	r4, r7, r6, r1
 800a3f8:	3430      	adds	r4, #48	@ 0x30
 800a3fa:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a3fe:	460c      	mov	r4, r1
 800a400:	2c63      	cmp	r4, #99	@ 0x63
 800a402:	f103 33ff 	add.w	r3, r3, #4294967295
 800a406:	4631      	mov	r1, r6
 800a408:	dcf1      	bgt.n	800a3ee <__exponent+0x1c>
 800a40a:	3130      	adds	r1, #48	@ 0x30
 800a40c:	1e94      	subs	r4, r2, #2
 800a40e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a412:	1c41      	adds	r1, r0, #1
 800a414:	4623      	mov	r3, r4
 800a416:	42ab      	cmp	r3, r5
 800a418:	d30a      	bcc.n	800a430 <__exponent+0x5e>
 800a41a:	f10d 0309 	add.w	r3, sp, #9
 800a41e:	1a9b      	subs	r3, r3, r2
 800a420:	42ac      	cmp	r4, r5
 800a422:	bf88      	it	hi
 800a424:	2300      	movhi	r3, #0
 800a426:	3302      	adds	r3, #2
 800a428:	4403      	add	r3, r0
 800a42a:	1a18      	subs	r0, r3, r0
 800a42c:	b003      	add	sp, #12
 800a42e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a430:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a434:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a438:	e7ed      	b.n	800a416 <__exponent+0x44>
 800a43a:	2330      	movs	r3, #48	@ 0x30
 800a43c:	3130      	adds	r1, #48	@ 0x30
 800a43e:	7083      	strb	r3, [r0, #2]
 800a440:	70c1      	strb	r1, [r0, #3]
 800a442:	1d03      	adds	r3, r0, #4
 800a444:	e7f1      	b.n	800a42a <__exponent+0x58>
	...

0800a448 <_printf_float>:
 800a448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a44c:	b08d      	sub	sp, #52	@ 0x34
 800a44e:	460c      	mov	r4, r1
 800a450:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a454:	4616      	mov	r6, r2
 800a456:	461f      	mov	r7, r3
 800a458:	4605      	mov	r5, r0
 800a45a:	f000 fd01 	bl	800ae60 <_localeconv_r>
 800a45e:	6803      	ldr	r3, [r0, #0]
 800a460:	9304      	str	r3, [sp, #16]
 800a462:	4618      	mov	r0, r3
 800a464:	f7f5 ff3c 	bl	80002e0 <strlen>
 800a468:	2300      	movs	r3, #0
 800a46a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a46c:	f8d8 3000 	ldr.w	r3, [r8]
 800a470:	9005      	str	r0, [sp, #20]
 800a472:	3307      	adds	r3, #7
 800a474:	f023 0307 	bic.w	r3, r3, #7
 800a478:	f103 0208 	add.w	r2, r3, #8
 800a47c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a480:	f8d4 b000 	ldr.w	fp, [r4]
 800a484:	f8c8 2000 	str.w	r2, [r8]
 800a488:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a48c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a490:	9307      	str	r3, [sp, #28]
 800a492:	f8cd 8018 	str.w	r8, [sp, #24]
 800a496:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a49a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a49e:	4b9c      	ldr	r3, [pc, #624]	@ (800a710 <_printf_float+0x2c8>)
 800a4a0:	f04f 32ff 	mov.w	r2, #4294967295
 800a4a4:	f7f6 fb7a 	bl	8000b9c <__aeabi_dcmpun>
 800a4a8:	bb70      	cbnz	r0, 800a508 <_printf_float+0xc0>
 800a4aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a4ae:	4b98      	ldr	r3, [pc, #608]	@ (800a710 <_printf_float+0x2c8>)
 800a4b0:	f04f 32ff 	mov.w	r2, #4294967295
 800a4b4:	f7f6 fb54 	bl	8000b60 <__aeabi_dcmple>
 800a4b8:	bb30      	cbnz	r0, 800a508 <_printf_float+0xc0>
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	2300      	movs	r3, #0
 800a4be:	4640      	mov	r0, r8
 800a4c0:	4649      	mov	r1, r9
 800a4c2:	f7f6 fb43 	bl	8000b4c <__aeabi_dcmplt>
 800a4c6:	b110      	cbz	r0, 800a4ce <_printf_float+0x86>
 800a4c8:	232d      	movs	r3, #45	@ 0x2d
 800a4ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a4ce:	4a91      	ldr	r2, [pc, #580]	@ (800a714 <_printf_float+0x2cc>)
 800a4d0:	4b91      	ldr	r3, [pc, #580]	@ (800a718 <_printf_float+0x2d0>)
 800a4d2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a4d6:	bf8c      	ite	hi
 800a4d8:	4690      	movhi	r8, r2
 800a4da:	4698      	movls	r8, r3
 800a4dc:	2303      	movs	r3, #3
 800a4de:	6123      	str	r3, [r4, #16]
 800a4e0:	f02b 0304 	bic.w	r3, fp, #4
 800a4e4:	6023      	str	r3, [r4, #0]
 800a4e6:	f04f 0900 	mov.w	r9, #0
 800a4ea:	9700      	str	r7, [sp, #0]
 800a4ec:	4633      	mov	r3, r6
 800a4ee:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a4f0:	4621      	mov	r1, r4
 800a4f2:	4628      	mov	r0, r5
 800a4f4:	f000 f9d2 	bl	800a89c <_printf_common>
 800a4f8:	3001      	adds	r0, #1
 800a4fa:	f040 808d 	bne.w	800a618 <_printf_float+0x1d0>
 800a4fe:	f04f 30ff 	mov.w	r0, #4294967295
 800a502:	b00d      	add	sp, #52	@ 0x34
 800a504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a508:	4642      	mov	r2, r8
 800a50a:	464b      	mov	r3, r9
 800a50c:	4640      	mov	r0, r8
 800a50e:	4649      	mov	r1, r9
 800a510:	f7f6 fb44 	bl	8000b9c <__aeabi_dcmpun>
 800a514:	b140      	cbz	r0, 800a528 <_printf_float+0xe0>
 800a516:	464b      	mov	r3, r9
 800a518:	2b00      	cmp	r3, #0
 800a51a:	bfbc      	itt	lt
 800a51c:	232d      	movlt	r3, #45	@ 0x2d
 800a51e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a522:	4a7e      	ldr	r2, [pc, #504]	@ (800a71c <_printf_float+0x2d4>)
 800a524:	4b7e      	ldr	r3, [pc, #504]	@ (800a720 <_printf_float+0x2d8>)
 800a526:	e7d4      	b.n	800a4d2 <_printf_float+0x8a>
 800a528:	6863      	ldr	r3, [r4, #4]
 800a52a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a52e:	9206      	str	r2, [sp, #24]
 800a530:	1c5a      	adds	r2, r3, #1
 800a532:	d13b      	bne.n	800a5ac <_printf_float+0x164>
 800a534:	2306      	movs	r3, #6
 800a536:	6063      	str	r3, [r4, #4]
 800a538:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a53c:	2300      	movs	r3, #0
 800a53e:	6022      	str	r2, [r4, #0]
 800a540:	9303      	str	r3, [sp, #12]
 800a542:	ab0a      	add	r3, sp, #40	@ 0x28
 800a544:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a548:	ab09      	add	r3, sp, #36	@ 0x24
 800a54a:	9300      	str	r3, [sp, #0]
 800a54c:	6861      	ldr	r1, [r4, #4]
 800a54e:	ec49 8b10 	vmov	d0, r8, r9
 800a552:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a556:	4628      	mov	r0, r5
 800a558:	f7ff fed6 	bl	800a308 <__cvt>
 800a55c:	9b06      	ldr	r3, [sp, #24]
 800a55e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a560:	2b47      	cmp	r3, #71	@ 0x47
 800a562:	4680      	mov	r8, r0
 800a564:	d129      	bne.n	800a5ba <_printf_float+0x172>
 800a566:	1cc8      	adds	r0, r1, #3
 800a568:	db02      	blt.n	800a570 <_printf_float+0x128>
 800a56a:	6863      	ldr	r3, [r4, #4]
 800a56c:	4299      	cmp	r1, r3
 800a56e:	dd41      	ble.n	800a5f4 <_printf_float+0x1ac>
 800a570:	f1aa 0a02 	sub.w	sl, sl, #2
 800a574:	fa5f fa8a 	uxtb.w	sl, sl
 800a578:	3901      	subs	r1, #1
 800a57a:	4652      	mov	r2, sl
 800a57c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a580:	9109      	str	r1, [sp, #36]	@ 0x24
 800a582:	f7ff ff26 	bl	800a3d2 <__exponent>
 800a586:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a588:	1813      	adds	r3, r2, r0
 800a58a:	2a01      	cmp	r2, #1
 800a58c:	4681      	mov	r9, r0
 800a58e:	6123      	str	r3, [r4, #16]
 800a590:	dc02      	bgt.n	800a598 <_printf_float+0x150>
 800a592:	6822      	ldr	r2, [r4, #0]
 800a594:	07d2      	lsls	r2, r2, #31
 800a596:	d501      	bpl.n	800a59c <_printf_float+0x154>
 800a598:	3301      	adds	r3, #1
 800a59a:	6123      	str	r3, [r4, #16]
 800a59c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d0a2      	beq.n	800a4ea <_printf_float+0xa2>
 800a5a4:	232d      	movs	r3, #45	@ 0x2d
 800a5a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a5aa:	e79e      	b.n	800a4ea <_printf_float+0xa2>
 800a5ac:	9a06      	ldr	r2, [sp, #24]
 800a5ae:	2a47      	cmp	r2, #71	@ 0x47
 800a5b0:	d1c2      	bne.n	800a538 <_printf_float+0xf0>
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d1c0      	bne.n	800a538 <_printf_float+0xf0>
 800a5b6:	2301      	movs	r3, #1
 800a5b8:	e7bd      	b.n	800a536 <_printf_float+0xee>
 800a5ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a5be:	d9db      	bls.n	800a578 <_printf_float+0x130>
 800a5c0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a5c4:	d118      	bne.n	800a5f8 <_printf_float+0x1b0>
 800a5c6:	2900      	cmp	r1, #0
 800a5c8:	6863      	ldr	r3, [r4, #4]
 800a5ca:	dd0b      	ble.n	800a5e4 <_printf_float+0x19c>
 800a5cc:	6121      	str	r1, [r4, #16]
 800a5ce:	b913      	cbnz	r3, 800a5d6 <_printf_float+0x18e>
 800a5d0:	6822      	ldr	r2, [r4, #0]
 800a5d2:	07d0      	lsls	r0, r2, #31
 800a5d4:	d502      	bpl.n	800a5dc <_printf_float+0x194>
 800a5d6:	3301      	adds	r3, #1
 800a5d8:	440b      	add	r3, r1
 800a5da:	6123      	str	r3, [r4, #16]
 800a5dc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a5de:	f04f 0900 	mov.w	r9, #0
 800a5e2:	e7db      	b.n	800a59c <_printf_float+0x154>
 800a5e4:	b913      	cbnz	r3, 800a5ec <_printf_float+0x1a4>
 800a5e6:	6822      	ldr	r2, [r4, #0]
 800a5e8:	07d2      	lsls	r2, r2, #31
 800a5ea:	d501      	bpl.n	800a5f0 <_printf_float+0x1a8>
 800a5ec:	3302      	adds	r3, #2
 800a5ee:	e7f4      	b.n	800a5da <_printf_float+0x192>
 800a5f0:	2301      	movs	r3, #1
 800a5f2:	e7f2      	b.n	800a5da <_printf_float+0x192>
 800a5f4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a5f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a5fa:	4299      	cmp	r1, r3
 800a5fc:	db05      	blt.n	800a60a <_printf_float+0x1c2>
 800a5fe:	6823      	ldr	r3, [r4, #0]
 800a600:	6121      	str	r1, [r4, #16]
 800a602:	07d8      	lsls	r0, r3, #31
 800a604:	d5ea      	bpl.n	800a5dc <_printf_float+0x194>
 800a606:	1c4b      	adds	r3, r1, #1
 800a608:	e7e7      	b.n	800a5da <_printf_float+0x192>
 800a60a:	2900      	cmp	r1, #0
 800a60c:	bfd4      	ite	le
 800a60e:	f1c1 0202 	rsble	r2, r1, #2
 800a612:	2201      	movgt	r2, #1
 800a614:	4413      	add	r3, r2
 800a616:	e7e0      	b.n	800a5da <_printf_float+0x192>
 800a618:	6823      	ldr	r3, [r4, #0]
 800a61a:	055a      	lsls	r2, r3, #21
 800a61c:	d407      	bmi.n	800a62e <_printf_float+0x1e6>
 800a61e:	6923      	ldr	r3, [r4, #16]
 800a620:	4642      	mov	r2, r8
 800a622:	4631      	mov	r1, r6
 800a624:	4628      	mov	r0, r5
 800a626:	47b8      	blx	r7
 800a628:	3001      	adds	r0, #1
 800a62a:	d12b      	bne.n	800a684 <_printf_float+0x23c>
 800a62c:	e767      	b.n	800a4fe <_printf_float+0xb6>
 800a62e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a632:	f240 80dd 	bls.w	800a7f0 <_printf_float+0x3a8>
 800a636:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a63a:	2200      	movs	r2, #0
 800a63c:	2300      	movs	r3, #0
 800a63e:	f7f6 fa7b 	bl	8000b38 <__aeabi_dcmpeq>
 800a642:	2800      	cmp	r0, #0
 800a644:	d033      	beq.n	800a6ae <_printf_float+0x266>
 800a646:	4a37      	ldr	r2, [pc, #220]	@ (800a724 <_printf_float+0x2dc>)
 800a648:	2301      	movs	r3, #1
 800a64a:	4631      	mov	r1, r6
 800a64c:	4628      	mov	r0, r5
 800a64e:	47b8      	blx	r7
 800a650:	3001      	adds	r0, #1
 800a652:	f43f af54 	beq.w	800a4fe <_printf_float+0xb6>
 800a656:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a65a:	4543      	cmp	r3, r8
 800a65c:	db02      	blt.n	800a664 <_printf_float+0x21c>
 800a65e:	6823      	ldr	r3, [r4, #0]
 800a660:	07d8      	lsls	r0, r3, #31
 800a662:	d50f      	bpl.n	800a684 <_printf_float+0x23c>
 800a664:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a668:	4631      	mov	r1, r6
 800a66a:	4628      	mov	r0, r5
 800a66c:	47b8      	blx	r7
 800a66e:	3001      	adds	r0, #1
 800a670:	f43f af45 	beq.w	800a4fe <_printf_float+0xb6>
 800a674:	f04f 0900 	mov.w	r9, #0
 800a678:	f108 38ff 	add.w	r8, r8, #4294967295
 800a67c:	f104 0a1a 	add.w	sl, r4, #26
 800a680:	45c8      	cmp	r8, r9
 800a682:	dc09      	bgt.n	800a698 <_printf_float+0x250>
 800a684:	6823      	ldr	r3, [r4, #0]
 800a686:	079b      	lsls	r3, r3, #30
 800a688:	f100 8103 	bmi.w	800a892 <_printf_float+0x44a>
 800a68c:	68e0      	ldr	r0, [r4, #12]
 800a68e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a690:	4298      	cmp	r0, r3
 800a692:	bfb8      	it	lt
 800a694:	4618      	movlt	r0, r3
 800a696:	e734      	b.n	800a502 <_printf_float+0xba>
 800a698:	2301      	movs	r3, #1
 800a69a:	4652      	mov	r2, sl
 800a69c:	4631      	mov	r1, r6
 800a69e:	4628      	mov	r0, r5
 800a6a0:	47b8      	blx	r7
 800a6a2:	3001      	adds	r0, #1
 800a6a4:	f43f af2b 	beq.w	800a4fe <_printf_float+0xb6>
 800a6a8:	f109 0901 	add.w	r9, r9, #1
 800a6ac:	e7e8      	b.n	800a680 <_printf_float+0x238>
 800a6ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	dc39      	bgt.n	800a728 <_printf_float+0x2e0>
 800a6b4:	4a1b      	ldr	r2, [pc, #108]	@ (800a724 <_printf_float+0x2dc>)
 800a6b6:	2301      	movs	r3, #1
 800a6b8:	4631      	mov	r1, r6
 800a6ba:	4628      	mov	r0, r5
 800a6bc:	47b8      	blx	r7
 800a6be:	3001      	adds	r0, #1
 800a6c0:	f43f af1d 	beq.w	800a4fe <_printf_float+0xb6>
 800a6c4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a6c8:	ea59 0303 	orrs.w	r3, r9, r3
 800a6cc:	d102      	bne.n	800a6d4 <_printf_float+0x28c>
 800a6ce:	6823      	ldr	r3, [r4, #0]
 800a6d0:	07d9      	lsls	r1, r3, #31
 800a6d2:	d5d7      	bpl.n	800a684 <_printf_float+0x23c>
 800a6d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6d8:	4631      	mov	r1, r6
 800a6da:	4628      	mov	r0, r5
 800a6dc:	47b8      	blx	r7
 800a6de:	3001      	adds	r0, #1
 800a6e0:	f43f af0d 	beq.w	800a4fe <_printf_float+0xb6>
 800a6e4:	f04f 0a00 	mov.w	sl, #0
 800a6e8:	f104 0b1a 	add.w	fp, r4, #26
 800a6ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6ee:	425b      	negs	r3, r3
 800a6f0:	4553      	cmp	r3, sl
 800a6f2:	dc01      	bgt.n	800a6f8 <_printf_float+0x2b0>
 800a6f4:	464b      	mov	r3, r9
 800a6f6:	e793      	b.n	800a620 <_printf_float+0x1d8>
 800a6f8:	2301      	movs	r3, #1
 800a6fa:	465a      	mov	r2, fp
 800a6fc:	4631      	mov	r1, r6
 800a6fe:	4628      	mov	r0, r5
 800a700:	47b8      	blx	r7
 800a702:	3001      	adds	r0, #1
 800a704:	f43f aefb 	beq.w	800a4fe <_printf_float+0xb6>
 800a708:	f10a 0a01 	add.w	sl, sl, #1
 800a70c:	e7ee      	b.n	800a6ec <_printf_float+0x2a4>
 800a70e:	bf00      	nop
 800a710:	7fefffff 	.word	0x7fefffff
 800a714:	0800d429 	.word	0x0800d429
 800a718:	0800d425 	.word	0x0800d425
 800a71c:	0800d431 	.word	0x0800d431
 800a720:	0800d42d 	.word	0x0800d42d
 800a724:	0800d435 	.word	0x0800d435
 800a728:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a72a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a72e:	4553      	cmp	r3, sl
 800a730:	bfa8      	it	ge
 800a732:	4653      	movge	r3, sl
 800a734:	2b00      	cmp	r3, #0
 800a736:	4699      	mov	r9, r3
 800a738:	dc36      	bgt.n	800a7a8 <_printf_float+0x360>
 800a73a:	f04f 0b00 	mov.w	fp, #0
 800a73e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a742:	f104 021a 	add.w	r2, r4, #26
 800a746:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a748:	9306      	str	r3, [sp, #24]
 800a74a:	eba3 0309 	sub.w	r3, r3, r9
 800a74e:	455b      	cmp	r3, fp
 800a750:	dc31      	bgt.n	800a7b6 <_printf_float+0x36e>
 800a752:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a754:	459a      	cmp	sl, r3
 800a756:	dc3a      	bgt.n	800a7ce <_printf_float+0x386>
 800a758:	6823      	ldr	r3, [r4, #0]
 800a75a:	07da      	lsls	r2, r3, #31
 800a75c:	d437      	bmi.n	800a7ce <_printf_float+0x386>
 800a75e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a760:	ebaa 0903 	sub.w	r9, sl, r3
 800a764:	9b06      	ldr	r3, [sp, #24]
 800a766:	ebaa 0303 	sub.w	r3, sl, r3
 800a76a:	4599      	cmp	r9, r3
 800a76c:	bfa8      	it	ge
 800a76e:	4699      	movge	r9, r3
 800a770:	f1b9 0f00 	cmp.w	r9, #0
 800a774:	dc33      	bgt.n	800a7de <_printf_float+0x396>
 800a776:	f04f 0800 	mov.w	r8, #0
 800a77a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a77e:	f104 0b1a 	add.w	fp, r4, #26
 800a782:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a784:	ebaa 0303 	sub.w	r3, sl, r3
 800a788:	eba3 0309 	sub.w	r3, r3, r9
 800a78c:	4543      	cmp	r3, r8
 800a78e:	f77f af79 	ble.w	800a684 <_printf_float+0x23c>
 800a792:	2301      	movs	r3, #1
 800a794:	465a      	mov	r2, fp
 800a796:	4631      	mov	r1, r6
 800a798:	4628      	mov	r0, r5
 800a79a:	47b8      	blx	r7
 800a79c:	3001      	adds	r0, #1
 800a79e:	f43f aeae 	beq.w	800a4fe <_printf_float+0xb6>
 800a7a2:	f108 0801 	add.w	r8, r8, #1
 800a7a6:	e7ec      	b.n	800a782 <_printf_float+0x33a>
 800a7a8:	4642      	mov	r2, r8
 800a7aa:	4631      	mov	r1, r6
 800a7ac:	4628      	mov	r0, r5
 800a7ae:	47b8      	blx	r7
 800a7b0:	3001      	adds	r0, #1
 800a7b2:	d1c2      	bne.n	800a73a <_printf_float+0x2f2>
 800a7b4:	e6a3      	b.n	800a4fe <_printf_float+0xb6>
 800a7b6:	2301      	movs	r3, #1
 800a7b8:	4631      	mov	r1, r6
 800a7ba:	4628      	mov	r0, r5
 800a7bc:	9206      	str	r2, [sp, #24]
 800a7be:	47b8      	blx	r7
 800a7c0:	3001      	adds	r0, #1
 800a7c2:	f43f ae9c 	beq.w	800a4fe <_printf_float+0xb6>
 800a7c6:	9a06      	ldr	r2, [sp, #24]
 800a7c8:	f10b 0b01 	add.w	fp, fp, #1
 800a7cc:	e7bb      	b.n	800a746 <_printf_float+0x2fe>
 800a7ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a7d2:	4631      	mov	r1, r6
 800a7d4:	4628      	mov	r0, r5
 800a7d6:	47b8      	blx	r7
 800a7d8:	3001      	adds	r0, #1
 800a7da:	d1c0      	bne.n	800a75e <_printf_float+0x316>
 800a7dc:	e68f      	b.n	800a4fe <_printf_float+0xb6>
 800a7de:	9a06      	ldr	r2, [sp, #24]
 800a7e0:	464b      	mov	r3, r9
 800a7e2:	4442      	add	r2, r8
 800a7e4:	4631      	mov	r1, r6
 800a7e6:	4628      	mov	r0, r5
 800a7e8:	47b8      	blx	r7
 800a7ea:	3001      	adds	r0, #1
 800a7ec:	d1c3      	bne.n	800a776 <_printf_float+0x32e>
 800a7ee:	e686      	b.n	800a4fe <_printf_float+0xb6>
 800a7f0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a7f4:	f1ba 0f01 	cmp.w	sl, #1
 800a7f8:	dc01      	bgt.n	800a7fe <_printf_float+0x3b6>
 800a7fa:	07db      	lsls	r3, r3, #31
 800a7fc:	d536      	bpl.n	800a86c <_printf_float+0x424>
 800a7fe:	2301      	movs	r3, #1
 800a800:	4642      	mov	r2, r8
 800a802:	4631      	mov	r1, r6
 800a804:	4628      	mov	r0, r5
 800a806:	47b8      	blx	r7
 800a808:	3001      	adds	r0, #1
 800a80a:	f43f ae78 	beq.w	800a4fe <_printf_float+0xb6>
 800a80e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a812:	4631      	mov	r1, r6
 800a814:	4628      	mov	r0, r5
 800a816:	47b8      	blx	r7
 800a818:	3001      	adds	r0, #1
 800a81a:	f43f ae70 	beq.w	800a4fe <_printf_float+0xb6>
 800a81e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a822:	2200      	movs	r2, #0
 800a824:	2300      	movs	r3, #0
 800a826:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a82a:	f7f6 f985 	bl	8000b38 <__aeabi_dcmpeq>
 800a82e:	b9c0      	cbnz	r0, 800a862 <_printf_float+0x41a>
 800a830:	4653      	mov	r3, sl
 800a832:	f108 0201 	add.w	r2, r8, #1
 800a836:	4631      	mov	r1, r6
 800a838:	4628      	mov	r0, r5
 800a83a:	47b8      	blx	r7
 800a83c:	3001      	adds	r0, #1
 800a83e:	d10c      	bne.n	800a85a <_printf_float+0x412>
 800a840:	e65d      	b.n	800a4fe <_printf_float+0xb6>
 800a842:	2301      	movs	r3, #1
 800a844:	465a      	mov	r2, fp
 800a846:	4631      	mov	r1, r6
 800a848:	4628      	mov	r0, r5
 800a84a:	47b8      	blx	r7
 800a84c:	3001      	adds	r0, #1
 800a84e:	f43f ae56 	beq.w	800a4fe <_printf_float+0xb6>
 800a852:	f108 0801 	add.w	r8, r8, #1
 800a856:	45d0      	cmp	r8, sl
 800a858:	dbf3      	blt.n	800a842 <_printf_float+0x3fa>
 800a85a:	464b      	mov	r3, r9
 800a85c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a860:	e6df      	b.n	800a622 <_printf_float+0x1da>
 800a862:	f04f 0800 	mov.w	r8, #0
 800a866:	f104 0b1a 	add.w	fp, r4, #26
 800a86a:	e7f4      	b.n	800a856 <_printf_float+0x40e>
 800a86c:	2301      	movs	r3, #1
 800a86e:	4642      	mov	r2, r8
 800a870:	e7e1      	b.n	800a836 <_printf_float+0x3ee>
 800a872:	2301      	movs	r3, #1
 800a874:	464a      	mov	r2, r9
 800a876:	4631      	mov	r1, r6
 800a878:	4628      	mov	r0, r5
 800a87a:	47b8      	blx	r7
 800a87c:	3001      	adds	r0, #1
 800a87e:	f43f ae3e 	beq.w	800a4fe <_printf_float+0xb6>
 800a882:	f108 0801 	add.w	r8, r8, #1
 800a886:	68e3      	ldr	r3, [r4, #12]
 800a888:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a88a:	1a5b      	subs	r3, r3, r1
 800a88c:	4543      	cmp	r3, r8
 800a88e:	dcf0      	bgt.n	800a872 <_printf_float+0x42a>
 800a890:	e6fc      	b.n	800a68c <_printf_float+0x244>
 800a892:	f04f 0800 	mov.w	r8, #0
 800a896:	f104 0919 	add.w	r9, r4, #25
 800a89a:	e7f4      	b.n	800a886 <_printf_float+0x43e>

0800a89c <_printf_common>:
 800a89c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8a0:	4616      	mov	r6, r2
 800a8a2:	4698      	mov	r8, r3
 800a8a4:	688a      	ldr	r2, [r1, #8]
 800a8a6:	690b      	ldr	r3, [r1, #16]
 800a8a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a8ac:	4293      	cmp	r3, r2
 800a8ae:	bfb8      	it	lt
 800a8b0:	4613      	movlt	r3, r2
 800a8b2:	6033      	str	r3, [r6, #0]
 800a8b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a8b8:	4607      	mov	r7, r0
 800a8ba:	460c      	mov	r4, r1
 800a8bc:	b10a      	cbz	r2, 800a8c2 <_printf_common+0x26>
 800a8be:	3301      	adds	r3, #1
 800a8c0:	6033      	str	r3, [r6, #0]
 800a8c2:	6823      	ldr	r3, [r4, #0]
 800a8c4:	0699      	lsls	r1, r3, #26
 800a8c6:	bf42      	ittt	mi
 800a8c8:	6833      	ldrmi	r3, [r6, #0]
 800a8ca:	3302      	addmi	r3, #2
 800a8cc:	6033      	strmi	r3, [r6, #0]
 800a8ce:	6825      	ldr	r5, [r4, #0]
 800a8d0:	f015 0506 	ands.w	r5, r5, #6
 800a8d4:	d106      	bne.n	800a8e4 <_printf_common+0x48>
 800a8d6:	f104 0a19 	add.w	sl, r4, #25
 800a8da:	68e3      	ldr	r3, [r4, #12]
 800a8dc:	6832      	ldr	r2, [r6, #0]
 800a8de:	1a9b      	subs	r3, r3, r2
 800a8e0:	42ab      	cmp	r3, r5
 800a8e2:	dc26      	bgt.n	800a932 <_printf_common+0x96>
 800a8e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a8e8:	6822      	ldr	r2, [r4, #0]
 800a8ea:	3b00      	subs	r3, #0
 800a8ec:	bf18      	it	ne
 800a8ee:	2301      	movne	r3, #1
 800a8f0:	0692      	lsls	r2, r2, #26
 800a8f2:	d42b      	bmi.n	800a94c <_printf_common+0xb0>
 800a8f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a8f8:	4641      	mov	r1, r8
 800a8fa:	4638      	mov	r0, r7
 800a8fc:	47c8      	blx	r9
 800a8fe:	3001      	adds	r0, #1
 800a900:	d01e      	beq.n	800a940 <_printf_common+0xa4>
 800a902:	6823      	ldr	r3, [r4, #0]
 800a904:	6922      	ldr	r2, [r4, #16]
 800a906:	f003 0306 	and.w	r3, r3, #6
 800a90a:	2b04      	cmp	r3, #4
 800a90c:	bf02      	ittt	eq
 800a90e:	68e5      	ldreq	r5, [r4, #12]
 800a910:	6833      	ldreq	r3, [r6, #0]
 800a912:	1aed      	subeq	r5, r5, r3
 800a914:	68a3      	ldr	r3, [r4, #8]
 800a916:	bf0c      	ite	eq
 800a918:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a91c:	2500      	movne	r5, #0
 800a91e:	4293      	cmp	r3, r2
 800a920:	bfc4      	itt	gt
 800a922:	1a9b      	subgt	r3, r3, r2
 800a924:	18ed      	addgt	r5, r5, r3
 800a926:	2600      	movs	r6, #0
 800a928:	341a      	adds	r4, #26
 800a92a:	42b5      	cmp	r5, r6
 800a92c:	d11a      	bne.n	800a964 <_printf_common+0xc8>
 800a92e:	2000      	movs	r0, #0
 800a930:	e008      	b.n	800a944 <_printf_common+0xa8>
 800a932:	2301      	movs	r3, #1
 800a934:	4652      	mov	r2, sl
 800a936:	4641      	mov	r1, r8
 800a938:	4638      	mov	r0, r7
 800a93a:	47c8      	blx	r9
 800a93c:	3001      	adds	r0, #1
 800a93e:	d103      	bne.n	800a948 <_printf_common+0xac>
 800a940:	f04f 30ff 	mov.w	r0, #4294967295
 800a944:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a948:	3501      	adds	r5, #1
 800a94a:	e7c6      	b.n	800a8da <_printf_common+0x3e>
 800a94c:	18e1      	adds	r1, r4, r3
 800a94e:	1c5a      	adds	r2, r3, #1
 800a950:	2030      	movs	r0, #48	@ 0x30
 800a952:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a956:	4422      	add	r2, r4
 800a958:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a95c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a960:	3302      	adds	r3, #2
 800a962:	e7c7      	b.n	800a8f4 <_printf_common+0x58>
 800a964:	2301      	movs	r3, #1
 800a966:	4622      	mov	r2, r4
 800a968:	4641      	mov	r1, r8
 800a96a:	4638      	mov	r0, r7
 800a96c:	47c8      	blx	r9
 800a96e:	3001      	adds	r0, #1
 800a970:	d0e6      	beq.n	800a940 <_printf_common+0xa4>
 800a972:	3601      	adds	r6, #1
 800a974:	e7d9      	b.n	800a92a <_printf_common+0x8e>
	...

0800a978 <_printf_i>:
 800a978:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a97c:	7e0f      	ldrb	r7, [r1, #24]
 800a97e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a980:	2f78      	cmp	r7, #120	@ 0x78
 800a982:	4691      	mov	r9, r2
 800a984:	4680      	mov	r8, r0
 800a986:	460c      	mov	r4, r1
 800a988:	469a      	mov	sl, r3
 800a98a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a98e:	d807      	bhi.n	800a9a0 <_printf_i+0x28>
 800a990:	2f62      	cmp	r7, #98	@ 0x62
 800a992:	d80a      	bhi.n	800a9aa <_printf_i+0x32>
 800a994:	2f00      	cmp	r7, #0
 800a996:	f000 80d1 	beq.w	800ab3c <_printf_i+0x1c4>
 800a99a:	2f58      	cmp	r7, #88	@ 0x58
 800a99c:	f000 80b8 	beq.w	800ab10 <_printf_i+0x198>
 800a9a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a9a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a9a8:	e03a      	b.n	800aa20 <_printf_i+0xa8>
 800a9aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a9ae:	2b15      	cmp	r3, #21
 800a9b0:	d8f6      	bhi.n	800a9a0 <_printf_i+0x28>
 800a9b2:	a101      	add	r1, pc, #4	@ (adr r1, 800a9b8 <_printf_i+0x40>)
 800a9b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a9b8:	0800aa11 	.word	0x0800aa11
 800a9bc:	0800aa25 	.word	0x0800aa25
 800a9c0:	0800a9a1 	.word	0x0800a9a1
 800a9c4:	0800a9a1 	.word	0x0800a9a1
 800a9c8:	0800a9a1 	.word	0x0800a9a1
 800a9cc:	0800a9a1 	.word	0x0800a9a1
 800a9d0:	0800aa25 	.word	0x0800aa25
 800a9d4:	0800a9a1 	.word	0x0800a9a1
 800a9d8:	0800a9a1 	.word	0x0800a9a1
 800a9dc:	0800a9a1 	.word	0x0800a9a1
 800a9e0:	0800a9a1 	.word	0x0800a9a1
 800a9e4:	0800ab23 	.word	0x0800ab23
 800a9e8:	0800aa4f 	.word	0x0800aa4f
 800a9ec:	0800aadd 	.word	0x0800aadd
 800a9f0:	0800a9a1 	.word	0x0800a9a1
 800a9f4:	0800a9a1 	.word	0x0800a9a1
 800a9f8:	0800ab45 	.word	0x0800ab45
 800a9fc:	0800a9a1 	.word	0x0800a9a1
 800aa00:	0800aa4f 	.word	0x0800aa4f
 800aa04:	0800a9a1 	.word	0x0800a9a1
 800aa08:	0800a9a1 	.word	0x0800a9a1
 800aa0c:	0800aae5 	.word	0x0800aae5
 800aa10:	6833      	ldr	r3, [r6, #0]
 800aa12:	1d1a      	adds	r2, r3, #4
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	6032      	str	r2, [r6, #0]
 800aa18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aa1c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800aa20:	2301      	movs	r3, #1
 800aa22:	e09c      	b.n	800ab5e <_printf_i+0x1e6>
 800aa24:	6833      	ldr	r3, [r6, #0]
 800aa26:	6820      	ldr	r0, [r4, #0]
 800aa28:	1d19      	adds	r1, r3, #4
 800aa2a:	6031      	str	r1, [r6, #0]
 800aa2c:	0606      	lsls	r6, r0, #24
 800aa2e:	d501      	bpl.n	800aa34 <_printf_i+0xbc>
 800aa30:	681d      	ldr	r5, [r3, #0]
 800aa32:	e003      	b.n	800aa3c <_printf_i+0xc4>
 800aa34:	0645      	lsls	r5, r0, #25
 800aa36:	d5fb      	bpl.n	800aa30 <_printf_i+0xb8>
 800aa38:	f9b3 5000 	ldrsh.w	r5, [r3]
 800aa3c:	2d00      	cmp	r5, #0
 800aa3e:	da03      	bge.n	800aa48 <_printf_i+0xd0>
 800aa40:	232d      	movs	r3, #45	@ 0x2d
 800aa42:	426d      	negs	r5, r5
 800aa44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa48:	4858      	ldr	r0, [pc, #352]	@ (800abac <_printf_i+0x234>)
 800aa4a:	230a      	movs	r3, #10
 800aa4c:	e011      	b.n	800aa72 <_printf_i+0xfa>
 800aa4e:	6821      	ldr	r1, [r4, #0]
 800aa50:	6833      	ldr	r3, [r6, #0]
 800aa52:	0608      	lsls	r0, r1, #24
 800aa54:	f853 5b04 	ldr.w	r5, [r3], #4
 800aa58:	d402      	bmi.n	800aa60 <_printf_i+0xe8>
 800aa5a:	0649      	lsls	r1, r1, #25
 800aa5c:	bf48      	it	mi
 800aa5e:	b2ad      	uxthmi	r5, r5
 800aa60:	2f6f      	cmp	r7, #111	@ 0x6f
 800aa62:	4852      	ldr	r0, [pc, #328]	@ (800abac <_printf_i+0x234>)
 800aa64:	6033      	str	r3, [r6, #0]
 800aa66:	bf14      	ite	ne
 800aa68:	230a      	movne	r3, #10
 800aa6a:	2308      	moveq	r3, #8
 800aa6c:	2100      	movs	r1, #0
 800aa6e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aa72:	6866      	ldr	r6, [r4, #4]
 800aa74:	60a6      	str	r6, [r4, #8]
 800aa76:	2e00      	cmp	r6, #0
 800aa78:	db05      	blt.n	800aa86 <_printf_i+0x10e>
 800aa7a:	6821      	ldr	r1, [r4, #0]
 800aa7c:	432e      	orrs	r6, r5
 800aa7e:	f021 0104 	bic.w	r1, r1, #4
 800aa82:	6021      	str	r1, [r4, #0]
 800aa84:	d04b      	beq.n	800ab1e <_printf_i+0x1a6>
 800aa86:	4616      	mov	r6, r2
 800aa88:	fbb5 f1f3 	udiv	r1, r5, r3
 800aa8c:	fb03 5711 	mls	r7, r3, r1, r5
 800aa90:	5dc7      	ldrb	r7, [r0, r7]
 800aa92:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aa96:	462f      	mov	r7, r5
 800aa98:	42bb      	cmp	r3, r7
 800aa9a:	460d      	mov	r5, r1
 800aa9c:	d9f4      	bls.n	800aa88 <_printf_i+0x110>
 800aa9e:	2b08      	cmp	r3, #8
 800aaa0:	d10b      	bne.n	800aaba <_printf_i+0x142>
 800aaa2:	6823      	ldr	r3, [r4, #0]
 800aaa4:	07df      	lsls	r7, r3, #31
 800aaa6:	d508      	bpl.n	800aaba <_printf_i+0x142>
 800aaa8:	6923      	ldr	r3, [r4, #16]
 800aaaa:	6861      	ldr	r1, [r4, #4]
 800aaac:	4299      	cmp	r1, r3
 800aaae:	bfde      	ittt	le
 800aab0:	2330      	movle	r3, #48	@ 0x30
 800aab2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aab6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800aaba:	1b92      	subs	r2, r2, r6
 800aabc:	6122      	str	r2, [r4, #16]
 800aabe:	f8cd a000 	str.w	sl, [sp]
 800aac2:	464b      	mov	r3, r9
 800aac4:	aa03      	add	r2, sp, #12
 800aac6:	4621      	mov	r1, r4
 800aac8:	4640      	mov	r0, r8
 800aaca:	f7ff fee7 	bl	800a89c <_printf_common>
 800aace:	3001      	adds	r0, #1
 800aad0:	d14a      	bne.n	800ab68 <_printf_i+0x1f0>
 800aad2:	f04f 30ff 	mov.w	r0, #4294967295
 800aad6:	b004      	add	sp, #16
 800aad8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aadc:	6823      	ldr	r3, [r4, #0]
 800aade:	f043 0320 	orr.w	r3, r3, #32
 800aae2:	6023      	str	r3, [r4, #0]
 800aae4:	4832      	ldr	r0, [pc, #200]	@ (800abb0 <_printf_i+0x238>)
 800aae6:	2778      	movs	r7, #120	@ 0x78
 800aae8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800aaec:	6823      	ldr	r3, [r4, #0]
 800aaee:	6831      	ldr	r1, [r6, #0]
 800aaf0:	061f      	lsls	r7, r3, #24
 800aaf2:	f851 5b04 	ldr.w	r5, [r1], #4
 800aaf6:	d402      	bmi.n	800aafe <_printf_i+0x186>
 800aaf8:	065f      	lsls	r7, r3, #25
 800aafa:	bf48      	it	mi
 800aafc:	b2ad      	uxthmi	r5, r5
 800aafe:	6031      	str	r1, [r6, #0]
 800ab00:	07d9      	lsls	r1, r3, #31
 800ab02:	bf44      	itt	mi
 800ab04:	f043 0320 	orrmi.w	r3, r3, #32
 800ab08:	6023      	strmi	r3, [r4, #0]
 800ab0a:	b11d      	cbz	r5, 800ab14 <_printf_i+0x19c>
 800ab0c:	2310      	movs	r3, #16
 800ab0e:	e7ad      	b.n	800aa6c <_printf_i+0xf4>
 800ab10:	4826      	ldr	r0, [pc, #152]	@ (800abac <_printf_i+0x234>)
 800ab12:	e7e9      	b.n	800aae8 <_printf_i+0x170>
 800ab14:	6823      	ldr	r3, [r4, #0]
 800ab16:	f023 0320 	bic.w	r3, r3, #32
 800ab1a:	6023      	str	r3, [r4, #0]
 800ab1c:	e7f6      	b.n	800ab0c <_printf_i+0x194>
 800ab1e:	4616      	mov	r6, r2
 800ab20:	e7bd      	b.n	800aa9e <_printf_i+0x126>
 800ab22:	6833      	ldr	r3, [r6, #0]
 800ab24:	6825      	ldr	r5, [r4, #0]
 800ab26:	6961      	ldr	r1, [r4, #20]
 800ab28:	1d18      	adds	r0, r3, #4
 800ab2a:	6030      	str	r0, [r6, #0]
 800ab2c:	062e      	lsls	r6, r5, #24
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	d501      	bpl.n	800ab36 <_printf_i+0x1be>
 800ab32:	6019      	str	r1, [r3, #0]
 800ab34:	e002      	b.n	800ab3c <_printf_i+0x1c4>
 800ab36:	0668      	lsls	r0, r5, #25
 800ab38:	d5fb      	bpl.n	800ab32 <_printf_i+0x1ba>
 800ab3a:	8019      	strh	r1, [r3, #0]
 800ab3c:	2300      	movs	r3, #0
 800ab3e:	6123      	str	r3, [r4, #16]
 800ab40:	4616      	mov	r6, r2
 800ab42:	e7bc      	b.n	800aabe <_printf_i+0x146>
 800ab44:	6833      	ldr	r3, [r6, #0]
 800ab46:	1d1a      	adds	r2, r3, #4
 800ab48:	6032      	str	r2, [r6, #0]
 800ab4a:	681e      	ldr	r6, [r3, #0]
 800ab4c:	6862      	ldr	r2, [r4, #4]
 800ab4e:	2100      	movs	r1, #0
 800ab50:	4630      	mov	r0, r6
 800ab52:	f7f5 fb75 	bl	8000240 <memchr>
 800ab56:	b108      	cbz	r0, 800ab5c <_printf_i+0x1e4>
 800ab58:	1b80      	subs	r0, r0, r6
 800ab5a:	6060      	str	r0, [r4, #4]
 800ab5c:	6863      	ldr	r3, [r4, #4]
 800ab5e:	6123      	str	r3, [r4, #16]
 800ab60:	2300      	movs	r3, #0
 800ab62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab66:	e7aa      	b.n	800aabe <_printf_i+0x146>
 800ab68:	6923      	ldr	r3, [r4, #16]
 800ab6a:	4632      	mov	r2, r6
 800ab6c:	4649      	mov	r1, r9
 800ab6e:	4640      	mov	r0, r8
 800ab70:	47d0      	blx	sl
 800ab72:	3001      	adds	r0, #1
 800ab74:	d0ad      	beq.n	800aad2 <_printf_i+0x15a>
 800ab76:	6823      	ldr	r3, [r4, #0]
 800ab78:	079b      	lsls	r3, r3, #30
 800ab7a:	d413      	bmi.n	800aba4 <_printf_i+0x22c>
 800ab7c:	68e0      	ldr	r0, [r4, #12]
 800ab7e:	9b03      	ldr	r3, [sp, #12]
 800ab80:	4298      	cmp	r0, r3
 800ab82:	bfb8      	it	lt
 800ab84:	4618      	movlt	r0, r3
 800ab86:	e7a6      	b.n	800aad6 <_printf_i+0x15e>
 800ab88:	2301      	movs	r3, #1
 800ab8a:	4632      	mov	r2, r6
 800ab8c:	4649      	mov	r1, r9
 800ab8e:	4640      	mov	r0, r8
 800ab90:	47d0      	blx	sl
 800ab92:	3001      	adds	r0, #1
 800ab94:	d09d      	beq.n	800aad2 <_printf_i+0x15a>
 800ab96:	3501      	adds	r5, #1
 800ab98:	68e3      	ldr	r3, [r4, #12]
 800ab9a:	9903      	ldr	r1, [sp, #12]
 800ab9c:	1a5b      	subs	r3, r3, r1
 800ab9e:	42ab      	cmp	r3, r5
 800aba0:	dcf2      	bgt.n	800ab88 <_printf_i+0x210>
 800aba2:	e7eb      	b.n	800ab7c <_printf_i+0x204>
 800aba4:	2500      	movs	r5, #0
 800aba6:	f104 0619 	add.w	r6, r4, #25
 800abaa:	e7f5      	b.n	800ab98 <_printf_i+0x220>
 800abac:	0800d437 	.word	0x0800d437
 800abb0:	0800d448 	.word	0x0800d448

0800abb4 <std>:
 800abb4:	2300      	movs	r3, #0
 800abb6:	b510      	push	{r4, lr}
 800abb8:	4604      	mov	r4, r0
 800abba:	e9c0 3300 	strd	r3, r3, [r0]
 800abbe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800abc2:	6083      	str	r3, [r0, #8]
 800abc4:	8181      	strh	r1, [r0, #12]
 800abc6:	6643      	str	r3, [r0, #100]	@ 0x64
 800abc8:	81c2      	strh	r2, [r0, #14]
 800abca:	6183      	str	r3, [r0, #24]
 800abcc:	4619      	mov	r1, r3
 800abce:	2208      	movs	r2, #8
 800abd0:	305c      	adds	r0, #92	@ 0x5c
 800abd2:	f000 f93c 	bl	800ae4e <memset>
 800abd6:	4b0d      	ldr	r3, [pc, #52]	@ (800ac0c <std+0x58>)
 800abd8:	6263      	str	r3, [r4, #36]	@ 0x24
 800abda:	4b0d      	ldr	r3, [pc, #52]	@ (800ac10 <std+0x5c>)
 800abdc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800abde:	4b0d      	ldr	r3, [pc, #52]	@ (800ac14 <std+0x60>)
 800abe0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800abe2:	4b0d      	ldr	r3, [pc, #52]	@ (800ac18 <std+0x64>)
 800abe4:	6323      	str	r3, [r4, #48]	@ 0x30
 800abe6:	4b0d      	ldr	r3, [pc, #52]	@ (800ac1c <std+0x68>)
 800abe8:	6224      	str	r4, [r4, #32]
 800abea:	429c      	cmp	r4, r3
 800abec:	d006      	beq.n	800abfc <std+0x48>
 800abee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800abf2:	4294      	cmp	r4, r2
 800abf4:	d002      	beq.n	800abfc <std+0x48>
 800abf6:	33d0      	adds	r3, #208	@ 0xd0
 800abf8:	429c      	cmp	r4, r3
 800abfa:	d105      	bne.n	800ac08 <std+0x54>
 800abfc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ac00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac04:	f000 b9a0 	b.w	800af48 <__retarget_lock_init_recursive>
 800ac08:	bd10      	pop	{r4, pc}
 800ac0a:	bf00      	nop
 800ac0c:	0800adc9 	.word	0x0800adc9
 800ac10:	0800adeb 	.word	0x0800adeb
 800ac14:	0800ae23 	.word	0x0800ae23
 800ac18:	0800ae47 	.word	0x0800ae47
 800ac1c:	20000880 	.word	0x20000880

0800ac20 <stdio_exit_handler>:
 800ac20:	4a02      	ldr	r2, [pc, #8]	@ (800ac2c <stdio_exit_handler+0xc>)
 800ac22:	4903      	ldr	r1, [pc, #12]	@ (800ac30 <stdio_exit_handler+0x10>)
 800ac24:	4803      	ldr	r0, [pc, #12]	@ (800ac34 <stdio_exit_handler+0x14>)
 800ac26:	f000 b869 	b.w	800acfc <_fwalk_sglue>
 800ac2a:	bf00      	nop
 800ac2c:	20000010 	.word	0x20000010
 800ac30:	0800cb31 	.word	0x0800cb31
 800ac34:	20000020 	.word	0x20000020

0800ac38 <cleanup_stdio>:
 800ac38:	6841      	ldr	r1, [r0, #4]
 800ac3a:	4b0c      	ldr	r3, [pc, #48]	@ (800ac6c <cleanup_stdio+0x34>)
 800ac3c:	4299      	cmp	r1, r3
 800ac3e:	b510      	push	{r4, lr}
 800ac40:	4604      	mov	r4, r0
 800ac42:	d001      	beq.n	800ac48 <cleanup_stdio+0x10>
 800ac44:	f001 ff74 	bl	800cb30 <_fflush_r>
 800ac48:	68a1      	ldr	r1, [r4, #8]
 800ac4a:	4b09      	ldr	r3, [pc, #36]	@ (800ac70 <cleanup_stdio+0x38>)
 800ac4c:	4299      	cmp	r1, r3
 800ac4e:	d002      	beq.n	800ac56 <cleanup_stdio+0x1e>
 800ac50:	4620      	mov	r0, r4
 800ac52:	f001 ff6d 	bl	800cb30 <_fflush_r>
 800ac56:	68e1      	ldr	r1, [r4, #12]
 800ac58:	4b06      	ldr	r3, [pc, #24]	@ (800ac74 <cleanup_stdio+0x3c>)
 800ac5a:	4299      	cmp	r1, r3
 800ac5c:	d004      	beq.n	800ac68 <cleanup_stdio+0x30>
 800ac5e:	4620      	mov	r0, r4
 800ac60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac64:	f001 bf64 	b.w	800cb30 <_fflush_r>
 800ac68:	bd10      	pop	{r4, pc}
 800ac6a:	bf00      	nop
 800ac6c:	20000880 	.word	0x20000880
 800ac70:	200008e8 	.word	0x200008e8
 800ac74:	20000950 	.word	0x20000950

0800ac78 <global_stdio_init.part.0>:
 800ac78:	b510      	push	{r4, lr}
 800ac7a:	4b0b      	ldr	r3, [pc, #44]	@ (800aca8 <global_stdio_init.part.0+0x30>)
 800ac7c:	4c0b      	ldr	r4, [pc, #44]	@ (800acac <global_stdio_init.part.0+0x34>)
 800ac7e:	4a0c      	ldr	r2, [pc, #48]	@ (800acb0 <global_stdio_init.part.0+0x38>)
 800ac80:	601a      	str	r2, [r3, #0]
 800ac82:	4620      	mov	r0, r4
 800ac84:	2200      	movs	r2, #0
 800ac86:	2104      	movs	r1, #4
 800ac88:	f7ff ff94 	bl	800abb4 <std>
 800ac8c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ac90:	2201      	movs	r2, #1
 800ac92:	2109      	movs	r1, #9
 800ac94:	f7ff ff8e 	bl	800abb4 <std>
 800ac98:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ac9c:	2202      	movs	r2, #2
 800ac9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aca2:	2112      	movs	r1, #18
 800aca4:	f7ff bf86 	b.w	800abb4 <std>
 800aca8:	200009b8 	.word	0x200009b8
 800acac:	20000880 	.word	0x20000880
 800acb0:	0800ac21 	.word	0x0800ac21

0800acb4 <__sfp_lock_acquire>:
 800acb4:	4801      	ldr	r0, [pc, #4]	@ (800acbc <__sfp_lock_acquire+0x8>)
 800acb6:	f000 b948 	b.w	800af4a <__retarget_lock_acquire_recursive>
 800acba:	bf00      	nop
 800acbc:	200009c1 	.word	0x200009c1

0800acc0 <__sfp_lock_release>:
 800acc0:	4801      	ldr	r0, [pc, #4]	@ (800acc8 <__sfp_lock_release+0x8>)
 800acc2:	f000 b943 	b.w	800af4c <__retarget_lock_release_recursive>
 800acc6:	bf00      	nop
 800acc8:	200009c1 	.word	0x200009c1

0800accc <__sinit>:
 800accc:	b510      	push	{r4, lr}
 800acce:	4604      	mov	r4, r0
 800acd0:	f7ff fff0 	bl	800acb4 <__sfp_lock_acquire>
 800acd4:	6a23      	ldr	r3, [r4, #32]
 800acd6:	b11b      	cbz	r3, 800ace0 <__sinit+0x14>
 800acd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acdc:	f7ff bff0 	b.w	800acc0 <__sfp_lock_release>
 800ace0:	4b04      	ldr	r3, [pc, #16]	@ (800acf4 <__sinit+0x28>)
 800ace2:	6223      	str	r3, [r4, #32]
 800ace4:	4b04      	ldr	r3, [pc, #16]	@ (800acf8 <__sinit+0x2c>)
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d1f5      	bne.n	800acd8 <__sinit+0xc>
 800acec:	f7ff ffc4 	bl	800ac78 <global_stdio_init.part.0>
 800acf0:	e7f2      	b.n	800acd8 <__sinit+0xc>
 800acf2:	bf00      	nop
 800acf4:	0800ac39 	.word	0x0800ac39
 800acf8:	200009b8 	.word	0x200009b8

0800acfc <_fwalk_sglue>:
 800acfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad00:	4607      	mov	r7, r0
 800ad02:	4688      	mov	r8, r1
 800ad04:	4614      	mov	r4, r2
 800ad06:	2600      	movs	r6, #0
 800ad08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ad0c:	f1b9 0901 	subs.w	r9, r9, #1
 800ad10:	d505      	bpl.n	800ad1e <_fwalk_sglue+0x22>
 800ad12:	6824      	ldr	r4, [r4, #0]
 800ad14:	2c00      	cmp	r4, #0
 800ad16:	d1f7      	bne.n	800ad08 <_fwalk_sglue+0xc>
 800ad18:	4630      	mov	r0, r6
 800ad1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad1e:	89ab      	ldrh	r3, [r5, #12]
 800ad20:	2b01      	cmp	r3, #1
 800ad22:	d907      	bls.n	800ad34 <_fwalk_sglue+0x38>
 800ad24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad28:	3301      	adds	r3, #1
 800ad2a:	d003      	beq.n	800ad34 <_fwalk_sglue+0x38>
 800ad2c:	4629      	mov	r1, r5
 800ad2e:	4638      	mov	r0, r7
 800ad30:	47c0      	blx	r8
 800ad32:	4306      	orrs	r6, r0
 800ad34:	3568      	adds	r5, #104	@ 0x68
 800ad36:	e7e9      	b.n	800ad0c <_fwalk_sglue+0x10>

0800ad38 <iprintf>:
 800ad38:	b40f      	push	{r0, r1, r2, r3}
 800ad3a:	b507      	push	{r0, r1, r2, lr}
 800ad3c:	4906      	ldr	r1, [pc, #24]	@ (800ad58 <iprintf+0x20>)
 800ad3e:	ab04      	add	r3, sp, #16
 800ad40:	6808      	ldr	r0, [r1, #0]
 800ad42:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad46:	6881      	ldr	r1, [r0, #8]
 800ad48:	9301      	str	r3, [sp, #4]
 800ad4a:	f001 fd55 	bl	800c7f8 <_vfiprintf_r>
 800ad4e:	b003      	add	sp, #12
 800ad50:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad54:	b004      	add	sp, #16
 800ad56:	4770      	bx	lr
 800ad58:	2000001c 	.word	0x2000001c

0800ad5c <sniprintf>:
 800ad5c:	b40c      	push	{r2, r3}
 800ad5e:	b530      	push	{r4, r5, lr}
 800ad60:	4b18      	ldr	r3, [pc, #96]	@ (800adc4 <sniprintf+0x68>)
 800ad62:	1e0c      	subs	r4, r1, #0
 800ad64:	681d      	ldr	r5, [r3, #0]
 800ad66:	b09d      	sub	sp, #116	@ 0x74
 800ad68:	da08      	bge.n	800ad7c <sniprintf+0x20>
 800ad6a:	238b      	movs	r3, #139	@ 0x8b
 800ad6c:	602b      	str	r3, [r5, #0]
 800ad6e:	f04f 30ff 	mov.w	r0, #4294967295
 800ad72:	b01d      	add	sp, #116	@ 0x74
 800ad74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ad78:	b002      	add	sp, #8
 800ad7a:	4770      	bx	lr
 800ad7c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ad80:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ad84:	f04f 0300 	mov.w	r3, #0
 800ad88:	931b      	str	r3, [sp, #108]	@ 0x6c
 800ad8a:	bf14      	ite	ne
 800ad8c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ad90:	4623      	moveq	r3, r4
 800ad92:	9304      	str	r3, [sp, #16]
 800ad94:	9307      	str	r3, [sp, #28]
 800ad96:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ad9a:	9002      	str	r0, [sp, #8]
 800ad9c:	9006      	str	r0, [sp, #24]
 800ad9e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ada2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ada4:	ab21      	add	r3, sp, #132	@ 0x84
 800ada6:	a902      	add	r1, sp, #8
 800ada8:	4628      	mov	r0, r5
 800adaa:	9301      	str	r3, [sp, #4]
 800adac:	f001 fbfe 	bl	800c5ac <_svfiprintf_r>
 800adb0:	1c43      	adds	r3, r0, #1
 800adb2:	bfbc      	itt	lt
 800adb4:	238b      	movlt	r3, #139	@ 0x8b
 800adb6:	602b      	strlt	r3, [r5, #0]
 800adb8:	2c00      	cmp	r4, #0
 800adba:	d0da      	beq.n	800ad72 <sniprintf+0x16>
 800adbc:	9b02      	ldr	r3, [sp, #8]
 800adbe:	2200      	movs	r2, #0
 800adc0:	701a      	strb	r2, [r3, #0]
 800adc2:	e7d6      	b.n	800ad72 <sniprintf+0x16>
 800adc4:	2000001c 	.word	0x2000001c

0800adc8 <__sread>:
 800adc8:	b510      	push	{r4, lr}
 800adca:	460c      	mov	r4, r1
 800adcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800add0:	f000 f86c 	bl	800aeac <_read_r>
 800add4:	2800      	cmp	r0, #0
 800add6:	bfab      	itete	ge
 800add8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800adda:	89a3      	ldrhlt	r3, [r4, #12]
 800addc:	181b      	addge	r3, r3, r0
 800adde:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ade2:	bfac      	ite	ge
 800ade4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ade6:	81a3      	strhlt	r3, [r4, #12]
 800ade8:	bd10      	pop	{r4, pc}

0800adea <__swrite>:
 800adea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adee:	461f      	mov	r7, r3
 800adf0:	898b      	ldrh	r3, [r1, #12]
 800adf2:	05db      	lsls	r3, r3, #23
 800adf4:	4605      	mov	r5, r0
 800adf6:	460c      	mov	r4, r1
 800adf8:	4616      	mov	r6, r2
 800adfa:	d505      	bpl.n	800ae08 <__swrite+0x1e>
 800adfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae00:	2302      	movs	r3, #2
 800ae02:	2200      	movs	r2, #0
 800ae04:	f000 f840 	bl	800ae88 <_lseek_r>
 800ae08:	89a3      	ldrh	r3, [r4, #12]
 800ae0a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae0e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ae12:	81a3      	strh	r3, [r4, #12]
 800ae14:	4632      	mov	r2, r6
 800ae16:	463b      	mov	r3, r7
 800ae18:	4628      	mov	r0, r5
 800ae1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae1e:	f000 b857 	b.w	800aed0 <_write_r>

0800ae22 <__sseek>:
 800ae22:	b510      	push	{r4, lr}
 800ae24:	460c      	mov	r4, r1
 800ae26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae2a:	f000 f82d 	bl	800ae88 <_lseek_r>
 800ae2e:	1c43      	adds	r3, r0, #1
 800ae30:	89a3      	ldrh	r3, [r4, #12]
 800ae32:	bf15      	itete	ne
 800ae34:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ae36:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ae3a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ae3e:	81a3      	strheq	r3, [r4, #12]
 800ae40:	bf18      	it	ne
 800ae42:	81a3      	strhne	r3, [r4, #12]
 800ae44:	bd10      	pop	{r4, pc}

0800ae46 <__sclose>:
 800ae46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae4a:	f000 b80d 	b.w	800ae68 <_close_r>

0800ae4e <memset>:
 800ae4e:	4402      	add	r2, r0
 800ae50:	4603      	mov	r3, r0
 800ae52:	4293      	cmp	r3, r2
 800ae54:	d100      	bne.n	800ae58 <memset+0xa>
 800ae56:	4770      	bx	lr
 800ae58:	f803 1b01 	strb.w	r1, [r3], #1
 800ae5c:	e7f9      	b.n	800ae52 <memset+0x4>
	...

0800ae60 <_localeconv_r>:
 800ae60:	4800      	ldr	r0, [pc, #0]	@ (800ae64 <_localeconv_r+0x4>)
 800ae62:	4770      	bx	lr
 800ae64:	2000015c 	.word	0x2000015c

0800ae68 <_close_r>:
 800ae68:	b538      	push	{r3, r4, r5, lr}
 800ae6a:	4d06      	ldr	r5, [pc, #24]	@ (800ae84 <_close_r+0x1c>)
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	4604      	mov	r4, r0
 800ae70:	4608      	mov	r0, r1
 800ae72:	602b      	str	r3, [r5, #0]
 800ae74:	f7f6 fe56 	bl	8001b24 <_close>
 800ae78:	1c43      	adds	r3, r0, #1
 800ae7a:	d102      	bne.n	800ae82 <_close_r+0x1a>
 800ae7c:	682b      	ldr	r3, [r5, #0]
 800ae7e:	b103      	cbz	r3, 800ae82 <_close_r+0x1a>
 800ae80:	6023      	str	r3, [r4, #0]
 800ae82:	bd38      	pop	{r3, r4, r5, pc}
 800ae84:	200009bc 	.word	0x200009bc

0800ae88 <_lseek_r>:
 800ae88:	b538      	push	{r3, r4, r5, lr}
 800ae8a:	4d07      	ldr	r5, [pc, #28]	@ (800aea8 <_lseek_r+0x20>)
 800ae8c:	4604      	mov	r4, r0
 800ae8e:	4608      	mov	r0, r1
 800ae90:	4611      	mov	r1, r2
 800ae92:	2200      	movs	r2, #0
 800ae94:	602a      	str	r2, [r5, #0]
 800ae96:	461a      	mov	r2, r3
 800ae98:	f7f6 fe6b 	bl	8001b72 <_lseek>
 800ae9c:	1c43      	adds	r3, r0, #1
 800ae9e:	d102      	bne.n	800aea6 <_lseek_r+0x1e>
 800aea0:	682b      	ldr	r3, [r5, #0]
 800aea2:	b103      	cbz	r3, 800aea6 <_lseek_r+0x1e>
 800aea4:	6023      	str	r3, [r4, #0]
 800aea6:	bd38      	pop	{r3, r4, r5, pc}
 800aea8:	200009bc 	.word	0x200009bc

0800aeac <_read_r>:
 800aeac:	b538      	push	{r3, r4, r5, lr}
 800aeae:	4d07      	ldr	r5, [pc, #28]	@ (800aecc <_read_r+0x20>)
 800aeb0:	4604      	mov	r4, r0
 800aeb2:	4608      	mov	r0, r1
 800aeb4:	4611      	mov	r1, r2
 800aeb6:	2200      	movs	r2, #0
 800aeb8:	602a      	str	r2, [r5, #0]
 800aeba:	461a      	mov	r2, r3
 800aebc:	f7f6 fdf9 	bl	8001ab2 <_read>
 800aec0:	1c43      	adds	r3, r0, #1
 800aec2:	d102      	bne.n	800aeca <_read_r+0x1e>
 800aec4:	682b      	ldr	r3, [r5, #0]
 800aec6:	b103      	cbz	r3, 800aeca <_read_r+0x1e>
 800aec8:	6023      	str	r3, [r4, #0]
 800aeca:	bd38      	pop	{r3, r4, r5, pc}
 800aecc:	200009bc 	.word	0x200009bc

0800aed0 <_write_r>:
 800aed0:	b538      	push	{r3, r4, r5, lr}
 800aed2:	4d07      	ldr	r5, [pc, #28]	@ (800aef0 <_write_r+0x20>)
 800aed4:	4604      	mov	r4, r0
 800aed6:	4608      	mov	r0, r1
 800aed8:	4611      	mov	r1, r2
 800aeda:	2200      	movs	r2, #0
 800aedc:	602a      	str	r2, [r5, #0]
 800aede:	461a      	mov	r2, r3
 800aee0:	f7f6 fe04 	bl	8001aec <_write>
 800aee4:	1c43      	adds	r3, r0, #1
 800aee6:	d102      	bne.n	800aeee <_write_r+0x1e>
 800aee8:	682b      	ldr	r3, [r5, #0]
 800aeea:	b103      	cbz	r3, 800aeee <_write_r+0x1e>
 800aeec:	6023      	str	r3, [r4, #0]
 800aeee:	bd38      	pop	{r3, r4, r5, pc}
 800aef0:	200009bc 	.word	0x200009bc

0800aef4 <__errno>:
 800aef4:	4b01      	ldr	r3, [pc, #4]	@ (800aefc <__errno+0x8>)
 800aef6:	6818      	ldr	r0, [r3, #0]
 800aef8:	4770      	bx	lr
 800aefa:	bf00      	nop
 800aefc:	2000001c 	.word	0x2000001c

0800af00 <__libc_init_array>:
 800af00:	b570      	push	{r4, r5, r6, lr}
 800af02:	4d0d      	ldr	r5, [pc, #52]	@ (800af38 <__libc_init_array+0x38>)
 800af04:	4c0d      	ldr	r4, [pc, #52]	@ (800af3c <__libc_init_array+0x3c>)
 800af06:	1b64      	subs	r4, r4, r5
 800af08:	10a4      	asrs	r4, r4, #2
 800af0a:	2600      	movs	r6, #0
 800af0c:	42a6      	cmp	r6, r4
 800af0e:	d109      	bne.n	800af24 <__libc_init_array+0x24>
 800af10:	4d0b      	ldr	r5, [pc, #44]	@ (800af40 <__libc_init_array+0x40>)
 800af12:	4c0c      	ldr	r4, [pc, #48]	@ (800af44 <__libc_init_array+0x44>)
 800af14:	f002 f86a 	bl	800cfec <_init>
 800af18:	1b64      	subs	r4, r4, r5
 800af1a:	10a4      	asrs	r4, r4, #2
 800af1c:	2600      	movs	r6, #0
 800af1e:	42a6      	cmp	r6, r4
 800af20:	d105      	bne.n	800af2e <__libc_init_array+0x2e>
 800af22:	bd70      	pop	{r4, r5, r6, pc}
 800af24:	f855 3b04 	ldr.w	r3, [r5], #4
 800af28:	4798      	blx	r3
 800af2a:	3601      	adds	r6, #1
 800af2c:	e7ee      	b.n	800af0c <__libc_init_array+0xc>
 800af2e:	f855 3b04 	ldr.w	r3, [r5], #4
 800af32:	4798      	blx	r3
 800af34:	3601      	adds	r6, #1
 800af36:	e7f2      	b.n	800af1e <__libc_init_array+0x1e>
 800af38:	0800d6a0 	.word	0x0800d6a0
 800af3c:	0800d6a0 	.word	0x0800d6a0
 800af40:	0800d6a0 	.word	0x0800d6a0
 800af44:	0800d6a4 	.word	0x0800d6a4

0800af48 <__retarget_lock_init_recursive>:
 800af48:	4770      	bx	lr

0800af4a <__retarget_lock_acquire_recursive>:
 800af4a:	4770      	bx	lr

0800af4c <__retarget_lock_release_recursive>:
 800af4c:	4770      	bx	lr

0800af4e <quorem>:
 800af4e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af52:	6903      	ldr	r3, [r0, #16]
 800af54:	690c      	ldr	r4, [r1, #16]
 800af56:	42a3      	cmp	r3, r4
 800af58:	4607      	mov	r7, r0
 800af5a:	db7e      	blt.n	800b05a <quorem+0x10c>
 800af5c:	3c01      	subs	r4, #1
 800af5e:	f101 0814 	add.w	r8, r1, #20
 800af62:	00a3      	lsls	r3, r4, #2
 800af64:	f100 0514 	add.w	r5, r0, #20
 800af68:	9300      	str	r3, [sp, #0]
 800af6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800af6e:	9301      	str	r3, [sp, #4]
 800af70:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800af74:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800af78:	3301      	adds	r3, #1
 800af7a:	429a      	cmp	r2, r3
 800af7c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800af80:	fbb2 f6f3 	udiv	r6, r2, r3
 800af84:	d32e      	bcc.n	800afe4 <quorem+0x96>
 800af86:	f04f 0a00 	mov.w	sl, #0
 800af8a:	46c4      	mov	ip, r8
 800af8c:	46ae      	mov	lr, r5
 800af8e:	46d3      	mov	fp, sl
 800af90:	f85c 3b04 	ldr.w	r3, [ip], #4
 800af94:	b298      	uxth	r0, r3
 800af96:	fb06 a000 	mla	r0, r6, r0, sl
 800af9a:	0c02      	lsrs	r2, r0, #16
 800af9c:	0c1b      	lsrs	r3, r3, #16
 800af9e:	fb06 2303 	mla	r3, r6, r3, r2
 800afa2:	f8de 2000 	ldr.w	r2, [lr]
 800afa6:	b280      	uxth	r0, r0
 800afa8:	b292      	uxth	r2, r2
 800afaa:	1a12      	subs	r2, r2, r0
 800afac:	445a      	add	r2, fp
 800afae:	f8de 0000 	ldr.w	r0, [lr]
 800afb2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800afb6:	b29b      	uxth	r3, r3
 800afb8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800afbc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800afc0:	b292      	uxth	r2, r2
 800afc2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800afc6:	45e1      	cmp	r9, ip
 800afc8:	f84e 2b04 	str.w	r2, [lr], #4
 800afcc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800afd0:	d2de      	bcs.n	800af90 <quorem+0x42>
 800afd2:	9b00      	ldr	r3, [sp, #0]
 800afd4:	58eb      	ldr	r3, [r5, r3]
 800afd6:	b92b      	cbnz	r3, 800afe4 <quorem+0x96>
 800afd8:	9b01      	ldr	r3, [sp, #4]
 800afda:	3b04      	subs	r3, #4
 800afdc:	429d      	cmp	r5, r3
 800afde:	461a      	mov	r2, r3
 800afe0:	d32f      	bcc.n	800b042 <quorem+0xf4>
 800afe2:	613c      	str	r4, [r7, #16]
 800afe4:	4638      	mov	r0, r7
 800afe6:	f001 f97d 	bl	800c2e4 <__mcmp>
 800afea:	2800      	cmp	r0, #0
 800afec:	db25      	blt.n	800b03a <quorem+0xec>
 800afee:	4629      	mov	r1, r5
 800aff0:	2000      	movs	r0, #0
 800aff2:	f858 2b04 	ldr.w	r2, [r8], #4
 800aff6:	f8d1 c000 	ldr.w	ip, [r1]
 800affa:	fa1f fe82 	uxth.w	lr, r2
 800affe:	fa1f f38c 	uxth.w	r3, ip
 800b002:	eba3 030e 	sub.w	r3, r3, lr
 800b006:	4403      	add	r3, r0
 800b008:	0c12      	lsrs	r2, r2, #16
 800b00a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b00e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b012:	b29b      	uxth	r3, r3
 800b014:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b018:	45c1      	cmp	r9, r8
 800b01a:	f841 3b04 	str.w	r3, [r1], #4
 800b01e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b022:	d2e6      	bcs.n	800aff2 <quorem+0xa4>
 800b024:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b028:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b02c:	b922      	cbnz	r2, 800b038 <quorem+0xea>
 800b02e:	3b04      	subs	r3, #4
 800b030:	429d      	cmp	r5, r3
 800b032:	461a      	mov	r2, r3
 800b034:	d30b      	bcc.n	800b04e <quorem+0x100>
 800b036:	613c      	str	r4, [r7, #16]
 800b038:	3601      	adds	r6, #1
 800b03a:	4630      	mov	r0, r6
 800b03c:	b003      	add	sp, #12
 800b03e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b042:	6812      	ldr	r2, [r2, #0]
 800b044:	3b04      	subs	r3, #4
 800b046:	2a00      	cmp	r2, #0
 800b048:	d1cb      	bne.n	800afe2 <quorem+0x94>
 800b04a:	3c01      	subs	r4, #1
 800b04c:	e7c6      	b.n	800afdc <quorem+0x8e>
 800b04e:	6812      	ldr	r2, [r2, #0]
 800b050:	3b04      	subs	r3, #4
 800b052:	2a00      	cmp	r2, #0
 800b054:	d1ef      	bne.n	800b036 <quorem+0xe8>
 800b056:	3c01      	subs	r4, #1
 800b058:	e7ea      	b.n	800b030 <quorem+0xe2>
 800b05a:	2000      	movs	r0, #0
 800b05c:	e7ee      	b.n	800b03c <quorem+0xee>
	...

0800b060 <_dtoa_r>:
 800b060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b064:	69c7      	ldr	r7, [r0, #28]
 800b066:	b097      	sub	sp, #92	@ 0x5c
 800b068:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b06c:	ec55 4b10 	vmov	r4, r5, d0
 800b070:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b072:	9107      	str	r1, [sp, #28]
 800b074:	4681      	mov	r9, r0
 800b076:	920c      	str	r2, [sp, #48]	@ 0x30
 800b078:	9311      	str	r3, [sp, #68]	@ 0x44
 800b07a:	b97f      	cbnz	r7, 800b09c <_dtoa_r+0x3c>
 800b07c:	2010      	movs	r0, #16
 800b07e:	f000 fe09 	bl	800bc94 <malloc>
 800b082:	4602      	mov	r2, r0
 800b084:	f8c9 001c 	str.w	r0, [r9, #28]
 800b088:	b920      	cbnz	r0, 800b094 <_dtoa_r+0x34>
 800b08a:	4ba9      	ldr	r3, [pc, #676]	@ (800b330 <_dtoa_r+0x2d0>)
 800b08c:	21ef      	movs	r1, #239	@ 0xef
 800b08e:	48a9      	ldr	r0, [pc, #676]	@ (800b334 <_dtoa_r+0x2d4>)
 800b090:	f001 fe42 	bl	800cd18 <__assert_func>
 800b094:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b098:	6007      	str	r7, [r0, #0]
 800b09a:	60c7      	str	r7, [r0, #12]
 800b09c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b0a0:	6819      	ldr	r1, [r3, #0]
 800b0a2:	b159      	cbz	r1, 800b0bc <_dtoa_r+0x5c>
 800b0a4:	685a      	ldr	r2, [r3, #4]
 800b0a6:	604a      	str	r2, [r1, #4]
 800b0a8:	2301      	movs	r3, #1
 800b0aa:	4093      	lsls	r3, r2
 800b0ac:	608b      	str	r3, [r1, #8]
 800b0ae:	4648      	mov	r0, r9
 800b0b0:	f000 fee6 	bl	800be80 <_Bfree>
 800b0b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b0b8:	2200      	movs	r2, #0
 800b0ba:	601a      	str	r2, [r3, #0]
 800b0bc:	1e2b      	subs	r3, r5, #0
 800b0be:	bfb9      	ittee	lt
 800b0c0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b0c4:	9305      	strlt	r3, [sp, #20]
 800b0c6:	2300      	movge	r3, #0
 800b0c8:	6033      	strge	r3, [r6, #0]
 800b0ca:	9f05      	ldr	r7, [sp, #20]
 800b0cc:	4b9a      	ldr	r3, [pc, #616]	@ (800b338 <_dtoa_r+0x2d8>)
 800b0ce:	bfbc      	itt	lt
 800b0d0:	2201      	movlt	r2, #1
 800b0d2:	6032      	strlt	r2, [r6, #0]
 800b0d4:	43bb      	bics	r3, r7
 800b0d6:	d112      	bne.n	800b0fe <_dtoa_r+0x9e>
 800b0d8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b0da:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b0de:	6013      	str	r3, [r2, #0]
 800b0e0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b0e4:	4323      	orrs	r3, r4
 800b0e6:	f000 855a 	beq.w	800bb9e <_dtoa_r+0xb3e>
 800b0ea:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b0ec:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b34c <_dtoa_r+0x2ec>
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	f000 855c 	beq.w	800bbae <_dtoa_r+0xb4e>
 800b0f6:	f10a 0303 	add.w	r3, sl, #3
 800b0fa:	f000 bd56 	b.w	800bbaa <_dtoa_r+0xb4a>
 800b0fe:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b102:	2200      	movs	r2, #0
 800b104:	ec51 0b17 	vmov	r0, r1, d7
 800b108:	2300      	movs	r3, #0
 800b10a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b10e:	f7f5 fd13 	bl	8000b38 <__aeabi_dcmpeq>
 800b112:	4680      	mov	r8, r0
 800b114:	b158      	cbz	r0, 800b12e <_dtoa_r+0xce>
 800b116:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b118:	2301      	movs	r3, #1
 800b11a:	6013      	str	r3, [r2, #0]
 800b11c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b11e:	b113      	cbz	r3, 800b126 <_dtoa_r+0xc6>
 800b120:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b122:	4b86      	ldr	r3, [pc, #536]	@ (800b33c <_dtoa_r+0x2dc>)
 800b124:	6013      	str	r3, [r2, #0]
 800b126:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b350 <_dtoa_r+0x2f0>
 800b12a:	f000 bd40 	b.w	800bbae <_dtoa_r+0xb4e>
 800b12e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b132:	aa14      	add	r2, sp, #80	@ 0x50
 800b134:	a915      	add	r1, sp, #84	@ 0x54
 800b136:	4648      	mov	r0, r9
 800b138:	f001 f984 	bl	800c444 <__d2b>
 800b13c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b140:	9002      	str	r0, [sp, #8]
 800b142:	2e00      	cmp	r6, #0
 800b144:	d078      	beq.n	800b238 <_dtoa_r+0x1d8>
 800b146:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b148:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b14c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b150:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b154:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b158:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b15c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b160:	4619      	mov	r1, r3
 800b162:	2200      	movs	r2, #0
 800b164:	4b76      	ldr	r3, [pc, #472]	@ (800b340 <_dtoa_r+0x2e0>)
 800b166:	f7f5 f8c7 	bl	80002f8 <__aeabi_dsub>
 800b16a:	a36b      	add	r3, pc, #428	@ (adr r3, 800b318 <_dtoa_r+0x2b8>)
 800b16c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b170:	f7f5 fa7a 	bl	8000668 <__aeabi_dmul>
 800b174:	a36a      	add	r3, pc, #424	@ (adr r3, 800b320 <_dtoa_r+0x2c0>)
 800b176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b17a:	f7f5 f8bf 	bl	80002fc <__adddf3>
 800b17e:	4604      	mov	r4, r0
 800b180:	4630      	mov	r0, r6
 800b182:	460d      	mov	r5, r1
 800b184:	f7f5 fa06 	bl	8000594 <__aeabi_i2d>
 800b188:	a367      	add	r3, pc, #412	@ (adr r3, 800b328 <_dtoa_r+0x2c8>)
 800b18a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b18e:	f7f5 fa6b 	bl	8000668 <__aeabi_dmul>
 800b192:	4602      	mov	r2, r0
 800b194:	460b      	mov	r3, r1
 800b196:	4620      	mov	r0, r4
 800b198:	4629      	mov	r1, r5
 800b19a:	f7f5 f8af 	bl	80002fc <__adddf3>
 800b19e:	4604      	mov	r4, r0
 800b1a0:	460d      	mov	r5, r1
 800b1a2:	f7f5 fd11 	bl	8000bc8 <__aeabi_d2iz>
 800b1a6:	2200      	movs	r2, #0
 800b1a8:	4607      	mov	r7, r0
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	4620      	mov	r0, r4
 800b1ae:	4629      	mov	r1, r5
 800b1b0:	f7f5 fccc 	bl	8000b4c <__aeabi_dcmplt>
 800b1b4:	b140      	cbz	r0, 800b1c8 <_dtoa_r+0x168>
 800b1b6:	4638      	mov	r0, r7
 800b1b8:	f7f5 f9ec 	bl	8000594 <__aeabi_i2d>
 800b1bc:	4622      	mov	r2, r4
 800b1be:	462b      	mov	r3, r5
 800b1c0:	f7f5 fcba 	bl	8000b38 <__aeabi_dcmpeq>
 800b1c4:	b900      	cbnz	r0, 800b1c8 <_dtoa_r+0x168>
 800b1c6:	3f01      	subs	r7, #1
 800b1c8:	2f16      	cmp	r7, #22
 800b1ca:	d852      	bhi.n	800b272 <_dtoa_r+0x212>
 800b1cc:	4b5d      	ldr	r3, [pc, #372]	@ (800b344 <_dtoa_r+0x2e4>)
 800b1ce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b1d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b1da:	f7f5 fcb7 	bl	8000b4c <__aeabi_dcmplt>
 800b1de:	2800      	cmp	r0, #0
 800b1e0:	d049      	beq.n	800b276 <_dtoa_r+0x216>
 800b1e2:	3f01      	subs	r7, #1
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	9310      	str	r3, [sp, #64]	@ 0x40
 800b1e8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b1ea:	1b9b      	subs	r3, r3, r6
 800b1ec:	1e5a      	subs	r2, r3, #1
 800b1ee:	bf45      	ittet	mi
 800b1f0:	f1c3 0301 	rsbmi	r3, r3, #1
 800b1f4:	9300      	strmi	r3, [sp, #0]
 800b1f6:	2300      	movpl	r3, #0
 800b1f8:	2300      	movmi	r3, #0
 800b1fa:	9206      	str	r2, [sp, #24]
 800b1fc:	bf54      	ite	pl
 800b1fe:	9300      	strpl	r3, [sp, #0]
 800b200:	9306      	strmi	r3, [sp, #24]
 800b202:	2f00      	cmp	r7, #0
 800b204:	db39      	blt.n	800b27a <_dtoa_r+0x21a>
 800b206:	9b06      	ldr	r3, [sp, #24]
 800b208:	970d      	str	r7, [sp, #52]	@ 0x34
 800b20a:	443b      	add	r3, r7
 800b20c:	9306      	str	r3, [sp, #24]
 800b20e:	2300      	movs	r3, #0
 800b210:	9308      	str	r3, [sp, #32]
 800b212:	9b07      	ldr	r3, [sp, #28]
 800b214:	2b09      	cmp	r3, #9
 800b216:	d863      	bhi.n	800b2e0 <_dtoa_r+0x280>
 800b218:	2b05      	cmp	r3, #5
 800b21a:	bfc4      	itt	gt
 800b21c:	3b04      	subgt	r3, #4
 800b21e:	9307      	strgt	r3, [sp, #28]
 800b220:	9b07      	ldr	r3, [sp, #28]
 800b222:	f1a3 0302 	sub.w	r3, r3, #2
 800b226:	bfcc      	ite	gt
 800b228:	2400      	movgt	r4, #0
 800b22a:	2401      	movle	r4, #1
 800b22c:	2b03      	cmp	r3, #3
 800b22e:	d863      	bhi.n	800b2f8 <_dtoa_r+0x298>
 800b230:	e8df f003 	tbb	[pc, r3]
 800b234:	2b375452 	.word	0x2b375452
 800b238:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b23c:	441e      	add	r6, r3
 800b23e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b242:	2b20      	cmp	r3, #32
 800b244:	bfc1      	itttt	gt
 800b246:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b24a:	409f      	lslgt	r7, r3
 800b24c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b250:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b254:	bfd6      	itet	le
 800b256:	f1c3 0320 	rsble	r3, r3, #32
 800b25a:	ea47 0003 	orrgt.w	r0, r7, r3
 800b25e:	fa04 f003 	lslle.w	r0, r4, r3
 800b262:	f7f5 f987 	bl	8000574 <__aeabi_ui2d>
 800b266:	2201      	movs	r2, #1
 800b268:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b26c:	3e01      	subs	r6, #1
 800b26e:	9212      	str	r2, [sp, #72]	@ 0x48
 800b270:	e776      	b.n	800b160 <_dtoa_r+0x100>
 800b272:	2301      	movs	r3, #1
 800b274:	e7b7      	b.n	800b1e6 <_dtoa_r+0x186>
 800b276:	9010      	str	r0, [sp, #64]	@ 0x40
 800b278:	e7b6      	b.n	800b1e8 <_dtoa_r+0x188>
 800b27a:	9b00      	ldr	r3, [sp, #0]
 800b27c:	1bdb      	subs	r3, r3, r7
 800b27e:	9300      	str	r3, [sp, #0]
 800b280:	427b      	negs	r3, r7
 800b282:	9308      	str	r3, [sp, #32]
 800b284:	2300      	movs	r3, #0
 800b286:	930d      	str	r3, [sp, #52]	@ 0x34
 800b288:	e7c3      	b.n	800b212 <_dtoa_r+0x1b2>
 800b28a:	2301      	movs	r3, #1
 800b28c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b28e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b290:	eb07 0b03 	add.w	fp, r7, r3
 800b294:	f10b 0301 	add.w	r3, fp, #1
 800b298:	2b01      	cmp	r3, #1
 800b29a:	9303      	str	r3, [sp, #12]
 800b29c:	bfb8      	it	lt
 800b29e:	2301      	movlt	r3, #1
 800b2a0:	e006      	b.n	800b2b0 <_dtoa_r+0x250>
 800b2a2:	2301      	movs	r3, #1
 800b2a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	dd28      	ble.n	800b2fe <_dtoa_r+0x29e>
 800b2ac:	469b      	mov	fp, r3
 800b2ae:	9303      	str	r3, [sp, #12]
 800b2b0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b2b4:	2100      	movs	r1, #0
 800b2b6:	2204      	movs	r2, #4
 800b2b8:	f102 0514 	add.w	r5, r2, #20
 800b2bc:	429d      	cmp	r5, r3
 800b2be:	d926      	bls.n	800b30e <_dtoa_r+0x2ae>
 800b2c0:	6041      	str	r1, [r0, #4]
 800b2c2:	4648      	mov	r0, r9
 800b2c4:	f000 fd9c 	bl	800be00 <_Balloc>
 800b2c8:	4682      	mov	sl, r0
 800b2ca:	2800      	cmp	r0, #0
 800b2cc:	d142      	bne.n	800b354 <_dtoa_r+0x2f4>
 800b2ce:	4b1e      	ldr	r3, [pc, #120]	@ (800b348 <_dtoa_r+0x2e8>)
 800b2d0:	4602      	mov	r2, r0
 800b2d2:	f240 11af 	movw	r1, #431	@ 0x1af
 800b2d6:	e6da      	b.n	800b08e <_dtoa_r+0x2e>
 800b2d8:	2300      	movs	r3, #0
 800b2da:	e7e3      	b.n	800b2a4 <_dtoa_r+0x244>
 800b2dc:	2300      	movs	r3, #0
 800b2de:	e7d5      	b.n	800b28c <_dtoa_r+0x22c>
 800b2e0:	2401      	movs	r4, #1
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	9307      	str	r3, [sp, #28]
 800b2e6:	9409      	str	r4, [sp, #36]	@ 0x24
 800b2e8:	f04f 3bff 	mov.w	fp, #4294967295
 800b2ec:	2200      	movs	r2, #0
 800b2ee:	f8cd b00c 	str.w	fp, [sp, #12]
 800b2f2:	2312      	movs	r3, #18
 800b2f4:	920c      	str	r2, [sp, #48]	@ 0x30
 800b2f6:	e7db      	b.n	800b2b0 <_dtoa_r+0x250>
 800b2f8:	2301      	movs	r3, #1
 800b2fa:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2fc:	e7f4      	b.n	800b2e8 <_dtoa_r+0x288>
 800b2fe:	f04f 0b01 	mov.w	fp, #1
 800b302:	f8cd b00c 	str.w	fp, [sp, #12]
 800b306:	465b      	mov	r3, fp
 800b308:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b30c:	e7d0      	b.n	800b2b0 <_dtoa_r+0x250>
 800b30e:	3101      	adds	r1, #1
 800b310:	0052      	lsls	r2, r2, #1
 800b312:	e7d1      	b.n	800b2b8 <_dtoa_r+0x258>
 800b314:	f3af 8000 	nop.w
 800b318:	636f4361 	.word	0x636f4361
 800b31c:	3fd287a7 	.word	0x3fd287a7
 800b320:	8b60c8b3 	.word	0x8b60c8b3
 800b324:	3fc68a28 	.word	0x3fc68a28
 800b328:	509f79fb 	.word	0x509f79fb
 800b32c:	3fd34413 	.word	0x3fd34413
 800b330:	0800d466 	.word	0x0800d466
 800b334:	0800d47d 	.word	0x0800d47d
 800b338:	7ff00000 	.word	0x7ff00000
 800b33c:	0800d436 	.word	0x0800d436
 800b340:	3ff80000 	.word	0x3ff80000
 800b344:	0800d5d0 	.word	0x0800d5d0
 800b348:	0800d4d5 	.word	0x0800d4d5
 800b34c:	0800d462 	.word	0x0800d462
 800b350:	0800d435 	.word	0x0800d435
 800b354:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b358:	6018      	str	r0, [r3, #0]
 800b35a:	9b03      	ldr	r3, [sp, #12]
 800b35c:	2b0e      	cmp	r3, #14
 800b35e:	f200 80a1 	bhi.w	800b4a4 <_dtoa_r+0x444>
 800b362:	2c00      	cmp	r4, #0
 800b364:	f000 809e 	beq.w	800b4a4 <_dtoa_r+0x444>
 800b368:	2f00      	cmp	r7, #0
 800b36a:	dd33      	ble.n	800b3d4 <_dtoa_r+0x374>
 800b36c:	4b9c      	ldr	r3, [pc, #624]	@ (800b5e0 <_dtoa_r+0x580>)
 800b36e:	f007 020f 	and.w	r2, r7, #15
 800b372:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b376:	ed93 7b00 	vldr	d7, [r3]
 800b37a:	05f8      	lsls	r0, r7, #23
 800b37c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b380:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b384:	d516      	bpl.n	800b3b4 <_dtoa_r+0x354>
 800b386:	4b97      	ldr	r3, [pc, #604]	@ (800b5e4 <_dtoa_r+0x584>)
 800b388:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b38c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b390:	f7f5 fa94 	bl	80008bc <__aeabi_ddiv>
 800b394:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b398:	f004 040f 	and.w	r4, r4, #15
 800b39c:	2603      	movs	r6, #3
 800b39e:	4d91      	ldr	r5, [pc, #580]	@ (800b5e4 <_dtoa_r+0x584>)
 800b3a0:	b954      	cbnz	r4, 800b3b8 <_dtoa_r+0x358>
 800b3a2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b3a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b3aa:	f7f5 fa87 	bl	80008bc <__aeabi_ddiv>
 800b3ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b3b2:	e028      	b.n	800b406 <_dtoa_r+0x3a6>
 800b3b4:	2602      	movs	r6, #2
 800b3b6:	e7f2      	b.n	800b39e <_dtoa_r+0x33e>
 800b3b8:	07e1      	lsls	r1, r4, #31
 800b3ba:	d508      	bpl.n	800b3ce <_dtoa_r+0x36e>
 800b3bc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b3c0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b3c4:	f7f5 f950 	bl	8000668 <__aeabi_dmul>
 800b3c8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b3cc:	3601      	adds	r6, #1
 800b3ce:	1064      	asrs	r4, r4, #1
 800b3d0:	3508      	adds	r5, #8
 800b3d2:	e7e5      	b.n	800b3a0 <_dtoa_r+0x340>
 800b3d4:	f000 80af 	beq.w	800b536 <_dtoa_r+0x4d6>
 800b3d8:	427c      	negs	r4, r7
 800b3da:	4b81      	ldr	r3, [pc, #516]	@ (800b5e0 <_dtoa_r+0x580>)
 800b3dc:	4d81      	ldr	r5, [pc, #516]	@ (800b5e4 <_dtoa_r+0x584>)
 800b3de:	f004 020f 	and.w	r2, r4, #15
 800b3e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b3e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b3ee:	f7f5 f93b 	bl	8000668 <__aeabi_dmul>
 800b3f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b3f6:	1124      	asrs	r4, r4, #4
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	2602      	movs	r6, #2
 800b3fc:	2c00      	cmp	r4, #0
 800b3fe:	f040 808f 	bne.w	800b520 <_dtoa_r+0x4c0>
 800b402:	2b00      	cmp	r3, #0
 800b404:	d1d3      	bne.n	800b3ae <_dtoa_r+0x34e>
 800b406:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b408:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	f000 8094 	beq.w	800b53a <_dtoa_r+0x4da>
 800b412:	4b75      	ldr	r3, [pc, #468]	@ (800b5e8 <_dtoa_r+0x588>)
 800b414:	2200      	movs	r2, #0
 800b416:	4620      	mov	r0, r4
 800b418:	4629      	mov	r1, r5
 800b41a:	f7f5 fb97 	bl	8000b4c <__aeabi_dcmplt>
 800b41e:	2800      	cmp	r0, #0
 800b420:	f000 808b 	beq.w	800b53a <_dtoa_r+0x4da>
 800b424:	9b03      	ldr	r3, [sp, #12]
 800b426:	2b00      	cmp	r3, #0
 800b428:	f000 8087 	beq.w	800b53a <_dtoa_r+0x4da>
 800b42c:	f1bb 0f00 	cmp.w	fp, #0
 800b430:	dd34      	ble.n	800b49c <_dtoa_r+0x43c>
 800b432:	4620      	mov	r0, r4
 800b434:	4b6d      	ldr	r3, [pc, #436]	@ (800b5ec <_dtoa_r+0x58c>)
 800b436:	2200      	movs	r2, #0
 800b438:	4629      	mov	r1, r5
 800b43a:	f7f5 f915 	bl	8000668 <__aeabi_dmul>
 800b43e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b442:	f107 38ff 	add.w	r8, r7, #4294967295
 800b446:	3601      	adds	r6, #1
 800b448:	465c      	mov	r4, fp
 800b44a:	4630      	mov	r0, r6
 800b44c:	f7f5 f8a2 	bl	8000594 <__aeabi_i2d>
 800b450:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b454:	f7f5 f908 	bl	8000668 <__aeabi_dmul>
 800b458:	4b65      	ldr	r3, [pc, #404]	@ (800b5f0 <_dtoa_r+0x590>)
 800b45a:	2200      	movs	r2, #0
 800b45c:	f7f4 ff4e 	bl	80002fc <__adddf3>
 800b460:	4605      	mov	r5, r0
 800b462:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b466:	2c00      	cmp	r4, #0
 800b468:	d16a      	bne.n	800b540 <_dtoa_r+0x4e0>
 800b46a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b46e:	4b61      	ldr	r3, [pc, #388]	@ (800b5f4 <_dtoa_r+0x594>)
 800b470:	2200      	movs	r2, #0
 800b472:	f7f4 ff41 	bl	80002f8 <__aeabi_dsub>
 800b476:	4602      	mov	r2, r0
 800b478:	460b      	mov	r3, r1
 800b47a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b47e:	462a      	mov	r2, r5
 800b480:	4633      	mov	r3, r6
 800b482:	f7f5 fb81 	bl	8000b88 <__aeabi_dcmpgt>
 800b486:	2800      	cmp	r0, #0
 800b488:	f040 8298 	bne.w	800b9bc <_dtoa_r+0x95c>
 800b48c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b490:	462a      	mov	r2, r5
 800b492:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b496:	f7f5 fb59 	bl	8000b4c <__aeabi_dcmplt>
 800b49a:	bb38      	cbnz	r0, 800b4ec <_dtoa_r+0x48c>
 800b49c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b4a0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b4a4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	f2c0 8157 	blt.w	800b75a <_dtoa_r+0x6fa>
 800b4ac:	2f0e      	cmp	r7, #14
 800b4ae:	f300 8154 	bgt.w	800b75a <_dtoa_r+0x6fa>
 800b4b2:	4b4b      	ldr	r3, [pc, #300]	@ (800b5e0 <_dtoa_r+0x580>)
 800b4b4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b4b8:	ed93 7b00 	vldr	d7, [r3]
 800b4bc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	ed8d 7b00 	vstr	d7, [sp]
 800b4c4:	f280 80e5 	bge.w	800b692 <_dtoa_r+0x632>
 800b4c8:	9b03      	ldr	r3, [sp, #12]
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	f300 80e1 	bgt.w	800b692 <_dtoa_r+0x632>
 800b4d0:	d10c      	bne.n	800b4ec <_dtoa_r+0x48c>
 800b4d2:	4b48      	ldr	r3, [pc, #288]	@ (800b5f4 <_dtoa_r+0x594>)
 800b4d4:	2200      	movs	r2, #0
 800b4d6:	ec51 0b17 	vmov	r0, r1, d7
 800b4da:	f7f5 f8c5 	bl	8000668 <__aeabi_dmul>
 800b4de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b4e2:	f7f5 fb47 	bl	8000b74 <__aeabi_dcmpge>
 800b4e6:	2800      	cmp	r0, #0
 800b4e8:	f000 8266 	beq.w	800b9b8 <_dtoa_r+0x958>
 800b4ec:	2400      	movs	r4, #0
 800b4ee:	4625      	mov	r5, r4
 800b4f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b4f2:	4656      	mov	r6, sl
 800b4f4:	ea6f 0803 	mvn.w	r8, r3
 800b4f8:	2700      	movs	r7, #0
 800b4fa:	4621      	mov	r1, r4
 800b4fc:	4648      	mov	r0, r9
 800b4fe:	f000 fcbf 	bl	800be80 <_Bfree>
 800b502:	2d00      	cmp	r5, #0
 800b504:	f000 80bd 	beq.w	800b682 <_dtoa_r+0x622>
 800b508:	b12f      	cbz	r7, 800b516 <_dtoa_r+0x4b6>
 800b50a:	42af      	cmp	r7, r5
 800b50c:	d003      	beq.n	800b516 <_dtoa_r+0x4b6>
 800b50e:	4639      	mov	r1, r7
 800b510:	4648      	mov	r0, r9
 800b512:	f000 fcb5 	bl	800be80 <_Bfree>
 800b516:	4629      	mov	r1, r5
 800b518:	4648      	mov	r0, r9
 800b51a:	f000 fcb1 	bl	800be80 <_Bfree>
 800b51e:	e0b0      	b.n	800b682 <_dtoa_r+0x622>
 800b520:	07e2      	lsls	r2, r4, #31
 800b522:	d505      	bpl.n	800b530 <_dtoa_r+0x4d0>
 800b524:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b528:	f7f5 f89e 	bl	8000668 <__aeabi_dmul>
 800b52c:	3601      	adds	r6, #1
 800b52e:	2301      	movs	r3, #1
 800b530:	1064      	asrs	r4, r4, #1
 800b532:	3508      	adds	r5, #8
 800b534:	e762      	b.n	800b3fc <_dtoa_r+0x39c>
 800b536:	2602      	movs	r6, #2
 800b538:	e765      	b.n	800b406 <_dtoa_r+0x3a6>
 800b53a:	9c03      	ldr	r4, [sp, #12]
 800b53c:	46b8      	mov	r8, r7
 800b53e:	e784      	b.n	800b44a <_dtoa_r+0x3ea>
 800b540:	4b27      	ldr	r3, [pc, #156]	@ (800b5e0 <_dtoa_r+0x580>)
 800b542:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b544:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b548:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b54c:	4454      	add	r4, sl
 800b54e:	2900      	cmp	r1, #0
 800b550:	d054      	beq.n	800b5fc <_dtoa_r+0x59c>
 800b552:	4929      	ldr	r1, [pc, #164]	@ (800b5f8 <_dtoa_r+0x598>)
 800b554:	2000      	movs	r0, #0
 800b556:	f7f5 f9b1 	bl	80008bc <__aeabi_ddiv>
 800b55a:	4633      	mov	r3, r6
 800b55c:	462a      	mov	r2, r5
 800b55e:	f7f4 fecb 	bl	80002f8 <__aeabi_dsub>
 800b562:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b566:	4656      	mov	r6, sl
 800b568:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b56c:	f7f5 fb2c 	bl	8000bc8 <__aeabi_d2iz>
 800b570:	4605      	mov	r5, r0
 800b572:	f7f5 f80f 	bl	8000594 <__aeabi_i2d>
 800b576:	4602      	mov	r2, r0
 800b578:	460b      	mov	r3, r1
 800b57a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b57e:	f7f4 febb 	bl	80002f8 <__aeabi_dsub>
 800b582:	3530      	adds	r5, #48	@ 0x30
 800b584:	4602      	mov	r2, r0
 800b586:	460b      	mov	r3, r1
 800b588:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b58c:	f806 5b01 	strb.w	r5, [r6], #1
 800b590:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b594:	f7f5 fada 	bl	8000b4c <__aeabi_dcmplt>
 800b598:	2800      	cmp	r0, #0
 800b59a:	d172      	bne.n	800b682 <_dtoa_r+0x622>
 800b59c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b5a0:	4911      	ldr	r1, [pc, #68]	@ (800b5e8 <_dtoa_r+0x588>)
 800b5a2:	2000      	movs	r0, #0
 800b5a4:	f7f4 fea8 	bl	80002f8 <__aeabi_dsub>
 800b5a8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b5ac:	f7f5 face 	bl	8000b4c <__aeabi_dcmplt>
 800b5b0:	2800      	cmp	r0, #0
 800b5b2:	f040 80b4 	bne.w	800b71e <_dtoa_r+0x6be>
 800b5b6:	42a6      	cmp	r6, r4
 800b5b8:	f43f af70 	beq.w	800b49c <_dtoa_r+0x43c>
 800b5bc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b5c0:	4b0a      	ldr	r3, [pc, #40]	@ (800b5ec <_dtoa_r+0x58c>)
 800b5c2:	2200      	movs	r2, #0
 800b5c4:	f7f5 f850 	bl	8000668 <__aeabi_dmul>
 800b5c8:	4b08      	ldr	r3, [pc, #32]	@ (800b5ec <_dtoa_r+0x58c>)
 800b5ca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b5ce:	2200      	movs	r2, #0
 800b5d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5d4:	f7f5 f848 	bl	8000668 <__aeabi_dmul>
 800b5d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b5dc:	e7c4      	b.n	800b568 <_dtoa_r+0x508>
 800b5de:	bf00      	nop
 800b5e0:	0800d5d0 	.word	0x0800d5d0
 800b5e4:	0800d5a8 	.word	0x0800d5a8
 800b5e8:	3ff00000 	.word	0x3ff00000
 800b5ec:	40240000 	.word	0x40240000
 800b5f0:	401c0000 	.word	0x401c0000
 800b5f4:	40140000 	.word	0x40140000
 800b5f8:	3fe00000 	.word	0x3fe00000
 800b5fc:	4631      	mov	r1, r6
 800b5fe:	4628      	mov	r0, r5
 800b600:	f7f5 f832 	bl	8000668 <__aeabi_dmul>
 800b604:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b608:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b60a:	4656      	mov	r6, sl
 800b60c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b610:	f7f5 fada 	bl	8000bc8 <__aeabi_d2iz>
 800b614:	4605      	mov	r5, r0
 800b616:	f7f4 ffbd 	bl	8000594 <__aeabi_i2d>
 800b61a:	4602      	mov	r2, r0
 800b61c:	460b      	mov	r3, r1
 800b61e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b622:	f7f4 fe69 	bl	80002f8 <__aeabi_dsub>
 800b626:	3530      	adds	r5, #48	@ 0x30
 800b628:	f806 5b01 	strb.w	r5, [r6], #1
 800b62c:	4602      	mov	r2, r0
 800b62e:	460b      	mov	r3, r1
 800b630:	42a6      	cmp	r6, r4
 800b632:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b636:	f04f 0200 	mov.w	r2, #0
 800b63a:	d124      	bne.n	800b686 <_dtoa_r+0x626>
 800b63c:	4baf      	ldr	r3, [pc, #700]	@ (800b8fc <_dtoa_r+0x89c>)
 800b63e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b642:	f7f4 fe5b 	bl	80002fc <__adddf3>
 800b646:	4602      	mov	r2, r0
 800b648:	460b      	mov	r3, r1
 800b64a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b64e:	f7f5 fa9b 	bl	8000b88 <__aeabi_dcmpgt>
 800b652:	2800      	cmp	r0, #0
 800b654:	d163      	bne.n	800b71e <_dtoa_r+0x6be>
 800b656:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b65a:	49a8      	ldr	r1, [pc, #672]	@ (800b8fc <_dtoa_r+0x89c>)
 800b65c:	2000      	movs	r0, #0
 800b65e:	f7f4 fe4b 	bl	80002f8 <__aeabi_dsub>
 800b662:	4602      	mov	r2, r0
 800b664:	460b      	mov	r3, r1
 800b666:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b66a:	f7f5 fa6f 	bl	8000b4c <__aeabi_dcmplt>
 800b66e:	2800      	cmp	r0, #0
 800b670:	f43f af14 	beq.w	800b49c <_dtoa_r+0x43c>
 800b674:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b676:	1e73      	subs	r3, r6, #1
 800b678:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b67a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b67e:	2b30      	cmp	r3, #48	@ 0x30
 800b680:	d0f8      	beq.n	800b674 <_dtoa_r+0x614>
 800b682:	4647      	mov	r7, r8
 800b684:	e03b      	b.n	800b6fe <_dtoa_r+0x69e>
 800b686:	4b9e      	ldr	r3, [pc, #632]	@ (800b900 <_dtoa_r+0x8a0>)
 800b688:	f7f4 ffee 	bl	8000668 <__aeabi_dmul>
 800b68c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b690:	e7bc      	b.n	800b60c <_dtoa_r+0x5ac>
 800b692:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b696:	4656      	mov	r6, sl
 800b698:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b69c:	4620      	mov	r0, r4
 800b69e:	4629      	mov	r1, r5
 800b6a0:	f7f5 f90c 	bl	80008bc <__aeabi_ddiv>
 800b6a4:	f7f5 fa90 	bl	8000bc8 <__aeabi_d2iz>
 800b6a8:	4680      	mov	r8, r0
 800b6aa:	f7f4 ff73 	bl	8000594 <__aeabi_i2d>
 800b6ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b6b2:	f7f4 ffd9 	bl	8000668 <__aeabi_dmul>
 800b6b6:	4602      	mov	r2, r0
 800b6b8:	460b      	mov	r3, r1
 800b6ba:	4620      	mov	r0, r4
 800b6bc:	4629      	mov	r1, r5
 800b6be:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b6c2:	f7f4 fe19 	bl	80002f8 <__aeabi_dsub>
 800b6c6:	f806 4b01 	strb.w	r4, [r6], #1
 800b6ca:	9d03      	ldr	r5, [sp, #12]
 800b6cc:	eba6 040a 	sub.w	r4, r6, sl
 800b6d0:	42a5      	cmp	r5, r4
 800b6d2:	4602      	mov	r2, r0
 800b6d4:	460b      	mov	r3, r1
 800b6d6:	d133      	bne.n	800b740 <_dtoa_r+0x6e0>
 800b6d8:	f7f4 fe10 	bl	80002fc <__adddf3>
 800b6dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b6e0:	4604      	mov	r4, r0
 800b6e2:	460d      	mov	r5, r1
 800b6e4:	f7f5 fa50 	bl	8000b88 <__aeabi_dcmpgt>
 800b6e8:	b9c0      	cbnz	r0, 800b71c <_dtoa_r+0x6bc>
 800b6ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b6ee:	4620      	mov	r0, r4
 800b6f0:	4629      	mov	r1, r5
 800b6f2:	f7f5 fa21 	bl	8000b38 <__aeabi_dcmpeq>
 800b6f6:	b110      	cbz	r0, 800b6fe <_dtoa_r+0x69e>
 800b6f8:	f018 0f01 	tst.w	r8, #1
 800b6fc:	d10e      	bne.n	800b71c <_dtoa_r+0x6bc>
 800b6fe:	9902      	ldr	r1, [sp, #8]
 800b700:	4648      	mov	r0, r9
 800b702:	f000 fbbd 	bl	800be80 <_Bfree>
 800b706:	2300      	movs	r3, #0
 800b708:	7033      	strb	r3, [r6, #0]
 800b70a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b70c:	3701      	adds	r7, #1
 800b70e:	601f      	str	r7, [r3, #0]
 800b710:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b712:	2b00      	cmp	r3, #0
 800b714:	f000 824b 	beq.w	800bbae <_dtoa_r+0xb4e>
 800b718:	601e      	str	r6, [r3, #0]
 800b71a:	e248      	b.n	800bbae <_dtoa_r+0xb4e>
 800b71c:	46b8      	mov	r8, r7
 800b71e:	4633      	mov	r3, r6
 800b720:	461e      	mov	r6, r3
 800b722:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b726:	2a39      	cmp	r2, #57	@ 0x39
 800b728:	d106      	bne.n	800b738 <_dtoa_r+0x6d8>
 800b72a:	459a      	cmp	sl, r3
 800b72c:	d1f8      	bne.n	800b720 <_dtoa_r+0x6c0>
 800b72e:	2230      	movs	r2, #48	@ 0x30
 800b730:	f108 0801 	add.w	r8, r8, #1
 800b734:	f88a 2000 	strb.w	r2, [sl]
 800b738:	781a      	ldrb	r2, [r3, #0]
 800b73a:	3201      	adds	r2, #1
 800b73c:	701a      	strb	r2, [r3, #0]
 800b73e:	e7a0      	b.n	800b682 <_dtoa_r+0x622>
 800b740:	4b6f      	ldr	r3, [pc, #444]	@ (800b900 <_dtoa_r+0x8a0>)
 800b742:	2200      	movs	r2, #0
 800b744:	f7f4 ff90 	bl	8000668 <__aeabi_dmul>
 800b748:	2200      	movs	r2, #0
 800b74a:	2300      	movs	r3, #0
 800b74c:	4604      	mov	r4, r0
 800b74e:	460d      	mov	r5, r1
 800b750:	f7f5 f9f2 	bl	8000b38 <__aeabi_dcmpeq>
 800b754:	2800      	cmp	r0, #0
 800b756:	d09f      	beq.n	800b698 <_dtoa_r+0x638>
 800b758:	e7d1      	b.n	800b6fe <_dtoa_r+0x69e>
 800b75a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b75c:	2a00      	cmp	r2, #0
 800b75e:	f000 80ea 	beq.w	800b936 <_dtoa_r+0x8d6>
 800b762:	9a07      	ldr	r2, [sp, #28]
 800b764:	2a01      	cmp	r2, #1
 800b766:	f300 80cd 	bgt.w	800b904 <_dtoa_r+0x8a4>
 800b76a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b76c:	2a00      	cmp	r2, #0
 800b76e:	f000 80c1 	beq.w	800b8f4 <_dtoa_r+0x894>
 800b772:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b776:	9c08      	ldr	r4, [sp, #32]
 800b778:	9e00      	ldr	r6, [sp, #0]
 800b77a:	9a00      	ldr	r2, [sp, #0]
 800b77c:	441a      	add	r2, r3
 800b77e:	9200      	str	r2, [sp, #0]
 800b780:	9a06      	ldr	r2, [sp, #24]
 800b782:	2101      	movs	r1, #1
 800b784:	441a      	add	r2, r3
 800b786:	4648      	mov	r0, r9
 800b788:	9206      	str	r2, [sp, #24]
 800b78a:	f000 fc2d 	bl	800bfe8 <__i2b>
 800b78e:	4605      	mov	r5, r0
 800b790:	b166      	cbz	r6, 800b7ac <_dtoa_r+0x74c>
 800b792:	9b06      	ldr	r3, [sp, #24]
 800b794:	2b00      	cmp	r3, #0
 800b796:	dd09      	ble.n	800b7ac <_dtoa_r+0x74c>
 800b798:	42b3      	cmp	r3, r6
 800b79a:	9a00      	ldr	r2, [sp, #0]
 800b79c:	bfa8      	it	ge
 800b79e:	4633      	movge	r3, r6
 800b7a0:	1ad2      	subs	r2, r2, r3
 800b7a2:	9200      	str	r2, [sp, #0]
 800b7a4:	9a06      	ldr	r2, [sp, #24]
 800b7a6:	1af6      	subs	r6, r6, r3
 800b7a8:	1ad3      	subs	r3, r2, r3
 800b7aa:	9306      	str	r3, [sp, #24]
 800b7ac:	9b08      	ldr	r3, [sp, #32]
 800b7ae:	b30b      	cbz	r3, 800b7f4 <_dtoa_r+0x794>
 800b7b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	f000 80c6 	beq.w	800b944 <_dtoa_r+0x8e4>
 800b7b8:	2c00      	cmp	r4, #0
 800b7ba:	f000 80c0 	beq.w	800b93e <_dtoa_r+0x8de>
 800b7be:	4629      	mov	r1, r5
 800b7c0:	4622      	mov	r2, r4
 800b7c2:	4648      	mov	r0, r9
 800b7c4:	f000 fcc8 	bl	800c158 <__pow5mult>
 800b7c8:	9a02      	ldr	r2, [sp, #8]
 800b7ca:	4601      	mov	r1, r0
 800b7cc:	4605      	mov	r5, r0
 800b7ce:	4648      	mov	r0, r9
 800b7d0:	f000 fc20 	bl	800c014 <__multiply>
 800b7d4:	9902      	ldr	r1, [sp, #8]
 800b7d6:	4680      	mov	r8, r0
 800b7d8:	4648      	mov	r0, r9
 800b7da:	f000 fb51 	bl	800be80 <_Bfree>
 800b7de:	9b08      	ldr	r3, [sp, #32]
 800b7e0:	1b1b      	subs	r3, r3, r4
 800b7e2:	9308      	str	r3, [sp, #32]
 800b7e4:	f000 80b1 	beq.w	800b94a <_dtoa_r+0x8ea>
 800b7e8:	9a08      	ldr	r2, [sp, #32]
 800b7ea:	4641      	mov	r1, r8
 800b7ec:	4648      	mov	r0, r9
 800b7ee:	f000 fcb3 	bl	800c158 <__pow5mult>
 800b7f2:	9002      	str	r0, [sp, #8]
 800b7f4:	2101      	movs	r1, #1
 800b7f6:	4648      	mov	r0, r9
 800b7f8:	f000 fbf6 	bl	800bfe8 <__i2b>
 800b7fc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b7fe:	4604      	mov	r4, r0
 800b800:	2b00      	cmp	r3, #0
 800b802:	f000 81d8 	beq.w	800bbb6 <_dtoa_r+0xb56>
 800b806:	461a      	mov	r2, r3
 800b808:	4601      	mov	r1, r0
 800b80a:	4648      	mov	r0, r9
 800b80c:	f000 fca4 	bl	800c158 <__pow5mult>
 800b810:	9b07      	ldr	r3, [sp, #28]
 800b812:	2b01      	cmp	r3, #1
 800b814:	4604      	mov	r4, r0
 800b816:	f300 809f 	bgt.w	800b958 <_dtoa_r+0x8f8>
 800b81a:	9b04      	ldr	r3, [sp, #16]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	f040 8097 	bne.w	800b950 <_dtoa_r+0x8f0>
 800b822:	9b05      	ldr	r3, [sp, #20]
 800b824:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b828:	2b00      	cmp	r3, #0
 800b82a:	f040 8093 	bne.w	800b954 <_dtoa_r+0x8f4>
 800b82e:	9b05      	ldr	r3, [sp, #20]
 800b830:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b834:	0d1b      	lsrs	r3, r3, #20
 800b836:	051b      	lsls	r3, r3, #20
 800b838:	b133      	cbz	r3, 800b848 <_dtoa_r+0x7e8>
 800b83a:	9b00      	ldr	r3, [sp, #0]
 800b83c:	3301      	adds	r3, #1
 800b83e:	9300      	str	r3, [sp, #0]
 800b840:	9b06      	ldr	r3, [sp, #24]
 800b842:	3301      	adds	r3, #1
 800b844:	9306      	str	r3, [sp, #24]
 800b846:	2301      	movs	r3, #1
 800b848:	9308      	str	r3, [sp, #32]
 800b84a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	f000 81b8 	beq.w	800bbc2 <_dtoa_r+0xb62>
 800b852:	6923      	ldr	r3, [r4, #16]
 800b854:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b858:	6918      	ldr	r0, [r3, #16]
 800b85a:	f000 fb79 	bl	800bf50 <__hi0bits>
 800b85e:	f1c0 0020 	rsb	r0, r0, #32
 800b862:	9b06      	ldr	r3, [sp, #24]
 800b864:	4418      	add	r0, r3
 800b866:	f010 001f 	ands.w	r0, r0, #31
 800b86a:	f000 8082 	beq.w	800b972 <_dtoa_r+0x912>
 800b86e:	f1c0 0320 	rsb	r3, r0, #32
 800b872:	2b04      	cmp	r3, #4
 800b874:	dd73      	ble.n	800b95e <_dtoa_r+0x8fe>
 800b876:	9b00      	ldr	r3, [sp, #0]
 800b878:	f1c0 001c 	rsb	r0, r0, #28
 800b87c:	4403      	add	r3, r0
 800b87e:	9300      	str	r3, [sp, #0]
 800b880:	9b06      	ldr	r3, [sp, #24]
 800b882:	4403      	add	r3, r0
 800b884:	4406      	add	r6, r0
 800b886:	9306      	str	r3, [sp, #24]
 800b888:	9b00      	ldr	r3, [sp, #0]
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	dd05      	ble.n	800b89a <_dtoa_r+0x83a>
 800b88e:	9902      	ldr	r1, [sp, #8]
 800b890:	461a      	mov	r2, r3
 800b892:	4648      	mov	r0, r9
 800b894:	f000 fcba 	bl	800c20c <__lshift>
 800b898:	9002      	str	r0, [sp, #8]
 800b89a:	9b06      	ldr	r3, [sp, #24]
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	dd05      	ble.n	800b8ac <_dtoa_r+0x84c>
 800b8a0:	4621      	mov	r1, r4
 800b8a2:	461a      	mov	r2, r3
 800b8a4:	4648      	mov	r0, r9
 800b8a6:	f000 fcb1 	bl	800c20c <__lshift>
 800b8aa:	4604      	mov	r4, r0
 800b8ac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d061      	beq.n	800b976 <_dtoa_r+0x916>
 800b8b2:	9802      	ldr	r0, [sp, #8]
 800b8b4:	4621      	mov	r1, r4
 800b8b6:	f000 fd15 	bl	800c2e4 <__mcmp>
 800b8ba:	2800      	cmp	r0, #0
 800b8bc:	da5b      	bge.n	800b976 <_dtoa_r+0x916>
 800b8be:	2300      	movs	r3, #0
 800b8c0:	9902      	ldr	r1, [sp, #8]
 800b8c2:	220a      	movs	r2, #10
 800b8c4:	4648      	mov	r0, r9
 800b8c6:	f000 fafd 	bl	800bec4 <__multadd>
 800b8ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8cc:	9002      	str	r0, [sp, #8]
 800b8ce:	f107 38ff 	add.w	r8, r7, #4294967295
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	f000 8177 	beq.w	800bbc6 <_dtoa_r+0xb66>
 800b8d8:	4629      	mov	r1, r5
 800b8da:	2300      	movs	r3, #0
 800b8dc:	220a      	movs	r2, #10
 800b8de:	4648      	mov	r0, r9
 800b8e0:	f000 faf0 	bl	800bec4 <__multadd>
 800b8e4:	f1bb 0f00 	cmp.w	fp, #0
 800b8e8:	4605      	mov	r5, r0
 800b8ea:	dc6f      	bgt.n	800b9cc <_dtoa_r+0x96c>
 800b8ec:	9b07      	ldr	r3, [sp, #28]
 800b8ee:	2b02      	cmp	r3, #2
 800b8f0:	dc49      	bgt.n	800b986 <_dtoa_r+0x926>
 800b8f2:	e06b      	b.n	800b9cc <_dtoa_r+0x96c>
 800b8f4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b8f6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b8fa:	e73c      	b.n	800b776 <_dtoa_r+0x716>
 800b8fc:	3fe00000 	.word	0x3fe00000
 800b900:	40240000 	.word	0x40240000
 800b904:	9b03      	ldr	r3, [sp, #12]
 800b906:	1e5c      	subs	r4, r3, #1
 800b908:	9b08      	ldr	r3, [sp, #32]
 800b90a:	42a3      	cmp	r3, r4
 800b90c:	db09      	blt.n	800b922 <_dtoa_r+0x8c2>
 800b90e:	1b1c      	subs	r4, r3, r4
 800b910:	9b03      	ldr	r3, [sp, #12]
 800b912:	2b00      	cmp	r3, #0
 800b914:	f6bf af30 	bge.w	800b778 <_dtoa_r+0x718>
 800b918:	9b00      	ldr	r3, [sp, #0]
 800b91a:	9a03      	ldr	r2, [sp, #12]
 800b91c:	1a9e      	subs	r6, r3, r2
 800b91e:	2300      	movs	r3, #0
 800b920:	e72b      	b.n	800b77a <_dtoa_r+0x71a>
 800b922:	9b08      	ldr	r3, [sp, #32]
 800b924:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b926:	9408      	str	r4, [sp, #32]
 800b928:	1ae3      	subs	r3, r4, r3
 800b92a:	441a      	add	r2, r3
 800b92c:	9e00      	ldr	r6, [sp, #0]
 800b92e:	9b03      	ldr	r3, [sp, #12]
 800b930:	920d      	str	r2, [sp, #52]	@ 0x34
 800b932:	2400      	movs	r4, #0
 800b934:	e721      	b.n	800b77a <_dtoa_r+0x71a>
 800b936:	9c08      	ldr	r4, [sp, #32]
 800b938:	9e00      	ldr	r6, [sp, #0]
 800b93a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b93c:	e728      	b.n	800b790 <_dtoa_r+0x730>
 800b93e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b942:	e751      	b.n	800b7e8 <_dtoa_r+0x788>
 800b944:	9a08      	ldr	r2, [sp, #32]
 800b946:	9902      	ldr	r1, [sp, #8]
 800b948:	e750      	b.n	800b7ec <_dtoa_r+0x78c>
 800b94a:	f8cd 8008 	str.w	r8, [sp, #8]
 800b94e:	e751      	b.n	800b7f4 <_dtoa_r+0x794>
 800b950:	2300      	movs	r3, #0
 800b952:	e779      	b.n	800b848 <_dtoa_r+0x7e8>
 800b954:	9b04      	ldr	r3, [sp, #16]
 800b956:	e777      	b.n	800b848 <_dtoa_r+0x7e8>
 800b958:	2300      	movs	r3, #0
 800b95a:	9308      	str	r3, [sp, #32]
 800b95c:	e779      	b.n	800b852 <_dtoa_r+0x7f2>
 800b95e:	d093      	beq.n	800b888 <_dtoa_r+0x828>
 800b960:	9a00      	ldr	r2, [sp, #0]
 800b962:	331c      	adds	r3, #28
 800b964:	441a      	add	r2, r3
 800b966:	9200      	str	r2, [sp, #0]
 800b968:	9a06      	ldr	r2, [sp, #24]
 800b96a:	441a      	add	r2, r3
 800b96c:	441e      	add	r6, r3
 800b96e:	9206      	str	r2, [sp, #24]
 800b970:	e78a      	b.n	800b888 <_dtoa_r+0x828>
 800b972:	4603      	mov	r3, r0
 800b974:	e7f4      	b.n	800b960 <_dtoa_r+0x900>
 800b976:	9b03      	ldr	r3, [sp, #12]
 800b978:	2b00      	cmp	r3, #0
 800b97a:	46b8      	mov	r8, r7
 800b97c:	dc20      	bgt.n	800b9c0 <_dtoa_r+0x960>
 800b97e:	469b      	mov	fp, r3
 800b980:	9b07      	ldr	r3, [sp, #28]
 800b982:	2b02      	cmp	r3, #2
 800b984:	dd1e      	ble.n	800b9c4 <_dtoa_r+0x964>
 800b986:	f1bb 0f00 	cmp.w	fp, #0
 800b98a:	f47f adb1 	bne.w	800b4f0 <_dtoa_r+0x490>
 800b98e:	4621      	mov	r1, r4
 800b990:	465b      	mov	r3, fp
 800b992:	2205      	movs	r2, #5
 800b994:	4648      	mov	r0, r9
 800b996:	f000 fa95 	bl	800bec4 <__multadd>
 800b99a:	4601      	mov	r1, r0
 800b99c:	4604      	mov	r4, r0
 800b99e:	9802      	ldr	r0, [sp, #8]
 800b9a0:	f000 fca0 	bl	800c2e4 <__mcmp>
 800b9a4:	2800      	cmp	r0, #0
 800b9a6:	f77f ada3 	ble.w	800b4f0 <_dtoa_r+0x490>
 800b9aa:	4656      	mov	r6, sl
 800b9ac:	2331      	movs	r3, #49	@ 0x31
 800b9ae:	f806 3b01 	strb.w	r3, [r6], #1
 800b9b2:	f108 0801 	add.w	r8, r8, #1
 800b9b6:	e59f      	b.n	800b4f8 <_dtoa_r+0x498>
 800b9b8:	9c03      	ldr	r4, [sp, #12]
 800b9ba:	46b8      	mov	r8, r7
 800b9bc:	4625      	mov	r5, r4
 800b9be:	e7f4      	b.n	800b9aa <_dtoa_r+0x94a>
 800b9c0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b9c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	f000 8101 	beq.w	800bbce <_dtoa_r+0xb6e>
 800b9cc:	2e00      	cmp	r6, #0
 800b9ce:	dd05      	ble.n	800b9dc <_dtoa_r+0x97c>
 800b9d0:	4629      	mov	r1, r5
 800b9d2:	4632      	mov	r2, r6
 800b9d4:	4648      	mov	r0, r9
 800b9d6:	f000 fc19 	bl	800c20c <__lshift>
 800b9da:	4605      	mov	r5, r0
 800b9dc:	9b08      	ldr	r3, [sp, #32]
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d05c      	beq.n	800ba9c <_dtoa_r+0xa3c>
 800b9e2:	6869      	ldr	r1, [r5, #4]
 800b9e4:	4648      	mov	r0, r9
 800b9e6:	f000 fa0b 	bl	800be00 <_Balloc>
 800b9ea:	4606      	mov	r6, r0
 800b9ec:	b928      	cbnz	r0, 800b9fa <_dtoa_r+0x99a>
 800b9ee:	4b82      	ldr	r3, [pc, #520]	@ (800bbf8 <_dtoa_r+0xb98>)
 800b9f0:	4602      	mov	r2, r0
 800b9f2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b9f6:	f7ff bb4a 	b.w	800b08e <_dtoa_r+0x2e>
 800b9fa:	692a      	ldr	r2, [r5, #16]
 800b9fc:	3202      	adds	r2, #2
 800b9fe:	0092      	lsls	r2, r2, #2
 800ba00:	f105 010c 	add.w	r1, r5, #12
 800ba04:	300c      	adds	r0, #12
 800ba06:	f001 f979 	bl	800ccfc <memcpy>
 800ba0a:	2201      	movs	r2, #1
 800ba0c:	4631      	mov	r1, r6
 800ba0e:	4648      	mov	r0, r9
 800ba10:	f000 fbfc 	bl	800c20c <__lshift>
 800ba14:	f10a 0301 	add.w	r3, sl, #1
 800ba18:	9300      	str	r3, [sp, #0]
 800ba1a:	eb0a 030b 	add.w	r3, sl, fp
 800ba1e:	9308      	str	r3, [sp, #32]
 800ba20:	9b04      	ldr	r3, [sp, #16]
 800ba22:	f003 0301 	and.w	r3, r3, #1
 800ba26:	462f      	mov	r7, r5
 800ba28:	9306      	str	r3, [sp, #24]
 800ba2a:	4605      	mov	r5, r0
 800ba2c:	9b00      	ldr	r3, [sp, #0]
 800ba2e:	9802      	ldr	r0, [sp, #8]
 800ba30:	4621      	mov	r1, r4
 800ba32:	f103 3bff 	add.w	fp, r3, #4294967295
 800ba36:	f7ff fa8a 	bl	800af4e <quorem>
 800ba3a:	4603      	mov	r3, r0
 800ba3c:	3330      	adds	r3, #48	@ 0x30
 800ba3e:	9003      	str	r0, [sp, #12]
 800ba40:	4639      	mov	r1, r7
 800ba42:	9802      	ldr	r0, [sp, #8]
 800ba44:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba46:	f000 fc4d 	bl	800c2e4 <__mcmp>
 800ba4a:	462a      	mov	r2, r5
 800ba4c:	9004      	str	r0, [sp, #16]
 800ba4e:	4621      	mov	r1, r4
 800ba50:	4648      	mov	r0, r9
 800ba52:	f000 fc63 	bl	800c31c <__mdiff>
 800ba56:	68c2      	ldr	r2, [r0, #12]
 800ba58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba5a:	4606      	mov	r6, r0
 800ba5c:	bb02      	cbnz	r2, 800baa0 <_dtoa_r+0xa40>
 800ba5e:	4601      	mov	r1, r0
 800ba60:	9802      	ldr	r0, [sp, #8]
 800ba62:	f000 fc3f 	bl	800c2e4 <__mcmp>
 800ba66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba68:	4602      	mov	r2, r0
 800ba6a:	4631      	mov	r1, r6
 800ba6c:	4648      	mov	r0, r9
 800ba6e:	920c      	str	r2, [sp, #48]	@ 0x30
 800ba70:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba72:	f000 fa05 	bl	800be80 <_Bfree>
 800ba76:	9b07      	ldr	r3, [sp, #28]
 800ba78:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ba7a:	9e00      	ldr	r6, [sp, #0]
 800ba7c:	ea42 0103 	orr.w	r1, r2, r3
 800ba80:	9b06      	ldr	r3, [sp, #24]
 800ba82:	4319      	orrs	r1, r3
 800ba84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba86:	d10d      	bne.n	800baa4 <_dtoa_r+0xa44>
 800ba88:	2b39      	cmp	r3, #57	@ 0x39
 800ba8a:	d027      	beq.n	800badc <_dtoa_r+0xa7c>
 800ba8c:	9a04      	ldr	r2, [sp, #16]
 800ba8e:	2a00      	cmp	r2, #0
 800ba90:	dd01      	ble.n	800ba96 <_dtoa_r+0xa36>
 800ba92:	9b03      	ldr	r3, [sp, #12]
 800ba94:	3331      	adds	r3, #49	@ 0x31
 800ba96:	f88b 3000 	strb.w	r3, [fp]
 800ba9a:	e52e      	b.n	800b4fa <_dtoa_r+0x49a>
 800ba9c:	4628      	mov	r0, r5
 800ba9e:	e7b9      	b.n	800ba14 <_dtoa_r+0x9b4>
 800baa0:	2201      	movs	r2, #1
 800baa2:	e7e2      	b.n	800ba6a <_dtoa_r+0xa0a>
 800baa4:	9904      	ldr	r1, [sp, #16]
 800baa6:	2900      	cmp	r1, #0
 800baa8:	db04      	blt.n	800bab4 <_dtoa_r+0xa54>
 800baaa:	9807      	ldr	r0, [sp, #28]
 800baac:	4301      	orrs	r1, r0
 800baae:	9806      	ldr	r0, [sp, #24]
 800bab0:	4301      	orrs	r1, r0
 800bab2:	d120      	bne.n	800baf6 <_dtoa_r+0xa96>
 800bab4:	2a00      	cmp	r2, #0
 800bab6:	ddee      	ble.n	800ba96 <_dtoa_r+0xa36>
 800bab8:	9902      	ldr	r1, [sp, #8]
 800baba:	9300      	str	r3, [sp, #0]
 800babc:	2201      	movs	r2, #1
 800babe:	4648      	mov	r0, r9
 800bac0:	f000 fba4 	bl	800c20c <__lshift>
 800bac4:	4621      	mov	r1, r4
 800bac6:	9002      	str	r0, [sp, #8]
 800bac8:	f000 fc0c 	bl	800c2e4 <__mcmp>
 800bacc:	2800      	cmp	r0, #0
 800bace:	9b00      	ldr	r3, [sp, #0]
 800bad0:	dc02      	bgt.n	800bad8 <_dtoa_r+0xa78>
 800bad2:	d1e0      	bne.n	800ba96 <_dtoa_r+0xa36>
 800bad4:	07da      	lsls	r2, r3, #31
 800bad6:	d5de      	bpl.n	800ba96 <_dtoa_r+0xa36>
 800bad8:	2b39      	cmp	r3, #57	@ 0x39
 800bada:	d1da      	bne.n	800ba92 <_dtoa_r+0xa32>
 800badc:	2339      	movs	r3, #57	@ 0x39
 800bade:	f88b 3000 	strb.w	r3, [fp]
 800bae2:	4633      	mov	r3, r6
 800bae4:	461e      	mov	r6, r3
 800bae6:	3b01      	subs	r3, #1
 800bae8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800baec:	2a39      	cmp	r2, #57	@ 0x39
 800baee:	d04e      	beq.n	800bb8e <_dtoa_r+0xb2e>
 800baf0:	3201      	adds	r2, #1
 800baf2:	701a      	strb	r2, [r3, #0]
 800baf4:	e501      	b.n	800b4fa <_dtoa_r+0x49a>
 800baf6:	2a00      	cmp	r2, #0
 800baf8:	dd03      	ble.n	800bb02 <_dtoa_r+0xaa2>
 800bafa:	2b39      	cmp	r3, #57	@ 0x39
 800bafc:	d0ee      	beq.n	800badc <_dtoa_r+0xa7c>
 800bafe:	3301      	adds	r3, #1
 800bb00:	e7c9      	b.n	800ba96 <_dtoa_r+0xa36>
 800bb02:	9a00      	ldr	r2, [sp, #0]
 800bb04:	9908      	ldr	r1, [sp, #32]
 800bb06:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bb0a:	428a      	cmp	r2, r1
 800bb0c:	d028      	beq.n	800bb60 <_dtoa_r+0xb00>
 800bb0e:	9902      	ldr	r1, [sp, #8]
 800bb10:	2300      	movs	r3, #0
 800bb12:	220a      	movs	r2, #10
 800bb14:	4648      	mov	r0, r9
 800bb16:	f000 f9d5 	bl	800bec4 <__multadd>
 800bb1a:	42af      	cmp	r7, r5
 800bb1c:	9002      	str	r0, [sp, #8]
 800bb1e:	f04f 0300 	mov.w	r3, #0
 800bb22:	f04f 020a 	mov.w	r2, #10
 800bb26:	4639      	mov	r1, r7
 800bb28:	4648      	mov	r0, r9
 800bb2a:	d107      	bne.n	800bb3c <_dtoa_r+0xadc>
 800bb2c:	f000 f9ca 	bl	800bec4 <__multadd>
 800bb30:	4607      	mov	r7, r0
 800bb32:	4605      	mov	r5, r0
 800bb34:	9b00      	ldr	r3, [sp, #0]
 800bb36:	3301      	adds	r3, #1
 800bb38:	9300      	str	r3, [sp, #0]
 800bb3a:	e777      	b.n	800ba2c <_dtoa_r+0x9cc>
 800bb3c:	f000 f9c2 	bl	800bec4 <__multadd>
 800bb40:	4629      	mov	r1, r5
 800bb42:	4607      	mov	r7, r0
 800bb44:	2300      	movs	r3, #0
 800bb46:	220a      	movs	r2, #10
 800bb48:	4648      	mov	r0, r9
 800bb4a:	f000 f9bb 	bl	800bec4 <__multadd>
 800bb4e:	4605      	mov	r5, r0
 800bb50:	e7f0      	b.n	800bb34 <_dtoa_r+0xad4>
 800bb52:	f1bb 0f00 	cmp.w	fp, #0
 800bb56:	bfcc      	ite	gt
 800bb58:	465e      	movgt	r6, fp
 800bb5a:	2601      	movle	r6, #1
 800bb5c:	4456      	add	r6, sl
 800bb5e:	2700      	movs	r7, #0
 800bb60:	9902      	ldr	r1, [sp, #8]
 800bb62:	9300      	str	r3, [sp, #0]
 800bb64:	2201      	movs	r2, #1
 800bb66:	4648      	mov	r0, r9
 800bb68:	f000 fb50 	bl	800c20c <__lshift>
 800bb6c:	4621      	mov	r1, r4
 800bb6e:	9002      	str	r0, [sp, #8]
 800bb70:	f000 fbb8 	bl	800c2e4 <__mcmp>
 800bb74:	2800      	cmp	r0, #0
 800bb76:	dcb4      	bgt.n	800bae2 <_dtoa_r+0xa82>
 800bb78:	d102      	bne.n	800bb80 <_dtoa_r+0xb20>
 800bb7a:	9b00      	ldr	r3, [sp, #0]
 800bb7c:	07db      	lsls	r3, r3, #31
 800bb7e:	d4b0      	bmi.n	800bae2 <_dtoa_r+0xa82>
 800bb80:	4633      	mov	r3, r6
 800bb82:	461e      	mov	r6, r3
 800bb84:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bb88:	2a30      	cmp	r2, #48	@ 0x30
 800bb8a:	d0fa      	beq.n	800bb82 <_dtoa_r+0xb22>
 800bb8c:	e4b5      	b.n	800b4fa <_dtoa_r+0x49a>
 800bb8e:	459a      	cmp	sl, r3
 800bb90:	d1a8      	bne.n	800bae4 <_dtoa_r+0xa84>
 800bb92:	2331      	movs	r3, #49	@ 0x31
 800bb94:	f108 0801 	add.w	r8, r8, #1
 800bb98:	f88a 3000 	strb.w	r3, [sl]
 800bb9c:	e4ad      	b.n	800b4fa <_dtoa_r+0x49a>
 800bb9e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bba0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800bbfc <_dtoa_r+0xb9c>
 800bba4:	b11b      	cbz	r3, 800bbae <_dtoa_r+0xb4e>
 800bba6:	f10a 0308 	add.w	r3, sl, #8
 800bbaa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bbac:	6013      	str	r3, [r2, #0]
 800bbae:	4650      	mov	r0, sl
 800bbb0:	b017      	add	sp, #92	@ 0x5c
 800bbb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbb6:	9b07      	ldr	r3, [sp, #28]
 800bbb8:	2b01      	cmp	r3, #1
 800bbba:	f77f ae2e 	ble.w	800b81a <_dtoa_r+0x7ba>
 800bbbe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bbc0:	9308      	str	r3, [sp, #32]
 800bbc2:	2001      	movs	r0, #1
 800bbc4:	e64d      	b.n	800b862 <_dtoa_r+0x802>
 800bbc6:	f1bb 0f00 	cmp.w	fp, #0
 800bbca:	f77f aed9 	ble.w	800b980 <_dtoa_r+0x920>
 800bbce:	4656      	mov	r6, sl
 800bbd0:	9802      	ldr	r0, [sp, #8]
 800bbd2:	4621      	mov	r1, r4
 800bbd4:	f7ff f9bb 	bl	800af4e <quorem>
 800bbd8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800bbdc:	f806 3b01 	strb.w	r3, [r6], #1
 800bbe0:	eba6 020a 	sub.w	r2, r6, sl
 800bbe4:	4593      	cmp	fp, r2
 800bbe6:	ddb4      	ble.n	800bb52 <_dtoa_r+0xaf2>
 800bbe8:	9902      	ldr	r1, [sp, #8]
 800bbea:	2300      	movs	r3, #0
 800bbec:	220a      	movs	r2, #10
 800bbee:	4648      	mov	r0, r9
 800bbf0:	f000 f968 	bl	800bec4 <__multadd>
 800bbf4:	9002      	str	r0, [sp, #8]
 800bbf6:	e7eb      	b.n	800bbd0 <_dtoa_r+0xb70>
 800bbf8:	0800d4d5 	.word	0x0800d4d5
 800bbfc:	0800d459 	.word	0x0800d459

0800bc00 <_free_r>:
 800bc00:	b538      	push	{r3, r4, r5, lr}
 800bc02:	4605      	mov	r5, r0
 800bc04:	2900      	cmp	r1, #0
 800bc06:	d041      	beq.n	800bc8c <_free_r+0x8c>
 800bc08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bc0c:	1f0c      	subs	r4, r1, #4
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	bfb8      	it	lt
 800bc12:	18e4      	addlt	r4, r4, r3
 800bc14:	f000 f8e8 	bl	800bde8 <__malloc_lock>
 800bc18:	4a1d      	ldr	r2, [pc, #116]	@ (800bc90 <_free_r+0x90>)
 800bc1a:	6813      	ldr	r3, [r2, #0]
 800bc1c:	b933      	cbnz	r3, 800bc2c <_free_r+0x2c>
 800bc1e:	6063      	str	r3, [r4, #4]
 800bc20:	6014      	str	r4, [r2, #0]
 800bc22:	4628      	mov	r0, r5
 800bc24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bc28:	f000 b8e4 	b.w	800bdf4 <__malloc_unlock>
 800bc2c:	42a3      	cmp	r3, r4
 800bc2e:	d908      	bls.n	800bc42 <_free_r+0x42>
 800bc30:	6820      	ldr	r0, [r4, #0]
 800bc32:	1821      	adds	r1, r4, r0
 800bc34:	428b      	cmp	r3, r1
 800bc36:	bf01      	itttt	eq
 800bc38:	6819      	ldreq	r1, [r3, #0]
 800bc3a:	685b      	ldreq	r3, [r3, #4]
 800bc3c:	1809      	addeq	r1, r1, r0
 800bc3e:	6021      	streq	r1, [r4, #0]
 800bc40:	e7ed      	b.n	800bc1e <_free_r+0x1e>
 800bc42:	461a      	mov	r2, r3
 800bc44:	685b      	ldr	r3, [r3, #4]
 800bc46:	b10b      	cbz	r3, 800bc4c <_free_r+0x4c>
 800bc48:	42a3      	cmp	r3, r4
 800bc4a:	d9fa      	bls.n	800bc42 <_free_r+0x42>
 800bc4c:	6811      	ldr	r1, [r2, #0]
 800bc4e:	1850      	adds	r0, r2, r1
 800bc50:	42a0      	cmp	r0, r4
 800bc52:	d10b      	bne.n	800bc6c <_free_r+0x6c>
 800bc54:	6820      	ldr	r0, [r4, #0]
 800bc56:	4401      	add	r1, r0
 800bc58:	1850      	adds	r0, r2, r1
 800bc5a:	4283      	cmp	r3, r0
 800bc5c:	6011      	str	r1, [r2, #0]
 800bc5e:	d1e0      	bne.n	800bc22 <_free_r+0x22>
 800bc60:	6818      	ldr	r0, [r3, #0]
 800bc62:	685b      	ldr	r3, [r3, #4]
 800bc64:	6053      	str	r3, [r2, #4]
 800bc66:	4408      	add	r0, r1
 800bc68:	6010      	str	r0, [r2, #0]
 800bc6a:	e7da      	b.n	800bc22 <_free_r+0x22>
 800bc6c:	d902      	bls.n	800bc74 <_free_r+0x74>
 800bc6e:	230c      	movs	r3, #12
 800bc70:	602b      	str	r3, [r5, #0]
 800bc72:	e7d6      	b.n	800bc22 <_free_r+0x22>
 800bc74:	6820      	ldr	r0, [r4, #0]
 800bc76:	1821      	adds	r1, r4, r0
 800bc78:	428b      	cmp	r3, r1
 800bc7a:	bf04      	itt	eq
 800bc7c:	6819      	ldreq	r1, [r3, #0]
 800bc7e:	685b      	ldreq	r3, [r3, #4]
 800bc80:	6063      	str	r3, [r4, #4]
 800bc82:	bf04      	itt	eq
 800bc84:	1809      	addeq	r1, r1, r0
 800bc86:	6021      	streq	r1, [r4, #0]
 800bc88:	6054      	str	r4, [r2, #4]
 800bc8a:	e7ca      	b.n	800bc22 <_free_r+0x22>
 800bc8c:	bd38      	pop	{r3, r4, r5, pc}
 800bc8e:	bf00      	nop
 800bc90:	200009c8 	.word	0x200009c8

0800bc94 <malloc>:
 800bc94:	4b02      	ldr	r3, [pc, #8]	@ (800bca0 <malloc+0xc>)
 800bc96:	4601      	mov	r1, r0
 800bc98:	6818      	ldr	r0, [r3, #0]
 800bc9a:	f000 b825 	b.w	800bce8 <_malloc_r>
 800bc9e:	bf00      	nop
 800bca0:	2000001c 	.word	0x2000001c

0800bca4 <sbrk_aligned>:
 800bca4:	b570      	push	{r4, r5, r6, lr}
 800bca6:	4e0f      	ldr	r6, [pc, #60]	@ (800bce4 <sbrk_aligned+0x40>)
 800bca8:	460c      	mov	r4, r1
 800bcaa:	6831      	ldr	r1, [r6, #0]
 800bcac:	4605      	mov	r5, r0
 800bcae:	b911      	cbnz	r1, 800bcb6 <sbrk_aligned+0x12>
 800bcb0:	f001 f814 	bl	800ccdc <_sbrk_r>
 800bcb4:	6030      	str	r0, [r6, #0]
 800bcb6:	4621      	mov	r1, r4
 800bcb8:	4628      	mov	r0, r5
 800bcba:	f001 f80f 	bl	800ccdc <_sbrk_r>
 800bcbe:	1c43      	adds	r3, r0, #1
 800bcc0:	d103      	bne.n	800bcca <sbrk_aligned+0x26>
 800bcc2:	f04f 34ff 	mov.w	r4, #4294967295
 800bcc6:	4620      	mov	r0, r4
 800bcc8:	bd70      	pop	{r4, r5, r6, pc}
 800bcca:	1cc4      	adds	r4, r0, #3
 800bccc:	f024 0403 	bic.w	r4, r4, #3
 800bcd0:	42a0      	cmp	r0, r4
 800bcd2:	d0f8      	beq.n	800bcc6 <sbrk_aligned+0x22>
 800bcd4:	1a21      	subs	r1, r4, r0
 800bcd6:	4628      	mov	r0, r5
 800bcd8:	f001 f800 	bl	800ccdc <_sbrk_r>
 800bcdc:	3001      	adds	r0, #1
 800bcde:	d1f2      	bne.n	800bcc6 <sbrk_aligned+0x22>
 800bce0:	e7ef      	b.n	800bcc2 <sbrk_aligned+0x1e>
 800bce2:	bf00      	nop
 800bce4:	200009c4 	.word	0x200009c4

0800bce8 <_malloc_r>:
 800bce8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bcec:	1ccd      	adds	r5, r1, #3
 800bcee:	f025 0503 	bic.w	r5, r5, #3
 800bcf2:	3508      	adds	r5, #8
 800bcf4:	2d0c      	cmp	r5, #12
 800bcf6:	bf38      	it	cc
 800bcf8:	250c      	movcc	r5, #12
 800bcfa:	2d00      	cmp	r5, #0
 800bcfc:	4606      	mov	r6, r0
 800bcfe:	db01      	blt.n	800bd04 <_malloc_r+0x1c>
 800bd00:	42a9      	cmp	r1, r5
 800bd02:	d904      	bls.n	800bd0e <_malloc_r+0x26>
 800bd04:	230c      	movs	r3, #12
 800bd06:	6033      	str	r3, [r6, #0]
 800bd08:	2000      	movs	r0, #0
 800bd0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd0e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bde4 <_malloc_r+0xfc>
 800bd12:	f000 f869 	bl	800bde8 <__malloc_lock>
 800bd16:	f8d8 3000 	ldr.w	r3, [r8]
 800bd1a:	461c      	mov	r4, r3
 800bd1c:	bb44      	cbnz	r4, 800bd70 <_malloc_r+0x88>
 800bd1e:	4629      	mov	r1, r5
 800bd20:	4630      	mov	r0, r6
 800bd22:	f7ff ffbf 	bl	800bca4 <sbrk_aligned>
 800bd26:	1c43      	adds	r3, r0, #1
 800bd28:	4604      	mov	r4, r0
 800bd2a:	d158      	bne.n	800bdde <_malloc_r+0xf6>
 800bd2c:	f8d8 4000 	ldr.w	r4, [r8]
 800bd30:	4627      	mov	r7, r4
 800bd32:	2f00      	cmp	r7, #0
 800bd34:	d143      	bne.n	800bdbe <_malloc_r+0xd6>
 800bd36:	2c00      	cmp	r4, #0
 800bd38:	d04b      	beq.n	800bdd2 <_malloc_r+0xea>
 800bd3a:	6823      	ldr	r3, [r4, #0]
 800bd3c:	4639      	mov	r1, r7
 800bd3e:	4630      	mov	r0, r6
 800bd40:	eb04 0903 	add.w	r9, r4, r3
 800bd44:	f000 ffca 	bl	800ccdc <_sbrk_r>
 800bd48:	4581      	cmp	r9, r0
 800bd4a:	d142      	bne.n	800bdd2 <_malloc_r+0xea>
 800bd4c:	6821      	ldr	r1, [r4, #0]
 800bd4e:	1a6d      	subs	r5, r5, r1
 800bd50:	4629      	mov	r1, r5
 800bd52:	4630      	mov	r0, r6
 800bd54:	f7ff ffa6 	bl	800bca4 <sbrk_aligned>
 800bd58:	3001      	adds	r0, #1
 800bd5a:	d03a      	beq.n	800bdd2 <_malloc_r+0xea>
 800bd5c:	6823      	ldr	r3, [r4, #0]
 800bd5e:	442b      	add	r3, r5
 800bd60:	6023      	str	r3, [r4, #0]
 800bd62:	f8d8 3000 	ldr.w	r3, [r8]
 800bd66:	685a      	ldr	r2, [r3, #4]
 800bd68:	bb62      	cbnz	r2, 800bdc4 <_malloc_r+0xdc>
 800bd6a:	f8c8 7000 	str.w	r7, [r8]
 800bd6e:	e00f      	b.n	800bd90 <_malloc_r+0xa8>
 800bd70:	6822      	ldr	r2, [r4, #0]
 800bd72:	1b52      	subs	r2, r2, r5
 800bd74:	d420      	bmi.n	800bdb8 <_malloc_r+0xd0>
 800bd76:	2a0b      	cmp	r2, #11
 800bd78:	d917      	bls.n	800bdaa <_malloc_r+0xc2>
 800bd7a:	1961      	adds	r1, r4, r5
 800bd7c:	42a3      	cmp	r3, r4
 800bd7e:	6025      	str	r5, [r4, #0]
 800bd80:	bf18      	it	ne
 800bd82:	6059      	strne	r1, [r3, #4]
 800bd84:	6863      	ldr	r3, [r4, #4]
 800bd86:	bf08      	it	eq
 800bd88:	f8c8 1000 	streq.w	r1, [r8]
 800bd8c:	5162      	str	r2, [r4, r5]
 800bd8e:	604b      	str	r3, [r1, #4]
 800bd90:	4630      	mov	r0, r6
 800bd92:	f000 f82f 	bl	800bdf4 <__malloc_unlock>
 800bd96:	f104 000b 	add.w	r0, r4, #11
 800bd9a:	1d23      	adds	r3, r4, #4
 800bd9c:	f020 0007 	bic.w	r0, r0, #7
 800bda0:	1ac2      	subs	r2, r0, r3
 800bda2:	bf1c      	itt	ne
 800bda4:	1a1b      	subne	r3, r3, r0
 800bda6:	50a3      	strne	r3, [r4, r2]
 800bda8:	e7af      	b.n	800bd0a <_malloc_r+0x22>
 800bdaa:	6862      	ldr	r2, [r4, #4]
 800bdac:	42a3      	cmp	r3, r4
 800bdae:	bf0c      	ite	eq
 800bdb0:	f8c8 2000 	streq.w	r2, [r8]
 800bdb4:	605a      	strne	r2, [r3, #4]
 800bdb6:	e7eb      	b.n	800bd90 <_malloc_r+0xa8>
 800bdb8:	4623      	mov	r3, r4
 800bdba:	6864      	ldr	r4, [r4, #4]
 800bdbc:	e7ae      	b.n	800bd1c <_malloc_r+0x34>
 800bdbe:	463c      	mov	r4, r7
 800bdc0:	687f      	ldr	r7, [r7, #4]
 800bdc2:	e7b6      	b.n	800bd32 <_malloc_r+0x4a>
 800bdc4:	461a      	mov	r2, r3
 800bdc6:	685b      	ldr	r3, [r3, #4]
 800bdc8:	42a3      	cmp	r3, r4
 800bdca:	d1fb      	bne.n	800bdc4 <_malloc_r+0xdc>
 800bdcc:	2300      	movs	r3, #0
 800bdce:	6053      	str	r3, [r2, #4]
 800bdd0:	e7de      	b.n	800bd90 <_malloc_r+0xa8>
 800bdd2:	230c      	movs	r3, #12
 800bdd4:	6033      	str	r3, [r6, #0]
 800bdd6:	4630      	mov	r0, r6
 800bdd8:	f000 f80c 	bl	800bdf4 <__malloc_unlock>
 800bddc:	e794      	b.n	800bd08 <_malloc_r+0x20>
 800bdde:	6005      	str	r5, [r0, #0]
 800bde0:	e7d6      	b.n	800bd90 <_malloc_r+0xa8>
 800bde2:	bf00      	nop
 800bde4:	200009c8 	.word	0x200009c8

0800bde8 <__malloc_lock>:
 800bde8:	4801      	ldr	r0, [pc, #4]	@ (800bdf0 <__malloc_lock+0x8>)
 800bdea:	f7ff b8ae 	b.w	800af4a <__retarget_lock_acquire_recursive>
 800bdee:	bf00      	nop
 800bdf0:	200009c0 	.word	0x200009c0

0800bdf4 <__malloc_unlock>:
 800bdf4:	4801      	ldr	r0, [pc, #4]	@ (800bdfc <__malloc_unlock+0x8>)
 800bdf6:	f7ff b8a9 	b.w	800af4c <__retarget_lock_release_recursive>
 800bdfa:	bf00      	nop
 800bdfc:	200009c0 	.word	0x200009c0

0800be00 <_Balloc>:
 800be00:	b570      	push	{r4, r5, r6, lr}
 800be02:	69c6      	ldr	r6, [r0, #28]
 800be04:	4604      	mov	r4, r0
 800be06:	460d      	mov	r5, r1
 800be08:	b976      	cbnz	r6, 800be28 <_Balloc+0x28>
 800be0a:	2010      	movs	r0, #16
 800be0c:	f7ff ff42 	bl	800bc94 <malloc>
 800be10:	4602      	mov	r2, r0
 800be12:	61e0      	str	r0, [r4, #28]
 800be14:	b920      	cbnz	r0, 800be20 <_Balloc+0x20>
 800be16:	4b18      	ldr	r3, [pc, #96]	@ (800be78 <_Balloc+0x78>)
 800be18:	4818      	ldr	r0, [pc, #96]	@ (800be7c <_Balloc+0x7c>)
 800be1a:	216b      	movs	r1, #107	@ 0x6b
 800be1c:	f000 ff7c 	bl	800cd18 <__assert_func>
 800be20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800be24:	6006      	str	r6, [r0, #0]
 800be26:	60c6      	str	r6, [r0, #12]
 800be28:	69e6      	ldr	r6, [r4, #28]
 800be2a:	68f3      	ldr	r3, [r6, #12]
 800be2c:	b183      	cbz	r3, 800be50 <_Balloc+0x50>
 800be2e:	69e3      	ldr	r3, [r4, #28]
 800be30:	68db      	ldr	r3, [r3, #12]
 800be32:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800be36:	b9b8      	cbnz	r0, 800be68 <_Balloc+0x68>
 800be38:	2101      	movs	r1, #1
 800be3a:	fa01 f605 	lsl.w	r6, r1, r5
 800be3e:	1d72      	adds	r2, r6, #5
 800be40:	0092      	lsls	r2, r2, #2
 800be42:	4620      	mov	r0, r4
 800be44:	f000 ff86 	bl	800cd54 <_calloc_r>
 800be48:	b160      	cbz	r0, 800be64 <_Balloc+0x64>
 800be4a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800be4e:	e00e      	b.n	800be6e <_Balloc+0x6e>
 800be50:	2221      	movs	r2, #33	@ 0x21
 800be52:	2104      	movs	r1, #4
 800be54:	4620      	mov	r0, r4
 800be56:	f000 ff7d 	bl	800cd54 <_calloc_r>
 800be5a:	69e3      	ldr	r3, [r4, #28]
 800be5c:	60f0      	str	r0, [r6, #12]
 800be5e:	68db      	ldr	r3, [r3, #12]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d1e4      	bne.n	800be2e <_Balloc+0x2e>
 800be64:	2000      	movs	r0, #0
 800be66:	bd70      	pop	{r4, r5, r6, pc}
 800be68:	6802      	ldr	r2, [r0, #0]
 800be6a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800be6e:	2300      	movs	r3, #0
 800be70:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800be74:	e7f7      	b.n	800be66 <_Balloc+0x66>
 800be76:	bf00      	nop
 800be78:	0800d466 	.word	0x0800d466
 800be7c:	0800d4e6 	.word	0x0800d4e6

0800be80 <_Bfree>:
 800be80:	b570      	push	{r4, r5, r6, lr}
 800be82:	69c6      	ldr	r6, [r0, #28]
 800be84:	4605      	mov	r5, r0
 800be86:	460c      	mov	r4, r1
 800be88:	b976      	cbnz	r6, 800bea8 <_Bfree+0x28>
 800be8a:	2010      	movs	r0, #16
 800be8c:	f7ff ff02 	bl	800bc94 <malloc>
 800be90:	4602      	mov	r2, r0
 800be92:	61e8      	str	r0, [r5, #28]
 800be94:	b920      	cbnz	r0, 800bea0 <_Bfree+0x20>
 800be96:	4b09      	ldr	r3, [pc, #36]	@ (800bebc <_Bfree+0x3c>)
 800be98:	4809      	ldr	r0, [pc, #36]	@ (800bec0 <_Bfree+0x40>)
 800be9a:	218f      	movs	r1, #143	@ 0x8f
 800be9c:	f000 ff3c 	bl	800cd18 <__assert_func>
 800bea0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bea4:	6006      	str	r6, [r0, #0]
 800bea6:	60c6      	str	r6, [r0, #12]
 800bea8:	b13c      	cbz	r4, 800beba <_Bfree+0x3a>
 800beaa:	69eb      	ldr	r3, [r5, #28]
 800beac:	6862      	ldr	r2, [r4, #4]
 800beae:	68db      	ldr	r3, [r3, #12]
 800beb0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800beb4:	6021      	str	r1, [r4, #0]
 800beb6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800beba:	bd70      	pop	{r4, r5, r6, pc}
 800bebc:	0800d466 	.word	0x0800d466
 800bec0:	0800d4e6 	.word	0x0800d4e6

0800bec4 <__multadd>:
 800bec4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bec8:	690d      	ldr	r5, [r1, #16]
 800beca:	4607      	mov	r7, r0
 800becc:	460c      	mov	r4, r1
 800bece:	461e      	mov	r6, r3
 800bed0:	f101 0c14 	add.w	ip, r1, #20
 800bed4:	2000      	movs	r0, #0
 800bed6:	f8dc 3000 	ldr.w	r3, [ip]
 800beda:	b299      	uxth	r1, r3
 800bedc:	fb02 6101 	mla	r1, r2, r1, r6
 800bee0:	0c1e      	lsrs	r6, r3, #16
 800bee2:	0c0b      	lsrs	r3, r1, #16
 800bee4:	fb02 3306 	mla	r3, r2, r6, r3
 800bee8:	b289      	uxth	r1, r1
 800beea:	3001      	adds	r0, #1
 800beec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bef0:	4285      	cmp	r5, r0
 800bef2:	f84c 1b04 	str.w	r1, [ip], #4
 800bef6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800befa:	dcec      	bgt.n	800bed6 <__multadd+0x12>
 800befc:	b30e      	cbz	r6, 800bf42 <__multadd+0x7e>
 800befe:	68a3      	ldr	r3, [r4, #8]
 800bf00:	42ab      	cmp	r3, r5
 800bf02:	dc19      	bgt.n	800bf38 <__multadd+0x74>
 800bf04:	6861      	ldr	r1, [r4, #4]
 800bf06:	4638      	mov	r0, r7
 800bf08:	3101      	adds	r1, #1
 800bf0a:	f7ff ff79 	bl	800be00 <_Balloc>
 800bf0e:	4680      	mov	r8, r0
 800bf10:	b928      	cbnz	r0, 800bf1e <__multadd+0x5a>
 800bf12:	4602      	mov	r2, r0
 800bf14:	4b0c      	ldr	r3, [pc, #48]	@ (800bf48 <__multadd+0x84>)
 800bf16:	480d      	ldr	r0, [pc, #52]	@ (800bf4c <__multadd+0x88>)
 800bf18:	21ba      	movs	r1, #186	@ 0xba
 800bf1a:	f000 fefd 	bl	800cd18 <__assert_func>
 800bf1e:	6922      	ldr	r2, [r4, #16]
 800bf20:	3202      	adds	r2, #2
 800bf22:	f104 010c 	add.w	r1, r4, #12
 800bf26:	0092      	lsls	r2, r2, #2
 800bf28:	300c      	adds	r0, #12
 800bf2a:	f000 fee7 	bl	800ccfc <memcpy>
 800bf2e:	4621      	mov	r1, r4
 800bf30:	4638      	mov	r0, r7
 800bf32:	f7ff ffa5 	bl	800be80 <_Bfree>
 800bf36:	4644      	mov	r4, r8
 800bf38:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bf3c:	3501      	adds	r5, #1
 800bf3e:	615e      	str	r6, [r3, #20]
 800bf40:	6125      	str	r5, [r4, #16]
 800bf42:	4620      	mov	r0, r4
 800bf44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf48:	0800d4d5 	.word	0x0800d4d5
 800bf4c:	0800d4e6 	.word	0x0800d4e6

0800bf50 <__hi0bits>:
 800bf50:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bf54:	4603      	mov	r3, r0
 800bf56:	bf36      	itet	cc
 800bf58:	0403      	lslcc	r3, r0, #16
 800bf5a:	2000      	movcs	r0, #0
 800bf5c:	2010      	movcc	r0, #16
 800bf5e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bf62:	bf3c      	itt	cc
 800bf64:	021b      	lslcc	r3, r3, #8
 800bf66:	3008      	addcc	r0, #8
 800bf68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bf6c:	bf3c      	itt	cc
 800bf6e:	011b      	lslcc	r3, r3, #4
 800bf70:	3004      	addcc	r0, #4
 800bf72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf76:	bf3c      	itt	cc
 800bf78:	009b      	lslcc	r3, r3, #2
 800bf7a:	3002      	addcc	r0, #2
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	db05      	blt.n	800bf8c <__hi0bits+0x3c>
 800bf80:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bf84:	f100 0001 	add.w	r0, r0, #1
 800bf88:	bf08      	it	eq
 800bf8a:	2020      	moveq	r0, #32
 800bf8c:	4770      	bx	lr

0800bf8e <__lo0bits>:
 800bf8e:	6803      	ldr	r3, [r0, #0]
 800bf90:	4602      	mov	r2, r0
 800bf92:	f013 0007 	ands.w	r0, r3, #7
 800bf96:	d00b      	beq.n	800bfb0 <__lo0bits+0x22>
 800bf98:	07d9      	lsls	r1, r3, #31
 800bf9a:	d421      	bmi.n	800bfe0 <__lo0bits+0x52>
 800bf9c:	0798      	lsls	r0, r3, #30
 800bf9e:	bf49      	itett	mi
 800bfa0:	085b      	lsrmi	r3, r3, #1
 800bfa2:	089b      	lsrpl	r3, r3, #2
 800bfa4:	2001      	movmi	r0, #1
 800bfa6:	6013      	strmi	r3, [r2, #0]
 800bfa8:	bf5c      	itt	pl
 800bfaa:	6013      	strpl	r3, [r2, #0]
 800bfac:	2002      	movpl	r0, #2
 800bfae:	4770      	bx	lr
 800bfb0:	b299      	uxth	r1, r3
 800bfb2:	b909      	cbnz	r1, 800bfb8 <__lo0bits+0x2a>
 800bfb4:	0c1b      	lsrs	r3, r3, #16
 800bfb6:	2010      	movs	r0, #16
 800bfb8:	b2d9      	uxtb	r1, r3
 800bfba:	b909      	cbnz	r1, 800bfc0 <__lo0bits+0x32>
 800bfbc:	3008      	adds	r0, #8
 800bfbe:	0a1b      	lsrs	r3, r3, #8
 800bfc0:	0719      	lsls	r1, r3, #28
 800bfc2:	bf04      	itt	eq
 800bfc4:	091b      	lsreq	r3, r3, #4
 800bfc6:	3004      	addeq	r0, #4
 800bfc8:	0799      	lsls	r1, r3, #30
 800bfca:	bf04      	itt	eq
 800bfcc:	089b      	lsreq	r3, r3, #2
 800bfce:	3002      	addeq	r0, #2
 800bfd0:	07d9      	lsls	r1, r3, #31
 800bfd2:	d403      	bmi.n	800bfdc <__lo0bits+0x4e>
 800bfd4:	085b      	lsrs	r3, r3, #1
 800bfd6:	f100 0001 	add.w	r0, r0, #1
 800bfda:	d003      	beq.n	800bfe4 <__lo0bits+0x56>
 800bfdc:	6013      	str	r3, [r2, #0]
 800bfde:	4770      	bx	lr
 800bfe0:	2000      	movs	r0, #0
 800bfe2:	4770      	bx	lr
 800bfe4:	2020      	movs	r0, #32
 800bfe6:	4770      	bx	lr

0800bfe8 <__i2b>:
 800bfe8:	b510      	push	{r4, lr}
 800bfea:	460c      	mov	r4, r1
 800bfec:	2101      	movs	r1, #1
 800bfee:	f7ff ff07 	bl	800be00 <_Balloc>
 800bff2:	4602      	mov	r2, r0
 800bff4:	b928      	cbnz	r0, 800c002 <__i2b+0x1a>
 800bff6:	4b05      	ldr	r3, [pc, #20]	@ (800c00c <__i2b+0x24>)
 800bff8:	4805      	ldr	r0, [pc, #20]	@ (800c010 <__i2b+0x28>)
 800bffa:	f240 1145 	movw	r1, #325	@ 0x145
 800bffe:	f000 fe8b 	bl	800cd18 <__assert_func>
 800c002:	2301      	movs	r3, #1
 800c004:	6144      	str	r4, [r0, #20]
 800c006:	6103      	str	r3, [r0, #16]
 800c008:	bd10      	pop	{r4, pc}
 800c00a:	bf00      	nop
 800c00c:	0800d4d5 	.word	0x0800d4d5
 800c010:	0800d4e6 	.word	0x0800d4e6

0800c014 <__multiply>:
 800c014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c018:	4617      	mov	r7, r2
 800c01a:	690a      	ldr	r2, [r1, #16]
 800c01c:	693b      	ldr	r3, [r7, #16]
 800c01e:	429a      	cmp	r2, r3
 800c020:	bfa8      	it	ge
 800c022:	463b      	movge	r3, r7
 800c024:	4689      	mov	r9, r1
 800c026:	bfa4      	itt	ge
 800c028:	460f      	movge	r7, r1
 800c02a:	4699      	movge	r9, r3
 800c02c:	693d      	ldr	r5, [r7, #16]
 800c02e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c032:	68bb      	ldr	r3, [r7, #8]
 800c034:	6879      	ldr	r1, [r7, #4]
 800c036:	eb05 060a 	add.w	r6, r5, sl
 800c03a:	42b3      	cmp	r3, r6
 800c03c:	b085      	sub	sp, #20
 800c03e:	bfb8      	it	lt
 800c040:	3101      	addlt	r1, #1
 800c042:	f7ff fedd 	bl	800be00 <_Balloc>
 800c046:	b930      	cbnz	r0, 800c056 <__multiply+0x42>
 800c048:	4602      	mov	r2, r0
 800c04a:	4b41      	ldr	r3, [pc, #260]	@ (800c150 <__multiply+0x13c>)
 800c04c:	4841      	ldr	r0, [pc, #260]	@ (800c154 <__multiply+0x140>)
 800c04e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c052:	f000 fe61 	bl	800cd18 <__assert_func>
 800c056:	f100 0414 	add.w	r4, r0, #20
 800c05a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c05e:	4623      	mov	r3, r4
 800c060:	2200      	movs	r2, #0
 800c062:	4573      	cmp	r3, lr
 800c064:	d320      	bcc.n	800c0a8 <__multiply+0x94>
 800c066:	f107 0814 	add.w	r8, r7, #20
 800c06a:	f109 0114 	add.w	r1, r9, #20
 800c06e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c072:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c076:	9302      	str	r3, [sp, #8]
 800c078:	1beb      	subs	r3, r5, r7
 800c07a:	3b15      	subs	r3, #21
 800c07c:	f023 0303 	bic.w	r3, r3, #3
 800c080:	3304      	adds	r3, #4
 800c082:	3715      	adds	r7, #21
 800c084:	42bd      	cmp	r5, r7
 800c086:	bf38      	it	cc
 800c088:	2304      	movcc	r3, #4
 800c08a:	9301      	str	r3, [sp, #4]
 800c08c:	9b02      	ldr	r3, [sp, #8]
 800c08e:	9103      	str	r1, [sp, #12]
 800c090:	428b      	cmp	r3, r1
 800c092:	d80c      	bhi.n	800c0ae <__multiply+0x9a>
 800c094:	2e00      	cmp	r6, #0
 800c096:	dd03      	ble.n	800c0a0 <__multiply+0x8c>
 800c098:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d055      	beq.n	800c14c <__multiply+0x138>
 800c0a0:	6106      	str	r6, [r0, #16]
 800c0a2:	b005      	add	sp, #20
 800c0a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0a8:	f843 2b04 	str.w	r2, [r3], #4
 800c0ac:	e7d9      	b.n	800c062 <__multiply+0x4e>
 800c0ae:	f8b1 a000 	ldrh.w	sl, [r1]
 800c0b2:	f1ba 0f00 	cmp.w	sl, #0
 800c0b6:	d01f      	beq.n	800c0f8 <__multiply+0xe4>
 800c0b8:	46c4      	mov	ip, r8
 800c0ba:	46a1      	mov	r9, r4
 800c0bc:	2700      	movs	r7, #0
 800c0be:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c0c2:	f8d9 3000 	ldr.w	r3, [r9]
 800c0c6:	fa1f fb82 	uxth.w	fp, r2
 800c0ca:	b29b      	uxth	r3, r3
 800c0cc:	fb0a 330b 	mla	r3, sl, fp, r3
 800c0d0:	443b      	add	r3, r7
 800c0d2:	f8d9 7000 	ldr.w	r7, [r9]
 800c0d6:	0c12      	lsrs	r2, r2, #16
 800c0d8:	0c3f      	lsrs	r7, r7, #16
 800c0da:	fb0a 7202 	mla	r2, sl, r2, r7
 800c0de:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c0e2:	b29b      	uxth	r3, r3
 800c0e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c0e8:	4565      	cmp	r5, ip
 800c0ea:	f849 3b04 	str.w	r3, [r9], #4
 800c0ee:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c0f2:	d8e4      	bhi.n	800c0be <__multiply+0xaa>
 800c0f4:	9b01      	ldr	r3, [sp, #4]
 800c0f6:	50e7      	str	r7, [r4, r3]
 800c0f8:	9b03      	ldr	r3, [sp, #12]
 800c0fa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c0fe:	3104      	adds	r1, #4
 800c100:	f1b9 0f00 	cmp.w	r9, #0
 800c104:	d020      	beq.n	800c148 <__multiply+0x134>
 800c106:	6823      	ldr	r3, [r4, #0]
 800c108:	4647      	mov	r7, r8
 800c10a:	46a4      	mov	ip, r4
 800c10c:	f04f 0a00 	mov.w	sl, #0
 800c110:	f8b7 b000 	ldrh.w	fp, [r7]
 800c114:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c118:	fb09 220b 	mla	r2, r9, fp, r2
 800c11c:	4452      	add	r2, sl
 800c11e:	b29b      	uxth	r3, r3
 800c120:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c124:	f84c 3b04 	str.w	r3, [ip], #4
 800c128:	f857 3b04 	ldr.w	r3, [r7], #4
 800c12c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c130:	f8bc 3000 	ldrh.w	r3, [ip]
 800c134:	fb09 330a 	mla	r3, r9, sl, r3
 800c138:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c13c:	42bd      	cmp	r5, r7
 800c13e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c142:	d8e5      	bhi.n	800c110 <__multiply+0xfc>
 800c144:	9a01      	ldr	r2, [sp, #4]
 800c146:	50a3      	str	r3, [r4, r2]
 800c148:	3404      	adds	r4, #4
 800c14a:	e79f      	b.n	800c08c <__multiply+0x78>
 800c14c:	3e01      	subs	r6, #1
 800c14e:	e7a1      	b.n	800c094 <__multiply+0x80>
 800c150:	0800d4d5 	.word	0x0800d4d5
 800c154:	0800d4e6 	.word	0x0800d4e6

0800c158 <__pow5mult>:
 800c158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c15c:	4615      	mov	r5, r2
 800c15e:	f012 0203 	ands.w	r2, r2, #3
 800c162:	4607      	mov	r7, r0
 800c164:	460e      	mov	r6, r1
 800c166:	d007      	beq.n	800c178 <__pow5mult+0x20>
 800c168:	4c25      	ldr	r4, [pc, #148]	@ (800c200 <__pow5mult+0xa8>)
 800c16a:	3a01      	subs	r2, #1
 800c16c:	2300      	movs	r3, #0
 800c16e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c172:	f7ff fea7 	bl	800bec4 <__multadd>
 800c176:	4606      	mov	r6, r0
 800c178:	10ad      	asrs	r5, r5, #2
 800c17a:	d03d      	beq.n	800c1f8 <__pow5mult+0xa0>
 800c17c:	69fc      	ldr	r4, [r7, #28]
 800c17e:	b97c      	cbnz	r4, 800c1a0 <__pow5mult+0x48>
 800c180:	2010      	movs	r0, #16
 800c182:	f7ff fd87 	bl	800bc94 <malloc>
 800c186:	4602      	mov	r2, r0
 800c188:	61f8      	str	r0, [r7, #28]
 800c18a:	b928      	cbnz	r0, 800c198 <__pow5mult+0x40>
 800c18c:	4b1d      	ldr	r3, [pc, #116]	@ (800c204 <__pow5mult+0xac>)
 800c18e:	481e      	ldr	r0, [pc, #120]	@ (800c208 <__pow5mult+0xb0>)
 800c190:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c194:	f000 fdc0 	bl	800cd18 <__assert_func>
 800c198:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c19c:	6004      	str	r4, [r0, #0]
 800c19e:	60c4      	str	r4, [r0, #12]
 800c1a0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c1a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c1a8:	b94c      	cbnz	r4, 800c1be <__pow5mult+0x66>
 800c1aa:	f240 2171 	movw	r1, #625	@ 0x271
 800c1ae:	4638      	mov	r0, r7
 800c1b0:	f7ff ff1a 	bl	800bfe8 <__i2b>
 800c1b4:	2300      	movs	r3, #0
 800c1b6:	f8c8 0008 	str.w	r0, [r8, #8]
 800c1ba:	4604      	mov	r4, r0
 800c1bc:	6003      	str	r3, [r0, #0]
 800c1be:	f04f 0900 	mov.w	r9, #0
 800c1c2:	07eb      	lsls	r3, r5, #31
 800c1c4:	d50a      	bpl.n	800c1dc <__pow5mult+0x84>
 800c1c6:	4631      	mov	r1, r6
 800c1c8:	4622      	mov	r2, r4
 800c1ca:	4638      	mov	r0, r7
 800c1cc:	f7ff ff22 	bl	800c014 <__multiply>
 800c1d0:	4631      	mov	r1, r6
 800c1d2:	4680      	mov	r8, r0
 800c1d4:	4638      	mov	r0, r7
 800c1d6:	f7ff fe53 	bl	800be80 <_Bfree>
 800c1da:	4646      	mov	r6, r8
 800c1dc:	106d      	asrs	r5, r5, #1
 800c1de:	d00b      	beq.n	800c1f8 <__pow5mult+0xa0>
 800c1e0:	6820      	ldr	r0, [r4, #0]
 800c1e2:	b938      	cbnz	r0, 800c1f4 <__pow5mult+0x9c>
 800c1e4:	4622      	mov	r2, r4
 800c1e6:	4621      	mov	r1, r4
 800c1e8:	4638      	mov	r0, r7
 800c1ea:	f7ff ff13 	bl	800c014 <__multiply>
 800c1ee:	6020      	str	r0, [r4, #0]
 800c1f0:	f8c0 9000 	str.w	r9, [r0]
 800c1f4:	4604      	mov	r4, r0
 800c1f6:	e7e4      	b.n	800c1c2 <__pow5mult+0x6a>
 800c1f8:	4630      	mov	r0, r6
 800c1fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c1fe:	bf00      	nop
 800c200:	0800d598 	.word	0x0800d598
 800c204:	0800d466 	.word	0x0800d466
 800c208:	0800d4e6 	.word	0x0800d4e6

0800c20c <__lshift>:
 800c20c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c210:	460c      	mov	r4, r1
 800c212:	6849      	ldr	r1, [r1, #4]
 800c214:	6923      	ldr	r3, [r4, #16]
 800c216:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c21a:	68a3      	ldr	r3, [r4, #8]
 800c21c:	4607      	mov	r7, r0
 800c21e:	4691      	mov	r9, r2
 800c220:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c224:	f108 0601 	add.w	r6, r8, #1
 800c228:	42b3      	cmp	r3, r6
 800c22a:	db0b      	blt.n	800c244 <__lshift+0x38>
 800c22c:	4638      	mov	r0, r7
 800c22e:	f7ff fde7 	bl	800be00 <_Balloc>
 800c232:	4605      	mov	r5, r0
 800c234:	b948      	cbnz	r0, 800c24a <__lshift+0x3e>
 800c236:	4602      	mov	r2, r0
 800c238:	4b28      	ldr	r3, [pc, #160]	@ (800c2dc <__lshift+0xd0>)
 800c23a:	4829      	ldr	r0, [pc, #164]	@ (800c2e0 <__lshift+0xd4>)
 800c23c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c240:	f000 fd6a 	bl	800cd18 <__assert_func>
 800c244:	3101      	adds	r1, #1
 800c246:	005b      	lsls	r3, r3, #1
 800c248:	e7ee      	b.n	800c228 <__lshift+0x1c>
 800c24a:	2300      	movs	r3, #0
 800c24c:	f100 0114 	add.w	r1, r0, #20
 800c250:	f100 0210 	add.w	r2, r0, #16
 800c254:	4618      	mov	r0, r3
 800c256:	4553      	cmp	r3, sl
 800c258:	db33      	blt.n	800c2c2 <__lshift+0xb6>
 800c25a:	6920      	ldr	r0, [r4, #16]
 800c25c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c260:	f104 0314 	add.w	r3, r4, #20
 800c264:	f019 091f 	ands.w	r9, r9, #31
 800c268:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c26c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c270:	d02b      	beq.n	800c2ca <__lshift+0xbe>
 800c272:	f1c9 0e20 	rsb	lr, r9, #32
 800c276:	468a      	mov	sl, r1
 800c278:	2200      	movs	r2, #0
 800c27a:	6818      	ldr	r0, [r3, #0]
 800c27c:	fa00 f009 	lsl.w	r0, r0, r9
 800c280:	4310      	orrs	r0, r2
 800c282:	f84a 0b04 	str.w	r0, [sl], #4
 800c286:	f853 2b04 	ldr.w	r2, [r3], #4
 800c28a:	459c      	cmp	ip, r3
 800c28c:	fa22 f20e 	lsr.w	r2, r2, lr
 800c290:	d8f3      	bhi.n	800c27a <__lshift+0x6e>
 800c292:	ebac 0304 	sub.w	r3, ip, r4
 800c296:	3b15      	subs	r3, #21
 800c298:	f023 0303 	bic.w	r3, r3, #3
 800c29c:	3304      	adds	r3, #4
 800c29e:	f104 0015 	add.w	r0, r4, #21
 800c2a2:	4560      	cmp	r0, ip
 800c2a4:	bf88      	it	hi
 800c2a6:	2304      	movhi	r3, #4
 800c2a8:	50ca      	str	r2, [r1, r3]
 800c2aa:	b10a      	cbz	r2, 800c2b0 <__lshift+0xa4>
 800c2ac:	f108 0602 	add.w	r6, r8, #2
 800c2b0:	3e01      	subs	r6, #1
 800c2b2:	4638      	mov	r0, r7
 800c2b4:	612e      	str	r6, [r5, #16]
 800c2b6:	4621      	mov	r1, r4
 800c2b8:	f7ff fde2 	bl	800be80 <_Bfree>
 800c2bc:	4628      	mov	r0, r5
 800c2be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2c2:	f842 0f04 	str.w	r0, [r2, #4]!
 800c2c6:	3301      	adds	r3, #1
 800c2c8:	e7c5      	b.n	800c256 <__lshift+0x4a>
 800c2ca:	3904      	subs	r1, #4
 800c2cc:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2d0:	f841 2f04 	str.w	r2, [r1, #4]!
 800c2d4:	459c      	cmp	ip, r3
 800c2d6:	d8f9      	bhi.n	800c2cc <__lshift+0xc0>
 800c2d8:	e7ea      	b.n	800c2b0 <__lshift+0xa4>
 800c2da:	bf00      	nop
 800c2dc:	0800d4d5 	.word	0x0800d4d5
 800c2e0:	0800d4e6 	.word	0x0800d4e6

0800c2e4 <__mcmp>:
 800c2e4:	690a      	ldr	r2, [r1, #16]
 800c2e6:	4603      	mov	r3, r0
 800c2e8:	6900      	ldr	r0, [r0, #16]
 800c2ea:	1a80      	subs	r0, r0, r2
 800c2ec:	b530      	push	{r4, r5, lr}
 800c2ee:	d10e      	bne.n	800c30e <__mcmp+0x2a>
 800c2f0:	3314      	adds	r3, #20
 800c2f2:	3114      	adds	r1, #20
 800c2f4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c2f8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c2fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c300:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c304:	4295      	cmp	r5, r2
 800c306:	d003      	beq.n	800c310 <__mcmp+0x2c>
 800c308:	d205      	bcs.n	800c316 <__mcmp+0x32>
 800c30a:	f04f 30ff 	mov.w	r0, #4294967295
 800c30e:	bd30      	pop	{r4, r5, pc}
 800c310:	42a3      	cmp	r3, r4
 800c312:	d3f3      	bcc.n	800c2fc <__mcmp+0x18>
 800c314:	e7fb      	b.n	800c30e <__mcmp+0x2a>
 800c316:	2001      	movs	r0, #1
 800c318:	e7f9      	b.n	800c30e <__mcmp+0x2a>
	...

0800c31c <__mdiff>:
 800c31c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c320:	4689      	mov	r9, r1
 800c322:	4606      	mov	r6, r0
 800c324:	4611      	mov	r1, r2
 800c326:	4648      	mov	r0, r9
 800c328:	4614      	mov	r4, r2
 800c32a:	f7ff ffdb 	bl	800c2e4 <__mcmp>
 800c32e:	1e05      	subs	r5, r0, #0
 800c330:	d112      	bne.n	800c358 <__mdiff+0x3c>
 800c332:	4629      	mov	r1, r5
 800c334:	4630      	mov	r0, r6
 800c336:	f7ff fd63 	bl	800be00 <_Balloc>
 800c33a:	4602      	mov	r2, r0
 800c33c:	b928      	cbnz	r0, 800c34a <__mdiff+0x2e>
 800c33e:	4b3f      	ldr	r3, [pc, #252]	@ (800c43c <__mdiff+0x120>)
 800c340:	f240 2137 	movw	r1, #567	@ 0x237
 800c344:	483e      	ldr	r0, [pc, #248]	@ (800c440 <__mdiff+0x124>)
 800c346:	f000 fce7 	bl	800cd18 <__assert_func>
 800c34a:	2301      	movs	r3, #1
 800c34c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c350:	4610      	mov	r0, r2
 800c352:	b003      	add	sp, #12
 800c354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c358:	bfbc      	itt	lt
 800c35a:	464b      	movlt	r3, r9
 800c35c:	46a1      	movlt	r9, r4
 800c35e:	4630      	mov	r0, r6
 800c360:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c364:	bfba      	itte	lt
 800c366:	461c      	movlt	r4, r3
 800c368:	2501      	movlt	r5, #1
 800c36a:	2500      	movge	r5, #0
 800c36c:	f7ff fd48 	bl	800be00 <_Balloc>
 800c370:	4602      	mov	r2, r0
 800c372:	b918      	cbnz	r0, 800c37c <__mdiff+0x60>
 800c374:	4b31      	ldr	r3, [pc, #196]	@ (800c43c <__mdiff+0x120>)
 800c376:	f240 2145 	movw	r1, #581	@ 0x245
 800c37a:	e7e3      	b.n	800c344 <__mdiff+0x28>
 800c37c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c380:	6926      	ldr	r6, [r4, #16]
 800c382:	60c5      	str	r5, [r0, #12]
 800c384:	f109 0310 	add.w	r3, r9, #16
 800c388:	f109 0514 	add.w	r5, r9, #20
 800c38c:	f104 0e14 	add.w	lr, r4, #20
 800c390:	f100 0b14 	add.w	fp, r0, #20
 800c394:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c398:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c39c:	9301      	str	r3, [sp, #4]
 800c39e:	46d9      	mov	r9, fp
 800c3a0:	f04f 0c00 	mov.w	ip, #0
 800c3a4:	9b01      	ldr	r3, [sp, #4]
 800c3a6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c3aa:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c3ae:	9301      	str	r3, [sp, #4]
 800c3b0:	fa1f f38a 	uxth.w	r3, sl
 800c3b4:	4619      	mov	r1, r3
 800c3b6:	b283      	uxth	r3, r0
 800c3b8:	1acb      	subs	r3, r1, r3
 800c3ba:	0c00      	lsrs	r0, r0, #16
 800c3bc:	4463      	add	r3, ip
 800c3be:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c3c2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c3c6:	b29b      	uxth	r3, r3
 800c3c8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c3cc:	4576      	cmp	r6, lr
 800c3ce:	f849 3b04 	str.w	r3, [r9], #4
 800c3d2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c3d6:	d8e5      	bhi.n	800c3a4 <__mdiff+0x88>
 800c3d8:	1b33      	subs	r3, r6, r4
 800c3da:	3b15      	subs	r3, #21
 800c3dc:	f023 0303 	bic.w	r3, r3, #3
 800c3e0:	3415      	adds	r4, #21
 800c3e2:	3304      	adds	r3, #4
 800c3e4:	42a6      	cmp	r6, r4
 800c3e6:	bf38      	it	cc
 800c3e8:	2304      	movcc	r3, #4
 800c3ea:	441d      	add	r5, r3
 800c3ec:	445b      	add	r3, fp
 800c3ee:	461e      	mov	r6, r3
 800c3f0:	462c      	mov	r4, r5
 800c3f2:	4544      	cmp	r4, r8
 800c3f4:	d30e      	bcc.n	800c414 <__mdiff+0xf8>
 800c3f6:	f108 0103 	add.w	r1, r8, #3
 800c3fa:	1b49      	subs	r1, r1, r5
 800c3fc:	f021 0103 	bic.w	r1, r1, #3
 800c400:	3d03      	subs	r5, #3
 800c402:	45a8      	cmp	r8, r5
 800c404:	bf38      	it	cc
 800c406:	2100      	movcc	r1, #0
 800c408:	440b      	add	r3, r1
 800c40a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c40e:	b191      	cbz	r1, 800c436 <__mdiff+0x11a>
 800c410:	6117      	str	r7, [r2, #16]
 800c412:	e79d      	b.n	800c350 <__mdiff+0x34>
 800c414:	f854 1b04 	ldr.w	r1, [r4], #4
 800c418:	46e6      	mov	lr, ip
 800c41a:	0c08      	lsrs	r0, r1, #16
 800c41c:	fa1c fc81 	uxtah	ip, ip, r1
 800c420:	4471      	add	r1, lr
 800c422:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c426:	b289      	uxth	r1, r1
 800c428:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c42c:	f846 1b04 	str.w	r1, [r6], #4
 800c430:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c434:	e7dd      	b.n	800c3f2 <__mdiff+0xd6>
 800c436:	3f01      	subs	r7, #1
 800c438:	e7e7      	b.n	800c40a <__mdiff+0xee>
 800c43a:	bf00      	nop
 800c43c:	0800d4d5 	.word	0x0800d4d5
 800c440:	0800d4e6 	.word	0x0800d4e6

0800c444 <__d2b>:
 800c444:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c448:	460f      	mov	r7, r1
 800c44a:	2101      	movs	r1, #1
 800c44c:	ec59 8b10 	vmov	r8, r9, d0
 800c450:	4616      	mov	r6, r2
 800c452:	f7ff fcd5 	bl	800be00 <_Balloc>
 800c456:	4604      	mov	r4, r0
 800c458:	b930      	cbnz	r0, 800c468 <__d2b+0x24>
 800c45a:	4602      	mov	r2, r0
 800c45c:	4b23      	ldr	r3, [pc, #140]	@ (800c4ec <__d2b+0xa8>)
 800c45e:	4824      	ldr	r0, [pc, #144]	@ (800c4f0 <__d2b+0xac>)
 800c460:	f240 310f 	movw	r1, #783	@ 0x30f
 800c464:	f000 fc58 	bl	800cd18 <__assert_func>
 800c468:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c46c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c470:	b10d      	cbz	r5, 800c476 <__d2b+0x32>
 800c472:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c476:	9301      	str	r3, [sp, #4]
 800c478:	f1b8 0300 	subs.w	r3, r8, #0
 800c47c:	d023      	beq.n	800c4c6 <__d2b+0x82>
 800c47e:	4668      	mov	r0, sp
 800c480:	9300      	str	r3, [sp, #0]
 800c482:	f7ff fd84 	bl	800bf8e <__lo0bits>
 800c486:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c48a:	b1d0      	cbz	r0, 800c4c2 <__d2b+0x7e>
 800c48c:	f1c0 0320 	rsb	r3, r0, #32
 800c490:	fa02 f303 	lsl.w	r3, r2, r3
 800c494:	430b      	orrs	r3, r1
 800c496:	40c2      	lsrs	r2, r0
 800c498:	6163      	str	r3, [r4, #20]
 800c49a:	9201      	str	r2, [sp, #4]
 800c49c:	9b01      	ldr	r3, [sp, #4]
 800c49e:	61a3      	str	r3, [r4, #24]
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	bf0c      	ite	eq
 800c4a4:	2201      	moveq	r2, #1
 800c4a6:	2202      	movne	r2, #2
 800c4a8:	6122      	str	r2, [r4, #16]
 800c4aa:	b1a5      	cbz	r5, 800c4d6 <__d2b+0x92>
 800c4ac:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c4b0:	4405      	add	r5, r0
 800c4b2:	603d      	str	r5, [r7, #0]
 800c4b4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c4b8:	6030      	str	r0, [r6, #0]
 800c4ba:	4620      	mov	r0, r4
 800c4bc:	b003      	add	sp, #12
 800c4be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c4c2:	6161      	str	r1, [r4, #20]
 800c4c4:	e7ea      	b.n	800c49c <__d2b+0x58>
 800c4c6:	a801      	add	r0, sp, #4
 800c4c8:	f7ff fd61 	bl	800bf8e <__lo0bits>
 800c4cc:	9b01      	ldr	r3, [sp, #4]
 800c4ce:	6163      	str	r3, [r4, #20]
 800c4d0:	3020      	adds	r0, #32
 800c4d2:	2201      	movs	r2, #1
 800c4d4:	e7e8      	b.n	800c4a8 <__d2b+0x64>
 800c4d6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c4da:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c4de:	6038      	str	r0, [r7, #0]
 800c4e0:	6918      	ldr	r0, [r3, #16]
 800c4e2:	f7ff fd35 	bl	800bf50 <__hi0bits>
 800c4e6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c4ea:	e7e5      	b.n	800c4b8 <__d2b+0x74>
 800c4ec:	0800d4d5 	.word	0x0800d4d5
 800c4f0:	0800d4e6 	.word	0x0800d4e6

0800c4f4 <__ssputs_r>:
 800c4f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c4f8:	688e      	ldr	r6, [r1, #8]
 800c4fa:	461f      	mov	r7, r3
 800c4fc:	42be      	cmp	r6, r7
 800c4fe:	680b      	ldr	r3, [r1, #0]
 800c500:	4682      	mov	sl, r0
 800c502:	460c      	mov	r4, r1
 800c504:	4690      	mov	r8, r2
 800c506:	d82d      	bhi.n	800c564 <__ssputs_r+0x70>
 800c508:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c50c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c510:	d026      	beq.n	800c560 <__ssputs_r+0x6c>
 800c512:	6965      	ldr	r5, [r4, #20]
 800c514:	6909      	ldr	r1, [r1, #16]
 800c516:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c51a:	eba3 0901 	sub.w	r9, r3, r1
 800c51e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c522:	1c7b      	adds	r3, r7, #1
 800c524:	444b      	add	r3, r9
 800c526:	106d      	asrs	r5, r5, #1
 800c528:	429d      	cmp	r5, r3
 800c52a:	bf38      	it	cc
 800c52c:	461d      	movcc	r5, r3
 800c52e:	0553      	lsls	r3, r2, #21
 800c530:	d527      	bpl.n	800c582 <__ssputs_r+0x8e>
 800c532:	4629      	mov	r1, r5
 800c534:	f7ff fbd8 	bl	800bce8 <_malloc_r>
 800c538:	4606      	mov	r6, r0
 800c53a:	b360      	cbz	r0, 800c596 <__ssputs_r+0xa2>
 800c53c:	6921      	ldr	r1, [r4, #16]
 800c53e:	464a      	mov	r2, r9
 800c540:	f000 fbdc 	bl	800ccfc <memcpy>
 800c544:	89a3      	ldrh	r3, [r4, #12]
 800c546:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c54a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c54e:	81a3      	strh	r3, [r4, #12]
 800c550:	6126      	str	r6, [r4, #16]
 800c552:	6165      	str	r5, [r4, #20]
 800c554:	444e      	add	r6, r9
 800c556:	eba5 0509 	sub.w	r5, r5, r9
 800c55a:	6026      	str	r6, [r4, #0]
 800c55c:	60a5      	str	r5, [r4, #8]
 800c55e:	463e      	mov	r6, r7
 800c560:	42be      	cmp	r6, r7
 800c562:	d900      	bls.n	800c566 <__ssputs_r+0x72>
 800c564:	463e      	mov	r6, r7
 800c566:	6820      	ldr	r0, [r4, #0]
 800c568:	4632      	mov	r2, r6
 800c56a:	4641      	mov	r1, r8
 800c56c:	f000 fb9c 	bl	800cca8 <memmove>
 800c570:	68a3      	ldr	r3, [r4, #8]
 800c572:	1b9b      	subs	r3, r3, r6
 800c574:	60a3      	str	r3, [r4, #8]
 800c576:	6823      	ldr	r3, [r4, #0]
 800c578:	4433      	add	r3, r6
 800c57a:	6023      	str	r3, [r4, #0]
 800c57c:	2000      	movs	r0, #0
 800c57e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c582:	462a      	mov	r2, r5
 800c584:	f000 fc0c 	bl	800cda0 <_realloc_r>
 800c588:	4606      	mov	r6, r0
 800c58a:	2800      	cmp	r0, #0
 800c58c:	d1e0      	bne.n	800c550 <__ssputs_r+0x5c>
 800c58e:	6921      	ldr	r1, [r4, #16]
 800c590:	4650      	mov	r0, sl
 800c592:	f7ff fb35 	bl	800bc00 <_free_r>
 800c596:	230c      	movs	r3, #12
 800c598:	f8ca 3000 	str.w	r3, [sl]
 800c59c:	89a3      	ldrh	r3, [r4, #12]
 800c59e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c5a2:	81a3      	strh	r3, [r4, #12]
 800c5a4:	f04f 30ff 	mov.w	r0, #4294967295
 800c5a8:	e7e9      	b.n	800c57e <__ssputs_r+0x8a>
	...

0800c5ac <_svfiprintf_r>:
 800c5ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5b0:	4698      	mov	r8, r3
 800c5b2:	898b      	ldrh	r3, [r1, #12]
 800c5b4:	061b      	lsls	r3, r3, #24
 800c5b6:	b09d      	sub	sp, #116	@ 0x74
 800c5b8:	4607      	mov	r7, r0
 800c5ba:	460d      	mov	r5, r1
 800c5bc:	4614      	mov	r4, r2
 800c5be:	d510      	bpl.n	800c5e2 <_svfiprintf_r+0x36>
 800c5c0:	690b      	ldr	r3, [r1, #16]
 800c5c2:	b973      	cbnz	r3, 800c5e2 <_svfiprintf_r+0x36>
 800c5c4:	2140      	movs	r1, #64	@ 0x40
 800c5c6:	f7ff fb8f 	bl	800bce8 <_malloc_r>
 800c5ca:	6028      	str	r0, [r5, #0]
 800c5cc:	6128      	str	r0, [r5, #16]
 800c5ce:	b930      	cbnz	r0, 800c5de <_svfiprintf_r+0x32>
 800c5d0:	230c      	movs	r3, #12
 800c5d2:	603b      	str	r3, [r7, #0]
 800c5d4:	f04f 30ff 	mov.w	r0, #4294967295
 800c5d8:	b01d      	add	sp, #116	@ 0x74
 800c5da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5de:	2340      	movs	r3, #64	@ 0x40
 800c5e0:	616b      	str	r3, [r5, #20]
 800c5e2:	2300      	movs	r3, #0
 800c5e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c5e6:	2320      	movs	r3, #32
 800c5e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c5ec:	f8cd 800c 	str.w	r8, [sp, #12]
 800c5f0:	2330      	movs	r3, #48	@ 0x30
 800c5f2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c790 <_svfiprintf_r+0x1e4>
 800c5f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c5fa:	f04f 0901 	mov.w	r9, #1
 800c5fe:	4623      	mov	r3, r4
 800c600:	469a      	mov	sl, r3
 800c602:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c606:	b10a      	cbz	r2, 800c60c <_svfiprintf_r+0x60>
 800c608:	2a25      	cmp	r2, #37	@ 0x25
 800c60a:	d1f9      	bne.n	800c600 <_svfiprintf_r+0x54>
 800c60c:	ebba 0b04 	subs.w	fp, sl, r4
 800c610:	d00b      	beq.n	800c62a <_svfiprintf_r+0x7e>
 800c612:	465b      	mov	r3, fp
 800c614:	4622      	mov	r2, r4
 800c616:	4629      	mov	r1, r5
 800c618:	4638      	mov	r0, r7
 800c61a:	f7ff ff6b 	bl	800c4f4 <__ssputs_r>
 800c61e:	3001      	adds	r0, #1
 800c620:	f000 80a7 	beq.w	800c772 <_svfiprintf_r+0x1c6>
 800c624:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c626:	445a      	add	r2, fp
 800c628:	9209      	str	r2, [sp, #36]	@ 0x24
 800c62a:	f89a 3000 	ldrb.w	r3, [sl]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	f000 809f 	beq.w	800c772 <_svfiprintf_r+0x1c6>
 800c634:	2300      	movs	r3, #0
 800c636:	f04f 32ff 	mov.w	r2, #4294967295
 800c63a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c63e:	f10a 0a01 	add.w	sl, sl, #1
 800c642:	9304      	str	r3, [sp, #16]
 800c644:	9307      	str	r3, [sp, #28]
 800c646:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c64a:	931a      	str	r3, [sp, #104]	@ 0x68
 800c64c:	4654      	mov	r4, sl
 800c64e:	2205      	movs	r2, #5
 800c650:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c654:	484e      	ldr	r0, [pc, #312]	@ (800c790 <_svfiprintf_r+0x1e4>)
 800c656:	f7f3 fdf3 	bl	8000240 <memchr>
 800c65a:	9a04      	ldr	r2, [sp, #16]
 800c65c:	b9d8      	cbnz	r0, 800c696 <_svfiprintf_r+0xea>
 800c65e:	06d0      	lsls	r0, r2, #27
 800c660:	bf44      	itt	mi
 800c662:	2320      	movmi	r3, #32
 800c664:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c668:	0711      	lsls	r1, r2, #28
 800c66a:	bf44      	itt	mi
 800c66c:	232b      	movmi	r3, #43	@ 0x2b
 800c66e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c672:	f89a 3000 	ldrb.w	r3, [sl]
 800c676:	2b2a      	cmp	r3, #42	@ 0x2a
 800c678:	d015      	beq.n	800c6a6 <_svfiprintf_r+0xfa>
 800c67a:	9a07      	ldr	r2, [sp, #28]
 800c67c:	4654      	mov	r4, sl
 800c67e:	2000      	movs	r0, #0
 800c680:	f04f 0c0a 	mov.w	ip, #10
 800c684:	4621      	mov	r1, r4
 800c686:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c68a:	3b30      	subs	r3, #48	@ 0x30
 800c68c:	2b09      	cmp	r3, #9
 800c68e:	d94b      	bls.n	800c728 <_svfiprintf_r+0x17c>
 800c690:	b1b0      	cbz	r0, 800c6c0 <_svfiprintf_r+0x114>
 800c692:	9207      	str	r2, [sp, #28]
 800c694:	e014      	b.n	800c6c0 <_svfiprintf_r+0x114>
 800c696:	eba0 0308 	sub.w	r3, r0, r8
 800c69a:	fa09 f303 	lsl.w	r3, r9, r3
 800c69e:	4313      	orrs	r3, r2
 800c6a0:	9304      	str	r3, [sp, #16]
 800c6a2:	46a2      	mov	sl, r4
 800c6a4:	e7d2      	b.n	800c64c <_svfiprintf_r+0xa0>
 800c6a6:	9b03      	ldr	r3, [sp, #12]
 800c6a8:	1d19      	adds	r1, r3, #4
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	9103      	str	r1, [sp, #12]
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	bfbb      	ittet	lt
 800c6b2:	425b      	neglt	r3, r3
 800c6b4:	f042 0202 	orrlt.w	r2, r2, #2
 800c6b8:	9307      	strge	r3, [sp, #28]
 800c6ba:	9307      	strlt	r3, [sp, #28]
 800c6bc:	bfb8      	it	lt
 800c6be:	9204      	strlt	r2, [sp, #16]
 800c6c0:	7823      	ldrb	r3, [r4, #0]
 800c6c2:	2b2e      	cmp	r3, #46	@ 0x2e
 800c6c4:	d10a      	bne.n	800c6dc <_svfiprintf_r+0x130>
 800c6c6:	7863      	ldrb	r3, [r4, #1]
 800c6c8:	2b2a      	cmp	r3, #42	@ 0x2a
 800c6ca:	d132      	bne.n	800c732 <_svfiprintf_r+0x186>
 800c6cc:	9b03      	ldr	r3, [sp, #12]
 800c6ce:	1d1a      	adds	r2, r3, #4
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	9203      	str	r2, [sp, #12]
 800c6d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c6d8:	3402      	adds	r4, #2
 800c6da:	9305      	str	r3, [sp, #20]
 800c6dc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c7a0 <_svfiprintf_r+0x1f4>
 800c6e0:	7821      	ldrb	r1, [r4, #0]
 800c6e2:	2203      	movs	r2, #3
 800c6e4:	4650      	mov	r0, sl
 800c6e6:	f7f3 fdab 	bl	8000240 <memchr>
 800c6ea:	b138      	cbz	r0, 800c6fc <_svfiprintf_r+0x150>
 800c6ec:	9b04      	ldr	r3, [sp, #16]
 800c6ee:	eba0 000a 	sub.w	r0, r0, sl
 800c6f2:	2240      	movs	r2, #64	@ 0x40
 800c6f4:	4082      	lsls	r2, r0
 800c6f6:	4313      	orrs	r3, r2
 800c6f8:	3401      	adds	r4, #1
 800c6fa:	9304      	str	r3, [sp, #16]
 800c6fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c700:	4824      	ldr	r0, [pc, #144]	@ (800c794 <_svfiprintf_r+0x1e8>)
 800c702:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c706:	2206      	movs	r2, #6
 800c708:	f7f3 fd9a 	bl	8000240 <memchr>
 800c70c:	2800      	cmp	r0, #0
 800c70e:	d036      	beq.n	800c77e <_svfiprintf_r+0x1d2>
 800c710:	4b21      	ldr	r3, [pc, #132]	@ (800c798 <_svfiprintf_r+0x1ec>)
 800c712:	bb1b      	cbnz	r3, 800c75c <_svfiprintf_r+0x1b0>
 800c714:	9b03      	ldr	r3, [sp, #12]
 800c716:	3307      	adds	r3, #7
 800c718:	f023 0307 	bic.w	r3, r3, #7
 800c71c:	3308      	adds	r3, #8
 800c71e:	9303      	str	r3, [sp, #12]
 800c720:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c722:	4433      	add	r3, r6
 800c724:	9309      	str	r3, [sp, #36]	@ 0x24
 800c726:	e76a      	b.n	800c5fe <_svfiprintf_r+0x52>
 800c728:	fb0c 3202 	mla	r2, ip, r2, r3
 800c72c:	460c      	mov	r4, r1
 800c72e:	2001      	movs	r0, #1
 800c730:	e7a8      	b.n	800c684 <_svfiprintf_r+0xd8>
 800c732:	2300      	movs	r3, #0
 800c734:	3401      	adds	r4, #1
 800c736:	9305      	str	r3, [sp, #20]
 800c738:	4619      	mov	r1, r3
 800c73a:	f04f 0c0a 	mov.w	ip, #10
 800c73e:	4620      	mov	r0, r4
 800c740:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c744:	3a30      	subs	r2, #48	@ 0x30
 800c746:	2a09      	cmp	r2, #9
 800c748:	d903      	bls.n	800c752 <_svfiprintf_r+0x1a6>
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d0c6      	beq.n	800c6dc <_svfiprintf_r+0x130>
 800c74e:	9105      	str	r1, [sp, #20]
 800c750:	e7c4      	b.n	800c6dc <_svfiprintf_r+0x130>
 800c752:	fb0c 2101 	mla	r1, ip, r1, r2
 800c756:	4604      	mov	r4, r0
 800c758:	2301      	movs	r3, #1
 800c75a:	e7f0      	b.n	800c73e <_svfiprintf_r+0x192>
 800c75c:	ab03      	add	r3, sp, #12
 800c75e:	9300      	str	r3, [sp, #0]
 800c760:	462a      	mov	r2, r5
 800c762:	4b0e      	ldr	r3, [pc, #56]	@ (800c79c <_svfiprintf_r+0x1f0>)
 800c764:	a904      	add	r1, sp, #16
 800c766:	4638      	mov	r0, r7
 800c768:	f7fd fe6e 	bl	800a448 <_printf_float>
 800c76c:	1c42      	adds	r2, r0, #1
 800c76e:	4606      	mov	r6, r0
 800c770:	d1d6      	bne.n	800c720 <_svfiprintf_r+0x174>
 800c772:	89ab      	ldrh	r3, [r5, #12]
 800c774:	065b      	lsls	r3, r3, #25
 800c776:	f53f af2d 	bmi.w	800c5d4 <_svfiprintf_r+0x28>
 800c77a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c77c:	e72c      	b.n	800c5d8 <_svfiprintf_r+0x2c>
 800c77e:	ab03      	add	r3, sp, #12
 800c780:	9300      	str	r3, [sp, #0]
 800c782:	462a      	mov	r2, r5
 800c784:	4b05      	ldr	r3, [pc, #20]	@ (800c79c <_svfiprintf_r+0x1f0>)
 800c786:	a904      	add	r1, sp, #16
 800c788:	4638      	mov	r0, r7
 800c78a:	f7fe f8f5 	bl	800a978 <_printf_i>
 800c78e:	e7ed      	b.n	800c76c <_svfiprintf_r+0x1c0>
 800c790:	0800d53f 	.word	0x0800d53f
 800c794:	0800d549 	.word	0x0800d549
 800c798:	0800a449 	.word	0x0800a449
 800c79c:	0800c4f5 	.word	0x0800c4f5
 800c7a0:	0800d545 	.word	0x0800d545

0800c7a4 <__sfputc_r>:
 800c7a4:	6893      	ldr	r3, [r2, #8]
 800c7a6:	3b01      	subs	r3, #1
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	b410      	push	{r4}
 800c7ac:	6093      	str	r3, [r2, #8]
 800c7ae:	da08      	bge.n	800c7c2 <__sfputc_r+0x1e>
 800c7b0:	6994      	ldr	r4, [r2, #24]
 800c7b2:	42a3      	cmp	r3, r4
 800c7b4:	db01      	blt.n	800c7ba <__sfputc_r+0x16>
 800c7b6:	290a      	cmp	r1, #10
 800c7b8:	d103      	bne.n	800c7c2 <__sfputc_r+0x1e>
 800c7ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c7be:	f000 b9df 	b.w	800cb80 <__swbuf_r>
 800c7c2:	6813      	ldr	r3, [r2, #0]
 800c7c4:	1c58      	adds	r0, r3, #1
 800c7c6:	6010      	str	r0, [r2, #0]
 800c7c8:	7019      	strb	r1, [r3, #0]
 800c7ca:	4608      	mov	r0, r1
 800c7cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c7d0:	4770      	bx	lr

0800c7d2 <__sfputs_r>:
 800c7d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7d4:	4606      	mov	r6, r0
 800c7d6:	460f      	mov	r7, r1
 800c7d8:	4614      	mov	r4, r2
 800c7da:	18d5      	adds	r5, r2, r3
 800c7dc:	42ac      	cmp	r4, r5
 800c7de:	d101      	bne.n	800c7e4 <__sfputs_r+0x12>
 800c7e0:	2000      	movs	r0, #0
 800c7e2:	e007      	b.n	800c7f4 <__sfputs_r+0x22>
 800c7e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7e8:	463a      	mov	r2, r7
 800c7ea:	4630      	mov	r0, r6
 800c7ec:	f7ff ffda 	bl	800c7a4 <__sfputc_r>
 800c7f0:	1c43      	adds	r3, r0, #1
 800c7f2:	d1f3      	bne.n	800c7dc <__sfputs_r+0xa>
 800c7f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c7f8 <_vfiprintf_r>:
 800c7f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7fc:	460d      	mov	r5, r1
 800c7fe:	b09d      	sub	sp, #116	@ 0x74
 800c800:	4614      	mov	r4, r2
 800c802:	4698      	mov	r8, r3
 800c804:	4606      	mov	r6, r0
 800c806:	b118      	cbz	r0, 800c810 <_vfiprintf_r+0x18>
 800c808:	6a03      	ldr	r3, [r0, #32]
 800c80a:	b90b      	cbnz	r3, 800c810 <_vfiprintf_r+0x18>
 800c80c:	f7fe fa5e 	bl	800accc <__sinit>
 800c810:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c812:	07d9      	lsls	r1, r3, #31
 800c814:	d405      	bmi.n	800c822 <_vfiprintf_r+0x2a>
 800c816:	89ab      	ldrh	r3, [r5, #12]
 800c818:	059a      	lsls	r2, r3, #22
 800c81a:	d402      	bmi.n	800c822 <_vfiprintf_r+0x2a>
 800c81c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c81e:	f7fe fb94 	bl	800af4a <__retarget_lock_acquire_recursive>
 800c822:	89ab      	ldrh	r3, [r5, #12]
 800c824:	071b      	lsls	r3, r3, #28
 800c826:	d501      	bpl.n	800c82c <_vfiprintf_r+0x34>
 800c828:	692b      	ldr	r3, [r5, #16]
 800c82a:	b99b      	cbnz	r3, 800c854 <_vfiprintf_r+0x5c>
 800c82c:	4629      	mov	r1, r5
 800c82e:	4630      	mov	r0, r6
 800c830:	f000 f9e4 	bl	800cbfc <__swsetup_r>
 800c834:	b170      	cbz	r0, 800c854 <_vfiprintf_r+0x5c>
 800c836:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c838:	07dc      	lsls	r4, r3, #31
 800c83a:	d504      	bpl.n	800c846 <_vfiprintf_r+0x4e>
 800c83c:	f04f 30ff 	mov.w	r0, #4294967295
 800c840:	b01d      	add	sp, #116	@ 0x74
 800c842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c846:	89ab      	ldrh	r3, [r5, #12]
 800c848:	0598      	lsls	r0, r3, #22
 800c84a:	d4f7      	bmi.n	800c83c <_vfiprintf_r+0x44>
 800c84c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c84e:	f7fe fb7d 	bl	800af4c <__retarget_lock_release_recursive>
 800c852:	e7f3      	b.n	800c83c <_vfiprintf_r+0x44>
 800c854:	2300      	movs	r3, #0
 800c856:	9309      	str	r3, [sp, #36]	@ 0x24
 800c858:	2320      	movs	r3, #32
 800c85a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c85e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c862:	2330      	movs	r3, #48	@ 0x30
 800c864:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ca14 <_vfiprintf_r+0x21c>
 800c868:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c86c:	f04f 0901 	mov.w	r9, #1
 800c870:	4623      	mov	r3, r4
 800c872:	469a      	mov	sl, r3
 800c874:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c878:	b10a      	cbz	r2, 800c87e <_vfiprintf_r+0x86>
 800c87a:	2a25      	cmp	r2, #37	@ 0x25
 800c87c:	d1f9      	bne.n	800c872 <_vfiprintf_r+0x7a>
 800c87e:	ebba 0b04 	subs.w	fp, sl, r4
 800c882:	d00b      	beq.n	800c89c <_vfiprintf_r+0xa4>
 800c884:	465b      	mov	r3, fp
 800c886:	4622      	mov	r2, r4
 800c888:	4629      	mov	r1, r5
 800c88a:	4630      	mov	r0, r6
 800c88c:	f7ff ffa1 	bl	800c7d2 <__sfputs_r>
 800c890:	3001      	adds	r0, #1
 800c892:	f000 80a7 	beq.w	800c9e4 <_vfiprintf_r+0x1ec>
 800c896:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c898:	445a      	add	r2, fp
 800c89a:	9209      	str	r2, [sp, #36]	@ 0x24
 800c89c:	f89a 3000 	ldrb.w	r3, [sl]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	f000 809f 	beq.w	800c9e4 <_vfiprintf_r+0x1ec>
 800c8a6:	2300      	movs	r3, #0
 800c8a8:	f04f 32ff 	mov.w	r2, #4294967295
 800c8ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c8b0:	f10a 0a01 	add.w	sl, sl, #1
 800c8b4:	9304      	str	r3, [sp, #16]
 800c8b6:	9307      	str	r3, [sp, #28]
 800c8b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c8bc:	931a      	str	r3, [sp, #104]	@ 0x68
 800c8be:	4654      	mov	r4, sl
 800c8c0:	2205      	movs	r2, #5
 800c8c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8c6:	4853      	ldr	r0, [pc, #332]	@ (800ca14 <_vfiprintf_r+0x21c>)
 800c8c8:	f7f3 fcba 	bl	8000240 <memchr>
 800c8cc:	9a04      	ldr	r2, [sp, #16]
 800c8ce:	b9d8      	cbnz	r0, 800c908 <_vfiprintf_r+0x110>
 800c8d0:	06d1      	lsls	r1, r2, #27
 800c8d2:	bf44      	itt	mi
 800c8d4:	2320      	movmi	r3, #32
 800c8d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c8da:	0713      	lsls	r3, r2, #28
 800c8dc:	bf44      	itt	mi
 800c8de:	232b      	movmi	r3, #43	@ 0x2b
 800c8e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c8e4:	f89a 3000 	ldrb.w	r3, [sl]
 800c8e8:	2b2a      	cmp	r3, #42	@ 0x2a
 800c8ea:	d015      	beq.n	800c918 <_vfiprintf_r+0x120>
 800c8ec:	9a07      	ldr	r2, [sp, #28]
 800c8ee:	4654      	mov	r4, sl
 800c8f0:	2000      	movs	r0, #0
 800c8f2:	f04f 0c0a 	mov.w	ip, #10
 800c8f6:	4621      	mov	r1, r4
 800c8f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c8fc:	3b30      	subs	r3, #48	@ 0x30
 800c8fe:	2b09      	cmp	r3, #9
 800c900:	d94b      	bls.n	800c99a <_vfiprintf_r+0x1a2>
 800c902:	b1b0      	cbz	r0, 800c932 <_vfiprintf_r+0x13a>
 800c904:	9207      	str	r2, [sp, #28]
 800c906:	e014      	b.n	800c932 <_vfiprintf_r+0x13a>
 800c908:	eba0 0308 	sub.w	r3, r0, r8
 800c90c:	fa09 f303 	lsl.w	r3, r9, r3
 800c910:	4313      	orrs	r3, r2
 800c912:	9304      	str	r3, [sp, #16]
 800c914:	46a2      	mov	sl, r4
 800c916:	e7d2      	b.n	800c8be <_vfiprintf_r+0xc6>
 800c918:	9b03      	ldr	r3, [sp, #12]
 800c91a:	1d19      	adds	r1, r3, #4
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	9103      	str	r1, [sp, #12]
 800c920:	2b00      	cmp	r3, #0
 800c922:	bfbb      	ittet	lt
 800c924:	425b      	neglt	r3, r3
 800c926:	f042 0202 	orrlt.w	r2, r2, #2
 800c92a:	9307      	strge	r3, [sp, #28]
 800c92c:	9307      	strlt	r3, [sp, #28]
 800c92e:	bfb8      	it	lt
 800c930:	9204      	strlt	r2, [sp, #16]
 800c932:	7823      	ldrb	r3, [r4, #0]
 800c934:	2b2e      	cmp	r3, #46	@ 0x2e
 800c936:	d10a      	bne.n	800c94e <_vfiprintf_r+0x156>
 800c938:	7863      	ldrb	r3, [r4, #1]
 800c93a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c93c:	d132      	bne.n	800c9a4 <_vfiprintf_r+0x1ac>
 800c93e:	9b03      	ldr	r3, [sp, #12]
 800c940:	1d1a      	adds	r2, r3, #4
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	9203      	str	r2, [sp, #12]
 800c946:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c94a:	3402      	adds	r4, #2
 800c94c:	9305      	str	r3, [sp, #20]
 800c94e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ca24 <_vfiprintf_r+0x22c>
 800c952:	7821      	ldrb	r1, [r4, #0]
 800c954:	2203      	movs	r2, #3
 800c956:	4650      	mov	r0, sl
 800c958:	f7f3 fc72 	bl	8000240 <memchr>
 800c95c:	b138      	cbz	r0, 800c96e <_vfiprintf_r+0x176>
 800c95e:	9b04      	ldr	r3, [sp, #16]
 800c960:	eba0 000a 	sub.w	r0, r0, sl
 800c964:	2240      	movs	r2, #64	@ 0x40
 800c966:	4082      	lsls	r2, r0
 800c968:	4313      	orrs	r3, r2
 800c96a:	3401      	adds	r4, #1
 800c96c:	9304      	str	r3, [sp, #16]
 800c96e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c972:	4829      	ldr	r0, [pc, #164]	@ (800ca18 <_vfiprintf_r+0x220>)
 800c974:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c978:	2206      	movs	r2, #6
 800c97a:	f7f3 fc61 	bl	8000240 <memchr>
 800c97e:	2800      	cmp	r0, #0
 800c980:	d03f      	beq.n	800ca02 <_vfiprintf_r+0x20a>
 800c982:	4b26      	ldr	r3, [pc, #152]	@ (800ca1c <_vfiprintf_r+0x224>)
 800c984:	bb1b      	cbnz	r3, 800c9ce <_vfiprintf_r+0x1d6>
 800c986:	9b03      	ldr	r3, [sp, #12]
 800c988:	3307      	adds	r3, #7
 800c98a:	f023 0307 	bic.w	r3, r3, #7
 800c98e:	3308      	adds	r3, #8
 800c990:	9303      	str	r3, [sp, #12]
 800c992:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c994:	443b      	add	r3, r7
 800c996:	9309      	str	r3, [sp, #36]	@ 0x24
 800c998:	e76a      	b.n	800c870 <_vfiprintf_r+0x78>
 800c99a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c99e:	460c      	mov	r4, r1
 800c9a0:	2001      	movs	r0, #1
 800c9a2:	e7a8      	b.n	800c8f6 <_vfiprintf_r+0xfe>
 800c9a4:	2300      	movs	r3, #0
 800c9a6:	3401      	adds	r4, #1
 800c9a8:	9305      	str	r3, [sp, #20]
 800c9aa:	4619      	mov	r1, r3
 800c9ac:	f04f 0c0a 	mov.w	ip, #10
 800c9b0:	4620      	mov	r0, r4
 800c9b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c9b6:	3a30      	subs	r2, #48	@ 0x30
 800c9b8:	2a09      	cmp	r2, #9
 800c9ba:	d903      	bls.n	800c9c4 <_vfiprintf_r+0x1cc>
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d0c6      	beq.n	800c94e <_vfiprintf_r+0x156>
 800c9c0:	9105      	str	r1, [sp, #20]
 800c9c2:	e7c4      	b.n	800c94e <_vfiprintf_r+0x156>
 800c9c4:	fb0c 2101 	mla	r1, ip, r1, r2
 800c9c8:	4604      	mov	r4, r0
 800c9ca:	2301      	movs	r3, #1
 800c9cc:	e7f0      	b.n	800c9b0 <_vfiprintf_r+0x1b8>
 800c9ce:	ab03      	add	r3, sp, #12
 800c9d0:	9300      	str	r3, [sp, #0]
 800c9d2:	462a      	mov	r2, r5
 800c9d4:	4b12      	ldr	r3, [pc, #72]	@ (800ca20 <_vfiprintf_r+0x228>)
 800c9d6:	a904      	add	r1, sp, #16
 800c9d8:	4630      	mov	r0, r6
 800c9da:	f7fd fd35 	bl	800a448 <_printf_float>
 800c9de:	4607      	mov	r7, r0
 800c9e0:	1c78      	adds	r0, r7, #1
 800c9e2:	d1d6      	bne.n	800c992 <_vfiprintf_r+0x19a>
 800c9e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c9e6:	07d9      	lsls	r1, r3, #31
 800c9e8:	d405      	bmi.n	800c9f6 <_vfiprintf_r+0x1fe>
 800c9ea:	89ab      	ldrh	r3, [r5, #12]
 800c9ec:	059a      	lsls	r2, r3, #22
 800c9ee:	d402      	bmi.n	800c9f6 <_vfiprintf_r+0x1fe>
 800c9f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c9f2:	f7fe faab 	bl	800af4c <__retarget_lock_release_recursive>
 800c9f6:	89ab      	ldrh	r3, [r5, #12]
 800c9f8:	065b      	lsls	r3, r3, #25
 800c9fa:	f53f af1f 	bmi.w	800c83c <_vfiprintf_r+0x44>
 800c9fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ca00:	e71e      	b.n	800c840 <_vfiprintf_r+0x48>
 800ca02:	ab03      	add	r3, sp, #12
 800ca04:	9300      	str	r3, [sp, #0]
 800ca06:	462a      	mov	r2, r5
 800ca08:	4b05      	ldr	r3, [pc, #20]	@ (800ca20 <_vfiprintf_r+0x228>)
 800ca0a:	a904      	add	r1, sp, #16
 800ca0c:	4630      	mov	r0, r6
 800ca0e:	f7fd ffb3 	bl	800a978 <_printf_i>
 800ca12:	e7e4      	b.n	800c9de <_vfiprintf_r+0x1e6>
 800ca14:	0800d53f 	.word	0x0800d53f
 800ca18:	0800d549 	.word	0x0800d549
 800ca1c:	0800a449 	.word	0x0800a449
 800ca20:	0800c7d3 	.word	0x0800c7d3
 800ca24:	0800d545 	.word	0x0800d545

0800ca28 <__sflush_r>:
 800ca28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ca2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca30:	0716      	lsls	r6, r2, #28
 800ca32:	4605      	mov	r5, r0
 800ca34:	460c      	mov	r4, r1
 800ca36:	d454      	bmi.n	800cae2 <__sflush_r+0xba>
 800ca38:	684b      	ldr	r3, [r1, #4]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	dc02      	bgt.n	800ca44 <__sflush_r+0x1c>
 800ca3e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	dd48      	ble.n	800cad6 <__sflush_r+0xae>
 800ca44:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ca46:	2e00      	cmp	r6, #0
 800ca48:	d045      	beq.n	800cad6 <__sflush_r+0xae>
 800ca4a:	2300      	movs	r3, #0
 800ca4c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ca50:	682f      	ldr	r7, [r5, #0]
 800ca52:	6a21      	ldr	r1, [r4, #32]
 800ca54:	602b      	str	r3, [r5, #0]
 800ca56:	d030      	beq.n	800caba <__sflush_r+0x92>
 800ca58:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ca5a:	89a3      	ldrh	r3, [r4, #12]
 800ca5c:	0759      	lsls	r1, r3, #29
 800ca5e:	d505      	bpl.n	800ca6c <__sflush_r+0x44>
 800ca60:	6863      	ldr	r3, [r4, #4]
 800ca62:	1ad2      	subs	r2, r2, r3
 800ca64:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ca66:	b10b      	cbz	r3, 800ca6c <__sflush_r+0x44>
 800ca68:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ca6a:	1ad2      	subs	r2, r2, r3
 800ca6c:	2300      	movs	r3, #0
 800ca6e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ca70:	6a21      	ldr	r1, [r4, #32]
 800ca72:	4628      	mov	r0, r5
 800ca74:	47b0      	blx	r6
 800ca76:	1c43      	adds	r3, r0, #1
 800ca78:	89a3      	ldrh	r3, [r4, #12]
 800ca7a:	d106      	bne.n	800ca8a <__sflush_r+0x62>
 800ca7c:	6829      	ldr	r1, [r5, #0]
 800ca7e:	291d      	cmp	r1, #29
 800ca80:	d82b      	bhi.n	800cada <__sflush_r+0xb2>
 800ca82:	4a2a      	ldr	r2, [pc, #168]	@ (800cb2c <__sflush_r+0x104>)
 800ca84:	40ca      	lsrs	r2, r1
 800ca86:	07d6      	lsls	r6, r2, #31
 800ca88:	d527      	bpl.n	800cada <__sflush_r+0xb2>
 800ca8a:	2200      	movs	r2, #0
 800ca8c:	6062      	str	r2, [r4, #4]
 800ca8e:	04d9      	lsls	r1, r3, #19
 800ca90:	6922      	ldr	r2, [r4, #16]
 800ca92:	6022      	str	r2, [r4, #0]
 800ca94:	d504      	bpl.n	800caa0 <__sflush_r+0x78>
 800ca96:	1c42      	adds	r2, r0, #1
 800ca98:	d101      	bne.n	800ca9e <__sflush_r+0x76>
 800ca9a:	682b      	ldr	r3, [r5, #0]
 800ca9c:	b903      	cbnz	r3, 800caa0 <__sflush_r+0x78>
 800ca9e:	6560      	str	r0, [r4, #84]	@ 0x54
 800caa0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800caa2:	602f      	str	r7, [r5, #0]
 800caa4:	b1b9      	cbz	r1, 800cad6 <__sflush_r+0xae>
 800caa6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800caaa:	4299      	cmp	r1, r3
 800caac:	d002      	beq.n	800cab4 <__sflush_r+0x8c>
 800caae:	4628      	mov	r0, r5
 800cab0:	f7ff f8a6 	bl	800bc00 <_free_r>
 800cab4:	2300      	movs	r3, #0
 800cab6:	6363      	str	r3, [r4, #52]	@ 0x34
 800cab8:	e00d      	b.n	800cad6 <__sflush_r+0xae>
 800caba:	2301      	movs	r3, #1
 800cabc:	4628      	mov	r0, r5
 800cabe:	47b0      	blx	r6
 800cac0:	4602      	mov	r2, r0
 800cac2:	1c50      	adds	r0, r2, #1
 800cac4:	d1c9      	bne.n	800ca5a <__sflush_r+0x32>
 800cac6:	682b      	ldr	r3, [r5, #0]
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d0c6      	beq.n	800ca5a <__sflush_r+0x32>
 800cacc:	2b1d      	cmp	r3, #29
 800cace:	d001      	beq.n	800cad4 <__sflush_r+0xac>
 800cad0:	2b16      	cmp	r3, #22
 800cad2:	d11e      	bne.n	800cb12 <__sflush_r+0xea>
 800cad4:	602f      	str	r7, [r5, #0]
 800cad6:	2000      	movs	r0, #0
 800cad8:	e022      	b.n	800cb20 <__sflush_r+0xf8>
 800cada:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cade:	b21b      	sxth	r3, r3
 800cae0:	e01b      	b.n	800cb1a <__sflush_r+0xf2>
 800cae2:	690f      	ldr	r7, [r1, #16]
 800cae4:	2f00      	cmp	r7, #0
 800cae6:	d0f6      	beq.n	800cad6 <__sflush_r+0xae>
 800cae8:	0793      	lsls	r3, r2, #30
 800caea:	680e      	ldr	r6, [r1, #0]
 800caec:	bf08      	it	eq
 800caee:	694b      	ldreq	r3, [r1, #20]
 800caf0:	600f      	str	r7, [r1, #0]
 800caf2:	bf18      	it	ne
 800caf4:	2300      	movne	r3, #0
 800caf6:	eba6 0807 	sub.w	r8, r6, r7
 800cafa:	608b      	str	r3, [r1, #8]
 800cafc:	f1b8 0f00 	cmp.w	r8, #0
 800cb00:	dde9      	ble.n	800cad6 <__sflush_r+0xae>
 800cb02:	6a21      	ldr	r1, [r4, #32]
 800cb04:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cb06:	4643      	mov	r3, r8
 800cb08:	463a      	mov	r2, r7
 800cb0a:	4628      	mov	r0, r5
 800cb0c:	47b0      	blx	r6
 800cb0e:	2800      	cmp	r0, #0
 800cb10:	dc08      	bgt.n	800cb24 <__sflush_r+0xfc>
 800cb12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cb1a:	81a3      	strh	r3, [r4, #12]
 800cb1c:	f04f 30ff 	mov.w	r0, #4294967295
 800cb20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb24:	4407      	add	r7, r0
 800cb26:	eba8 0800 	sub.w	r8, r8, r0
 800cb2a:	e7e7      	b.n	800cafc <__sflush_r+0xd4>
 800cb2c:	20400001 	.word	0x20400001

0800cb30 <_fflush_r>:
 800cb30:	b538      	push	{r3, r4, r5, lr}
 800cb32:	690b      	ldr	r3, [r1, #16]
 800cb34:	4605      	mov	r5, r0
 800cb36:	460c      	mov	r4, r1
 800cb38:	b913      	cbnz	r3, 800cb40 <_fflush_r+0x10>
 800cb3a:	2500      	movs	r5, #0
 800cb3c:	4628      	mov	r0, r5
 800cb3e:	bd38      	pop	{r3, r4, r5, pc}
 800cb40:	b118      	cbz	r0, 800cb4a <_fflush_r+0x1a>
 800cb42:	6a03      	ldr	r3, [r0, #32]
 800cb44:	b90b      	cbnz	r3, 800cb4a <_fflush_r+0x1a>
 800cb46:	f7fe f8c1 	bl	800accc <__sinit>
 800cb4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d0f3      	beq.n	800cb3a <_fflush_r+0xa>
 800cb52:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cb54:	07d0      	lsls	r0, r2, #31
 800cb56:	d404      	bmi.n	800cb62 <_fflush_r+0x32>
 800cb58:	0599      	lsls	r1, r3, #22
 800cb5a:	d402      	bmi.n	800cb62 <_fflush_r+0x32>
 800cb5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cb5e:	f7fe f9f4 	bl	800af4a <__retarget_lock_acquire_recursive>
 800cb62:	4628      	mov	r0, r5
 800cb64:	4621      	mov	r1, r4
 800cb66:	f7ff ff5f 	bl	800ca28 <__sflush_r>
 800cb6a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cb6c:	07da      	lsls	r2, r3, #31
 800cb6e:	4605      	mov	r5, r0
 800cb70:	d4e4      	bmi.n	800cb3c <_fflush_r+0xc>
 800cb72:	89a3      	ldrh	r3, [r4, #12]
 800cb74:	059b      	lsls	r3, r3, #22
 800cb76:	d4e1      	bmi.n	800cb3c <_fflush_r+0xc>
 800cb78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cb7a:	f7fe f9e7 	bl	800af4c <__retarget_lock_release_recursive>
 800cb7e:	e7dd      	b.n	800cb3c <_fflush_r+0xc>

0800cb80 <__swbuf_r>:
 800cb80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb82:	460e      	mov	r6, r1
 800cb84:	4614      	mov	r4, r2
 800cb86:	4605      	mov	r5, r0
 800cb88:	b118      	cbz	r0, 800cb92 <__swbuf_r+0x12>
 800cb8a:	6a03      	ldr	r3, [r0, #32]
 800cb8c:	b90b      	cbnz	r3, 800cb92 <__swbuf_r+0x12>
 800cb8e:	f7fe f89d 	bl	800accc <__sinit>
 800cb92:	69a3      	ldr	r3, [r4, #24]
 800cb94:	60a3      	str	r3, [r4, #8]
 800cb96:	89a3      	ldrh	r3, [r4, #12]
 800cb98:	071a      	lsls	r2, r3, #28
 800cb9a:	d501      	bpl.n	800cba0 <__swbuf_r+0x20>
 800cb9c:	6923      	ldr	r3, [r4, #16]
 800cb9e:	b943      	cbnz	r3, 800cbb2 <__swbuf_r+0x32>
 800cba0:	4621      	mov	r1, r4
 800cba2:	4628      	mov	r0, r5
 800cba4:	f000 f82a 	bl	800cbfc <__swsetup_r>
 800cba8:	b118      	cbz	r0, 800cbb2 <__swbuf_r+0x32>
 800cbaa:	f04f 37ff 	mov.w	r7, #4294967295
 800cbae:	4638      	mov	r0, r7
 800cbb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cbb2:	6823      	ldr	r3, [r4, #0]
 800cbb4:	6922      	ldr	r2, [r4, #16]
 800cbb6:	1a98      	subs	r0, r3, r2
 800cbb8:	6963      	ldr	r3, [r4, #20]
 800cbba:	b2f6      	uxtb	r6, r6
 800cbbc:	4283      	cmp	r3, r0
 800cbbe:	4637      	mov	r7, r6
 800cbc0:	dc05      	bgt.n	800cbce <__swbuf_r+0x4e>
 800cbc2:	4621      	mov	r1, r4
 800cbc4:	4628      	mov	r0, r5
 800cbc6:	f7ff ffb3 	bl	800cb30 <_fflush_r>
 800cbca:	2800      	cmp	r0, #0
 800cbcc:	d1ed      	bne.n	800cbaa <__swbuf_r+0x2a>
 800cbce:	68a3      	ldr	r3, [r4, #8]
 800cbd0:	3b01      	subs	r3, #1
 800cbd2:	60a3      	str	r3, [r4, #8]
 800cbd4:	6823      	ldr	r3, [r4, #0]
 800cbd6:	1c5a      	adds	r2, r3, #1
 800cbd8:	6022      	str	r2, [r4, #0]
 800cbda:	701e      	strb	r6, [r3, #0]
 800cbdc:	6962      	ldr	r2, [r4, #20]
 800cbde:	1c43      	adds	r3, r0, #1
 800cbe0:	429a      	cmp	r2, r3
 800cbe2:	d004      	beq.n	800cbee <__swbuf_r+0x6e>
 800cbe4:	89a3      	ldrh	r3, [r4, #12]
 800cbe6:	07db      	lsls	r3, r3, #31
 800cbe8:	d5e1      	bpl.n	800cbae <__swbuf_r+0x2e>
 800cbea:	2e0a      	cmp	r6, #10
 800cbec:	d1df      	bne.n	800cbae <__swbuf_r+0x2e>
 800cbee:	4621      	mov	r1, r4
 800cbf0:	4628      	mov	r0, r5
 800cbf2:	f7ff ff9d 	bl	800cb30 <_fflush_r>
 800cbf6:	2800      	cmp	r0, #0
 800cbf8:	d0d9      	beq.n	800cbae <__swbuf_r+0x2e>
 800cbfa:	e7d6      	b.n	800cbaa <__swbuf_r+0x2a>

0800cbfc <__swsetup_r>:
 800cbfc:	b538      	push	{r3, r4, r5, lr}
 800cbfe:	4b29      	ldr	r3, [pc, #164]	@ (800cca4 <__swsetup_r+0xa8>)
 800cc00:	4605      	mov	r5, r0
 800cc02:	6818      	ldr	r0, [r3, #0]
 800cc04:	460c      	mov	r4, r1
 800cc06:	b118      	cbz	r0, 800cc10 <__swsetup_r+0x14>
 800cc08:	6a03      	ldr	r3, [r0, #32]
 800cc0a:	b90b      	cbnz	r3, 800cc10 <__swsetup_r+0x14>
 800cc0c:	f7fe f85e 	bl	800accc <__sinit>
 800cc10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc14:	0719      	lsls	r1, r3, #28
 800cc16:	d422      	bmi.n	800cc5e <__swsetup_r+0x62>
 800cc18:	06da      	lsls	r2, r3, #27
 800cc1a:	d407      	bmi.n	800cc2c <__swsetup_r+0x30>
 800cc1c:	2209      	movs	r2, #9
 800cc1e:	602a      	str	r2, [r5, #0]
 800cc20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cc24:	81a3      	strh	r3, [r4, #12]
 800cc26:	f04f 30ff 	mov.w	r0, #4294967295
 800cc2a:	e033      	b.n	800cc94 <__swsetup_r+0x98>
 800cc2c:	0758      	lsls	r0, r3, #29
 800cc2e:	d512      	bpl.n	800cc56 <__swsetup_r+0x5a>
 800cc30:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cc32:	b141      	cbz	r1, 800cc46 <__swsetup_r+0x4a>
 800cc34:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cc38:	4299      	cmp	r1, r3
 800cc3a:	d002      	beq.n	800cc42 <__swsetup_r+0x46>
 800cc3c:	4628      	mov	r0, r5
 800cc3e:	f7fe ffdf 	bl	800bc00 <_free_r>
 800cc42:	2300      	movs	r3, #0
 800cc44:	6363      	str	r3, [r4, #52]	@ 0x34
 800cc46:	89a3      	ldrh	r3, [r4, #12]
 800cc48:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cc4c:	81a3      	strh	r3, [r4, #12]
 800cc4e:	2300      	movs	r3, #0
 800cc50:	6063      	str	r3, [r4, #4]
 800cc52:	6923      	ldr	r3, [r4, #16]
 800cc54:	6023      	str	r3, [r4, #0]
 800cc56:	89a3      	ldrh	r3, [r4, #12]
 800cc58:	f043 0308 	orr.w	r3, r3, #8
 800cc5c:	81a3      	strh	r3, [r4, #12]
 800cc5e:	6923      	ldr	r3, [r4, #16]
 800cc60:	b94b      	cbnz	r3, 800cc76 <__swsetup_r+0x7a>
 800cc62:	89a3      	ldrh	r3, [r4, #12]
 800cc64:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cc68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cc6c:	d003      	beq.n	800cc76 <__swsetup_r+0x7a>
 800cc6e:	4621      	mov	r1, r4
 800cc70:	4628      	mov	r0, r5
 800cc72:	f000 f909 	bl	800ce88 <__smakebuf_r>
 800cc76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc7a:	f013 0201 	ands.w	r2, r3, #1
 800cc7e:	d00a      	beq.n	800cc96 <__swsetup_r+0x9a>
 800cc80:	2200      	movs	r2, #0
 800cc82:	60a2      	str	r2, [r4, #8]
 800cc84:	6962      	ldr	r2, [r4, #20]
 800cc86:	4252      	negs	r2, r2
 800cc88:	61a2      	str	r2, [r4, #24]
 800cc8a:	6922      	ldr	r2, [r4, #16]
 800cc8c:	b942      	cbnz	r2, 800cca0 <__swsetup_r+0xa4>
 800cc8e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cc92:	d1c5      	bne.n	800cc20 <__swsetup_r+0x24>
 800cc94:	bd38      	pop	{r3, r4, r5, pc}
 800cc96:	0799      	lsls	r1, r3, #30
 800cc98:	bf58      	it	pl
 800cc9a:	6962      	ldrpl	r2, [r4, #20]
 800cc9c:	60a2      	str	r2, [r4, #8]
 800cc9e:	e7f4      	b.n	800cc8a <__swsetup_r+0x8e>
 800cca0:	2000      	movs	r0, #0
 800cca2:	e7f7      	b.n	800cc94 <__swsetup_r+0x98>
 800cca4:	2000001c 	.word	0x2000001c

0800cca8 <memmove>:
 800cca8:	4288      	cmp	r0, r1
 800ccaa:	b510      	push	{r4, lr}
 800ccac:	eb01 0402 	add.w	r4, r1, r2
 800ccb0:	d902      	bls.n	800ccb8 <memmove+0x10>
 800ccb2:	4284      	cmp	r4, r0
 800ccb4:	4623      	mov	r3, r4
 800ccb6:	d807      	bhi.n	800ccc8 <memmove+0x20>
 800ccb8:	1e43      	subs	r3, r0, #1
 800ccba:	42a1      	cmp	r1, r4
 800ccbc:	d008      	beq.n	800ccd0 <memmove+0x28>
 800ccbe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ccc2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ccc6:	e7f8      	b.n	800ccba <memmove+0x12>
 800ccc8:	4402      	add	r2, r0
 800ccca:	4601      	mov	r1, r0
 800cccc:	428a      	cmp	r2, r1
 800ccce:	d100      	bne.n	800ccd2 <memmove+0x2a>
 800ccd0:	bd10      	pop	{r4, pc}
 800ccd2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ccd6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ccda:	e7f7      	b.n	800cccc <memmove+0x24>

0800ccdc <_sbrk_r>:
 800ccdc:	b538      	push	{r3, r4, r5, lr}
 800ccde:	4d06      	ldr	r5, [pc, #24]	@ (800ccf8 <_sbrk_r+0x1c>)
 800cce0:	2300      	movs	r3, #0
 800cce2:	4604      	mov	r4, r0
 800cce4:	4608      	mov	r0, r1
 800cce6:	602b      	str	r3, [r5, #0]
 800cce8:	f7f4 ff50 	bl	8001b8c <_sbrk>
 800ccec:	1c43      	adds	r3, r0, #1
 800ccee:	d102      	bne.n	800ccf6 <_sbrk_r+0x1a>
 800ccf0:	682b      	ldr	r3, [r5, #0]
 800ccf2:	b103      	cbz	r3, 800ccf6 <_sbrk_r+0x1a>
 800ccf4:	6023      	str	r3, [r4, #0]
 800ccf6:	bd38      	pop	{r3, r4, r5, pc}
 800ccf8:	200009bc 	.word	0x200009bc

0800ccfc <memcpy>:
 800ccfc:	440a      	add	r2, r1
 800ccfe:	4291      	cmp	r1, r2
 800cd00:	f100 33ff 	add.w	r3, r0, #4294967295
 800cd04:	d100      	bne.n	800cd08 <memcpy+0xc>
 800cd06:	4770      	bx	lr
 800cd08:	b510      	push	{r4, lr}
 800cd0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cd0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cd12:	4291      	cmp	r1, r2
 800cd14:	d1f9      	bne.n	800cd0a <memcpy+0xe>
 800cd16:	bd10      	pop	{r4, pc}

0800cd18 <__assert_func>:
 800cd18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cd1a:	4614      	mov	r4, r2
 800cd1c:	461a      	mov	r2, r3
 800cd1e:	4b09      	ldr	r3, [pc, #36]	@ (800cd44 <__assert_func+0x2c>)
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	4605      	mov	r5, r0
 800cd24:	68d8      	ldr	r0, [r3, #12]
 800cd26:	b14c      	cbz	r4, 800cd3c <__assert_func+0x24>
 800cd28:	4b07      	ldr	r3, [pc, #28]	@ (800cd48 <__assert_func+0x30>)
 800cd2a:	9100      	str	r1, [sp, #0]
 800cd2c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cd30:	4906      	ldr	r1, [pc, #24]	@ (800cd4c <__assert_func+0x34>)
 800cd32:	462b      	mov	r3, r5
 800cd34:	f000 f870 	bl	800ce18 <fiprintf>
 800cd38:	f000 f904 	bl	800cf44 <abort>
 800cd3c:	4b04      	ldr	r3, [pc, #16]	@ (800cd50 <__assert_func+0x38>)
 800cd3e:	461c      	mov	r4, r3
 800cd40:	e7f3      	b.n	800cd2a <__assert_func+0x12>
 800cd42:	bf00      	nop
 800cd44:	2000001c 	.word	0x2000001c
 800cd48:	0800d55a 	.word	0x0800d55a
 800cd4c:	0800d567 	.word	0x0800d567
 800cd50:	0800d595 	.word	0x0800d595

0800cd54 <_calloc_r>:
 800cd54:	b570      	push	{r4, r5, r6, lr}
 800cd56:	fba1 5402 	umull	r5, r4, r1, r2
 800cd5a:	b934      	cbnz	r4, 800cd6a <_calloc_r+0x16>
 800cd5c:	4629      	mov	r1, r5
 800cd5e:	f7fe ffc3 	bl	800bce8 <_malloc_r>
 800cd62:	4606      	mov	r6, r0
 800cd64:	b928      	cbnz	r0, 800cd72 <_calloc_r+0x1e>
 800cd66:	4630      	mov	r0, r6
 800cd68:	bd70      	pop	{r4, r5, r6, pc}
 800cd6a:	220c      	movs	r2, #12
 800cd6c:	6002      	str	r2, [r0, #0]
 800cd6e:	2600      	movs	r6, #0
 800cd70:	e7f9      	b.n	800cd66 <_calloc_r+0x12>
 800cd72:	462a      	mov	r2, r5
 800cd74:	4621      	mov	r1, r4
 800cd76:	f7fe f86a 	bl	800ae4e <memset>
 800cd7a:	e7f4      	b.n	800cd66 <_calloc_r+0x12>

0800cd7c <__ascii_mbtowc>:
 800cd7c:	b082      	sub	sp, #8
 800cd7e:	b901      	cbnz	r1, 800cd82 <__ascii_mbtowc+0x6>
 800cd80:	a901      	add	r1, sp, #4
 800cd82:	b142      	cbz	r2, 800cd96 <__ascii_mbtowc+0x1a>
 800cd84:	b14b      	cbz	r3, 800cd9a <__ascii_mbtowc+0x1e>
 800cd86:	7813      	ldrb	r3, [r2, #0]
 800cd88:	600b      	str	r3, [r1, #0]
 800cd8a:	7812      	ldrb	r2, [r2, #0]
 800cd8c:	1e10      	subs	r0, r2, #0
 800cd8e:	bf18      	it	ne
 800cd90:	2001      	movne	r0, #1
 800cd92:	b002      	add	sp, #8
 800cd94:	4770      	bx	lr
 800cd96:	4610      	mov	r0, r2
 800cd98:	e7fb      	b.n	800cd92 <__ascii_mbtowc+0x16>
 800cd9a:	f06f 0001 	mvn.w	r0, #1
 800cd9e:	e7f8      	b.n	800cd92 <__ascii_mbtowc+0x16>

0800cda0 <_realloc_r>:
 800cda0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cda4:	4607      	mov	r7, r0
 800cda6:	4614      	mov	r4, r2
 800cda8:	460d      	mov	r5, r1
 800cdaa:	b921      	cbnz	r1, 800cdb6 <_realloc_r+0x16>
 800cdac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cdb0:	4611      	mov	r1, r2
 800cdb2:	f7fe bf99 	b.w	800bce8 <_malloc_r>
 800cdb6:	b92a      	cbnz	r2, 800cdc4 <_realloc_r+0x24>
 800cdb8:	f7fe ff22 	bl	800bc00 <_free_r>
 800cdbc:	4625      	mov	r5, r4
 800cdbe:	4628      	mov	r0, r5
 800cdc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cdc4:	f000 f8c5 	bl	800cf52 <_malloc_usable_size_r>
 800cdc8:	4284      	cmp	r4, r0
 800cdca:	4606      	mov	r6, r0
 800cdcc:	d802      	bhi.n	800cdd4 <_realloc_r+0x34>
 800cdce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cdd2:	d8f4      	bhi.n	800cdbe <_realloc_r+0x1e>
 800cdd4:	4621      	mov	r1, r4
 800cdd6:	4638      	mov	r0, r7
 800cdd8:	f7fe ff86 	bl	800bce8 <_malloc_r>
 800cddc:	4680      	mov	r8, r0
 800cdde:	b908      	cbnz	r0, 800cde4 <_realloc_r+0x44>
 800cde0:	4645      	mov	r5, r8
 800cde2:	e7ec      	b.n	800cdbe <_realloc_r+0x1e>
 800cde4:	42b4      	cmp	r4, r6
 800cde6:	4622      	mov	r2, r4
 800cde8:	4629      	mov	r1, r5
 800cdea:	bf28      	it	cs
 800cdec:	4632      	movcs	r2, r6
 800cdee:	f7ff ff85 	bl	800ccfc <memcpy>
 800cdf2:	4629      	mov	r1, r5
 800cdf4:	4638      	mov	r0, r7
 800cdf6:	f7fe ff03 	bl	800bc00 <_free_r>
 800cdfa:	e7f1      	b.n	800cde0 <_realloc_r+0x40>

0800cdfc <__ascii_wctomb>:
 800cdfc:	4603      	mov	r3, r0
 800cdfe:	4608      	mov	r0, r1
 800ce00:	b141      	cbz	r1, 800ce14 <__ascii_wctomb+0x18>
 800ce02:	2aff      	cmp	r2, #255	@ 0xff
 800ce04:	d904      	bls.n	800ce10 <__ascii_wctomb+0x14>
 800ce06:	228a      	movs	r2, #138	@ 0x8a
 800ce08:	601a      	str	r2, [r3, #0]
 800ce0a:	f04f 30ff 	mov.w	r0, #4294967295
 800ce0e:	4770      	bx	lr
 800ce10:	700a      	strb	r2, [r1, #0]
 800ce12:	2001      	movs	r0, #1
 800ce14:	4770      	bx	lr
	...

0800ce18 <fiprintf>:
 800ce18:	b40e      	push	{r1, r2, r3}
 800ce1a:	b503      	push	{r0, r1, lr}
 800ce1c:	4601      	mov	r1, r0
 800ce1e:	ab03      	add	r3, sp, #12
 800ce20:	4805      	ldr	r0, [pc, #20]	@ (800ce38 <fiprintf+0x20>)
 800ce22:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce26:	6800      	ldr	r0, [r0, #0]
 800ce28:	9301      	str	r3, [sp, #4]
 800ce2a:	f7ff fce5 	bl	800c7f8 <_vfiprintf_r>
 800ce2e:	b002      	add	sp, #8
 800ce30:	f85d eb04 	ldr.w	lr, [sp], #4
 800ce34:	b003      	add	sp, #12
 800ce36:	4770      	bx	lr
 800ce38:	2000001c 	.word	0x2000001c

0800ce3c <__swhatbuf_r>:
 800ce3c:	b570      	push	{r4, r5, r6, lr}
 800ce3e:	460c      	mov	r4, r1
 800ce40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce44:	2900      	cmp	r1, #0
 800ce46:	b096      	sub	sp, #88	@ 0x58
 800ce48:	4615      	mov	r5, r2
 800ce4a:	461e      	mov	r6, r3
 800ce4c:	da0d      	bge.n	800ce6a <__swhatbuf_r+0x2e>
 800ce4e:	89a3      	ldrh	r3, [r4, #12]
 800ce50:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ce54:	f04f 0100 	mov.w	r1, #0
 800ce58:	bf14      	ite	ne
 800ce5a:	2340      	movne	r3, #64	@ 0x40
 800ce5c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ce60:	2000      	movs	r0, #0
 800ce62:	6031      	str	r1, [r6, #0]
 800ce64:	602b      	str	r3, [r5, #0]
 800ce66:	b016      	add	sp, #88	@ 0x58
 800ce68:	bd70      	pop	{r4, r5, r6, pc}
 800ce6a:	466a      	mov	r2, sp
 800ce6c:	f000 f848 	bl	800cf00 <_fstat_r>
 800ce70:	2800      	cmp	r0, #0
 800ce72:	dbec      	blt.n	800ce4e <__swhatbuf_r+0x12>
 800ce74:	9901      	ldr	r1, [sp, #4]
 800ce76:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ce7a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ce7e:	4259      	negs	r1, r3
 800ce80:	4159      	adcs	r1, r3
 800ce82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ce86:	e7eb      	b.n	800ce60 <__swhatbuf_r+0x24>

0800ce88 <__smakebuf_r>:
 800ce88:	898b      	ldrh	r3, [r1, #12]
 800ce8a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ce8c:	079d      	lsls	r5, r3, #30
 800ce8e:	4606      	mov	r6, r0
 800ce90:	460c      	mov	r4, r1
 800ce92:	d507      	bpl.n	800cea4 <__smakebuf_r+0x1c>
 800ce94:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ce98:	6023      	str	r3, [r4, #0]
 800ce9a:	6123      	str	r3, [r4, #16]
 800ce9c:	2301      	movs	r3, #1
 800ce9e:	6163      	str	r3, [r4, #20]
 800cea0:	b003      	add	sp, #12
 800cea2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cea4:	ab01      	add	r3, sp, #4
 800cea6:	466a      	mov	r2, sp
 800cea8:	f7ff ffc8 	bl	800ce3c <__swhatbuf_r>
 800ceac:	9f00      	ldr	r7, [sp, #0]
 800ceae:	4605      	mov	r5, r0
 800ceb0:	4639      	mov	r1, r7
 800ceb2:	4630      	mov	r0, r6
 800ceb4:	f7fe ff18 	bl	800bce8 <_malloc_r>
 800ceb8:	b948      	cbnz	r0, 800cece <__smakebuf_r+0x46>
 800ceba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cebe:	059a      	lsls	r2, r3, #22
 800cec0:	d4ee      	bmi.n	800cea0 <__smakebuf_r+0x18>
 800cec2:	f023 0303 	bic.w	r3, r3, #3
 800cec6:	f043 0302 	orr.w	r3, r3, #2
 800ceca:	81a3      	strh	r3, [r4, #12]
 800cecc:	e7e2      	b.n	800ce94 <__smakebuf_r+0xc>
 800cece:	89a3      	ldrh	r3, [r4, #12]
 800ced0:	6020      	str	r0, [r4, #0]
 800ced2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ced6:	81a3      	strh	r3, [r4, #12]
 800ced8:	9b01      	ldr	r3, [sp, #4]
 800ceda:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cede:	b15b      	cbz	r3, 800cef8 <__smakebuf_r+0x70>
 800cee0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cee4:	4630      	mov	r0, r6
 800cee6:	f000 f81d 	bl	800cf24 <_isatty_r>
 800ceea:	b128      	cbz	r0, 800cef8 <__smakebuf_r+0x70>
 800ceec:	89a3      	ldrh	r3, [r4, #12]
 800ceee:	f023 0303 	bic.w	r3, r3, #3
 800cef2:	f043 0301 	orr.w	r3, r3, #1
 800cef6:	81a3      	strh	r3, [r4, #12]
 800cef8:	89a3      	ldrh	r3, [r4, #12]
 800cefa:	431d      	orrs	r5, r3
 800cefc:	81a5      	strh	r5, [r4, #12]
 800cefe:	e7cf      	b.n	800cea0 <__smakebuf_r+0x18>

0800cf00 <_fstat_r>:
 800cf00:	b538      	push	{r3, r4, r5, lr}
 800cf02:	4d07      	ldr	r5, [pc, #28]	@ (800cf20 <_fstat_r+0x20>)
 800cf04:	2300      	movs	r3, #0
 800cf06:	4604      	mov	r4, r0
 800cf08:	4608      	mov	r0, r1
 800cf0a:	4611      	mov	r1, r2
 800cf0c:	602b      	str	r3, [r5, #0]
 800cf0e:	f7f4 fe15 	bl	8001b3c <_fstat>
 800cf12:	1c43      	adds	r3, r0, #1
 800cf14:	d102      	bne.n	800cf1c <_fstat_r+0x1c>
 800cf16:	682b      	ldr	r3, [r5, #0]
 800cf18:	b103      	cbz	r3, 800cf1c <_fstat_r+0x1c>
 800cf1a:	6023      	str	r3, [r4, #0]
 800cf1c:	bd38      	pop	{r3, r4, r5, pc}
 800cf1e:	bf00      	nop
 800cf20:	200009bc 	.word	0x200009bc

0800cf24 <_isatty_r>:
 800cf24:	b538      	push	{r3, r4, r5, lr}
 800cf26:	4d06      	ldr	r5, [pc, #24]	@ (800cf40 <_isatty_r+0x1c>)
 800cf28:	2300      	movs	r3, #0
 800cf2a:	4604      	mov	r4, r0
 800cf2c:	4608      	mov	r0, r1
 800cf2e:	602b      	str	r3, [r5, #0]
 800cf30:	f7f4 fe14 	bl	8001b5c <_isatty>
 800cf34:	1c43      	adds	r3, r0, #1
 800cf36:	d102      	bne.n	800cf3e <_isatty_r+0x1a>
 800cf38:	682b      	ldr	r3, [r5, #0]
 800cf3a:	b103      	cbz	r3, 800cf3e <_isatty_r+0x1a>
 800cf3c:	6023      	str	r3, [r4, #0]
 800cf3e:	bd38      	pop	{r3, r4, r5, pc}
 800cf40:	200009bc 	.word	0x200009bc

0800cf44 <abort>:
 800cf44:	b508      	push	{r3, lr}
 800cf46:	2006      	movs	r0, #6
 800cf48:	f000 f834 	bl	800cfb4 <raise>
 800cf4c:	2001      	movs	r0, #1
 800cf4e:	f7f4 fda5 	bl	8001a9c <_exit>

0800cf52 <_malloc_usable_size_r>:
 800cf52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cf56:	1f18      	subs	r0, r3, #4
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	bfbc      	itt	lt
 800cf5c:	580b      	ldrlt	r3, [r1, r0]
 800cf5e:	18c0      	addlt	r0, r0, r3
 800cf60:	4770      	bx	lr

0800cf62 <_raise_r>:
 800cf62:	291f      	cmp	r1, #31
 800cf64:	b538      	push	{r3, r4, r5, lr}
 800cf66:	4605      	mov	r5, r0
 800cf68:	460c      	mov	r4, r1
 800cf6a:	d904      	bls.n	800cf76 <_raise_r+0x14>
 800cf6c:	2316      	movs	r3, #22
 800cf6e:	6003      	str	r3, [r0, #0]
 800cf70:	f04f 30ff 	mov.w	r0, #4294967295
 800cf74:	bd38      	pop	{r3, r4, r5, pc}
 800cf76:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cf78:	b112      	cbz	r2, 800cf80 <_raise_r+0x1e>
 800cf7a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cf7e:	b94b      	cbnz	r3, 800cf94 <_raise_r+0x32>
 800cf80:	4628      	mov	r0, r5
 800cf82:	f000 f831 	bl	800cfe8 <_getpid_r>
 800cf86:	4622      	mov	r2, r4
 800cf88:	4601      	mov	r1, r0
 800cf8a:	4628      	mov	r0, r5
 800cf8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cf90:	f000 b818 	b.w	800cfc4 <_kill_r>
 800cf94:	2b01      	cmp	r3, #1
 800cf96:	d00a      	beq.n	800cfae <_raise_r+0x4c>
 800cf98:	1c59      	adds	r1, r3, #1
 800cf9a:	d103      	bne.n	800cfa4 <_raise_r+0x42>
 800cf9c:	2316      	movs	r3, #22
 800cf9e:	6003      	str	r3, [r0, #0]
 800cfa0:	2001      	movs	r0, #1
 800cfa2:	e7e7      	b.n	800cf74 <_raise_r+0x12>
 800cfa4:	2100      	movs	r1, #0
 800cfa6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cfaa:	4620      	mov	r0, r4
 800cfac:	4798      	blx	r3
 800cfae:	2000      	movs	r0, #0
 800cfb0:	e7e0      	b.n	800cf74 <_raise_r+0x12>
	...

0800cfb4 <raise>:
 800cfb4:	4b02      	ldr	r3, [pc, #8]	@ (800cfc0 <raise+0xc>)
 800cfb6:	4601      	mov	r1, r0
 800cfb8:	6818      	ldr	r0, [r3, #0]
 800cfba:	f7ff bfd2 	b.w	800cf62 <_raise_r>
 800cfbe:	bf00      	nop
 800cfc0:	2000001c 	.word	0x2000001c

0800cfc4 <_kill_r>:
 800cfc4:	b538      	push	{r3, r4, r5, lr}
 800cfc6:	4d07      	ldr	r5, [pc, #28]	@ (800cfe4 <_kill_r+0x20>)
 800cfc8:	2300      	movs	r3, #0
 800cfca:	4604      	mov	r4, r0
 800cfcc:	4608      	mov	r0, r1
 800cfce:	4611      	mov	r1, r2
 800cfd0:	602b      	str	r3, [r5, #0]
 800cfd2:	f7f4 fd53 	bl	8001a7c <_kill>
 800cfd6:	1c43      	adds	r3, r0, #1
 800cfd8:	d102      	bne.n	800cfe0 <_kill_r+0x1c>
 800cfda:	682b      	ldr	r3, [r5, #0]
 800cfdc:	b103      	cbz	r3, 800cfe0 <_kill_r+0x1c>
 800cfde:	6023      	str	r3, [r4, #0]
 800cfe0:	bd38      	pop	{r3, r4, r5, pc}
 800cfe2:	bf00      	nop
 800cfe4:	200009bc 	.word	0x200009bc

0800cfe8 <_getpid_r>:
 800cfe8:	f7f4 bd40 	b.w	8001a6c <_getpid>

0800cfec <_init>:
 800cfec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfee:	bf00      	nop
 800cff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cff2:	bc08      	pop	{r3}
 800cff4:	469e      	mov	lr, r3
 800cff6:	4770      	bx	lr

0800cff8 <_fini>:
 800cff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cffa:	bf00      	nop
 800cffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cffe:	bc08      	pop	{r3}
 800d000:	469e      	mov	lr, r3
 800d002:	4770      	bx	lr
