Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed May  7 17:16:15 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 528 register/latch pins with no clock driven by root clock pin: clk_in1 (HIGH)

 There are 135 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5889 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.037        0.000                      0                  931       -0.504      -40.298                     84                  931        3.000        0.000                       0                   560  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1         {0.000 5.000}        10.000          100.000         
  clk_interpolation_design_1_clk_wiz_0_0  {0.000 79.375}       158.750         6.299           
  clk_reg_design_1_clk_wiz_0_0            {0.000 20.000}       40.000          25.000          
  clk_vga_design_1_clk_wiz_0_0            {0.000 19.844}       39.687          25.197          
  clkfbout_design_1_clk_wiz_0_0           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                           3.000        0.000                       0                     1  
  clk_interpolation_design_1_clk_wiz_0_0      157.562        0.000                      0                    1        0.265        0.000                      0                    1       54.610        0.000                       0                   196  
  clk_reg_design_1_clk_wiz_0_0                 32.748        0.000                      0                  229        0.128        0.000                      0                  229       19.500        0.000                       0                    95  
  clk_vga_design_1_clk_wiz_0_0                 32.900        0.000                      0                  425        0.156        0.000                      0                  425       19.344        0.000                       0                   265  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_vga_design_1_clk_wiz_0_0            clk_interpolation_design_1_clk_wiz_0_0       29.037        0.000                      0                  192        0.118        0.000                      0                  192  
clk_interpolation_design_1_clk_wiz_0_0  clk_vga_design_1_clk_wiz_0_0                 37.227        0.000                      0                   84       -0.504      -40.298                     84                   84  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_interpolation_design_1_clk_wiz_0_0
  To Clock:  clk_interpolation_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      157.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.610ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             157.562ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.750ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@158.750ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.456ns (46.064%)  route 0.534ns (53.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 160.260 - 158.750 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         1.624     1.626    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X52Y98         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.456     2.082 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=31, routed)          0.534     2.616    design_1_i/BILINEAR_INTERPOLATI_0/U0/write_enable
    SLICE_X58Y98         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    158.750   158.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   158.750 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683   160.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   156.739 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   158.662    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.753 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         1.507   160.260    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X58Y98         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                         clock pessimism              0.079   160.339    
                         clock uncertainty           -0.130   160.209    
    SLICE_X58Y98         FDRE (Setup_fdre_C_D)       -0.031   160.178    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg
  -------------------------------------------------------------------
                         required time                        160.178    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                157.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.851%)  route 0.222ns (61.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         0.563     0.565    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X52Y98         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=31, routed)          0.222     0.928    design_1_i/BILINEAR_INTERPOLATI_0/U0/write_enable
    SLICE_X58Y98         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         0.836     0.838    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X58Y98         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                         clock pessimism             -0.234     0.604    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.059     0.663    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_interpolation_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 79.375 }
Period(ns):         158.750
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         158.750     156.595    BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         158.750     157.501    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         158.750     157.750    SLICE_X57Y89     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         158.750     157.750    SLICE_X60Y86     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         158.750     157.750    SLICE_X60Y86     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         158.750     157.750    SLICE_X60Y86     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[102]/C
Min Period        n/a     FDRE/C              n/a            1.000         158.750     157.750    SLICE_X60Y86     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[103]/C
Min Period        n/a     FDRE/C              n/a            1.000         158.750     157.750    SLICE_X60Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[104]/C
Min Period        n/a     FDRE/C              n/a            1.000         158.750     157.750    SLICE_X60Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[105]/C
Min Period        n/a     FDRE/C              n/a            1.000         158.750     157.750    SLICE_X60Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[106]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       158.750     54.610     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X64Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X64Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X61Y88     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[146]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X64Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X67Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[32]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X67Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[33]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X67Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[34]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X67Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[35]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X58Y88     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[48]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X58Y88     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[49]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X64Y88     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X70Y88     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[121]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X70Y88     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[122]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X70Y88     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[123]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X70Y88     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[124]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X70Y89     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[125]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X70Y89     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[126]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X70Y89     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[127]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X70Y89     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[128]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.375      78.875     SLICE_X64Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_reg_design_1_clk_wiz_0_0
  To Clock:  clk_reg_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.748ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 2.826ns (42.538%)  route 3.817ns (57.462%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.765     1.767    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.221 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.509     5.730    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y94         LUT4 (Prop_lut4_I1_O)        0.124     5.854 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.824     6.678    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X82Y95         LUT5 (Prop_lut5_I0_O)        0.124     6.802 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.670     7.472    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X82Y96         LUT3 (Prop_lut3_I0_O)        0.124     7.596 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.814     8.410    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X82Y95         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.607    41.610    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y95         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/C
                         clock pessimism              0.079    41.689    
                         clock uncertainty           -0.102    41.587    
    SLICE_X82Y95         FDRE (Setup_fdre_C_R)       -0.429    41.158    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                 32.748    

Slack (MET) :             32.748ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 2.826ns (42.538%)  route 3.817ns (57.462%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.765     1.767    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.221 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.509     5.730    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y94         LUT4 (Prop_lut4_I1_O)        0.124     5.854 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.824     6.678    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X82Y95         LUT5 (Prop_lut5_I0_O)        0.124     6.802 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.670     7.472    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X82Y96         LUT3 (Prop_lut3_I0_O)        0.124     7.596 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.814     8.410    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X82Y95         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.607    41.610    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y95         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/C
                         clock pessimism              0.079    41.689    
                         clock uncertainty           -0.102    41.587    
    SLICE_X82Y95         FDRE (Setup_fdre_C_R)       -0.429    41.158    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                 32.748    

Slack (MET) :             32.748ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 2.826ns (42.538%)  route 3.817ns (57.462%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.765     1.767    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.221 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.509     5.730    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y94         LUT4 (Prop_lut4_I1_O)        0.124     5.854 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.824     6.678    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X82Y95         LUT5 (Prop_lut5_I0_O)        0.124     6.802 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.670     7.472    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X82Y96         LUT3 (Prop_lut3_I0_O)        0.124     7.596 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.814     8.410    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X82Y95         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.607    41.610    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y95         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]/C
                         clock pessimism              0.079    41.689    
                         clock uncertainty           -0.102    41.587    
    SLICE_X82Y95         FDRE (Setup_fdre_C_R)       -0.429    41.158    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                 32.748    

Slack (MET) :             32.748ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 2.826ns (42.538%)  route 3.817ns (57.462%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.765     1.767    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.221 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.509     5.730    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y94         LUT4 (Prop_lut4_I1_O)        0.124     5.854 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.824     6.678    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X82Y95         LUT5 (Prop_lut5_I0_O)        0.124     6.802 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.670     7.472    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X82Y96         LUT3 (Prop_lut3_I0_O)        0.124     7.596 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.814     8.410    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X82Y95         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.607    41.610    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y95         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[2]/C
                         clock pessimism              0.079    41.689    
                         clock uncertainty           -0.102    41.587    
    SLICE_X82Y95         FDRE (Setup_fdre_C_R)       -0.429    41.158    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                 32.748    

Slack (MET) :             32.984ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 2.826ns (42.615%)  route 3.805ns (57.385%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.765     1.767    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.221 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.509     5.730    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y94         LUT4 (Prop_lut4_I1_O)        0.124     5.854 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.824     6.678    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X82Y95         LUT5 (Prop_lut5_I0_O)        0.124     6.802 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.747     7.549    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X85Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.673 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          0.725     8.398    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr0
    SLICE_X82Y94         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.607    41.610    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y94         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[18]/C
                         clock pessimism              0.079    41.689    
                         clock uncertainty           -0.102    41.587    
    SLICE_X82Y94         FDRE (Setup_fdre_C_CE)      -0.205    41.382    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[18]
  -------------------------------------------------------------------
                         required time                         41.382    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                 32.984    

Slack (MET) :             32.984ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 2.826ns (42.615%)  route 3.805ns (57.385%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.765     1.767    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.221 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.509     5.730    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y94         LUT4 (Prop_lut4_I1_O)        0.124     5.854 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.824     6.678    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X82Y95         LUT5 (Prop_lut5_I0_O)        0.124     6.802 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.747     7.549    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X85Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.673 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          0.725     8.398    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr0
    SLICE_X82Y94         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.607    41.610    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y94         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/C
                         clock pessimism              0.079    41.689    
                         clock uncertainty           -0.102    41.587    
    SLICE_X82Y94         FDRE (Setup_fdre_C_CE)      -0.205    41.382    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]
  -------------------------------------------------------------------
                         required time                         41.382    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                 32.984    

Slack (MET) :             32.984ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 2.826ns (42.615%)  route 3.805ns (57.385%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.765     1.767    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.221 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.509     5.730    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y94         LUT4 (Prop_lut4_I1_O)        0.124     5.854 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.824     6.678    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X82Y95         LUT5 (Prop_lut5_I0_O)        0.124     6.802 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.747     7.549    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X85Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.673 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          0.725     8.398    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr0
    SLICE_X82Y94         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.607    41.610    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y94         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[22]/C
                         clock pessimism              0.079    41.689    
                         clock uncertainty           -0.102    41.587    
    SLICE_X82Y94         FDRE (Setup_fdre_C_CE)      -0.205    41.382    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[22]
  -------------------------------------------------------------------
                         required time                         41.382    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                 32.984    

Slack (MET) :             32.984ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 2.826ns (42.615%)  route 3.805ns (57.385%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.765     1.767    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.221 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.509     5.730    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y94         LUT4 (Prop_lut4_I1_O)        0.124     5.854 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.824     6.678    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X82Y95         LUT5 (Prop_lut5_I0_O)        0.124     6.802 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.747     7.549    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X85Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.673 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          0.725     8.398    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr0
    SLICE_X82Y94         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.607    41.610    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y94         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[3]/C
                         clock pessimism              0.079    41.689    
                         clock uncertainty           -0.102    41.587    
    SLICE_X82Y94         FDRE (Setup_fdre_C_CE)      -0.205    41.382    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                         41.382    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                 32.984    

Slack (MET) :             32.984ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 2.826ns (42.615%)  route 3.805ns (57.385%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.765     1.767    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.221 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.509     5.730    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y94         LUT4 (Prop_lut4_I1_O)        0.124     5.854 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.824     6.678    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X82Y95         LUT5 (Prop_lut5_I0_O)        0.124     6.802 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.747     7.549    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X85Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.673 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          0.725     8.398    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr0
    SLICE_X82Y94         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.607    41.610    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y94         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[6]/C
                         clock pessimism              0.079    41.689    
                         clock uncertainty           -0.102    41.587    
    SLICE_X82Y94         FDRE (Setup_fdre_C_CE)      -0.205    41.382    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         41.382    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                 32.984    

Slack (MET) :             32.984ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 2.826ns (42.615%)  route 3.805ns (57.385%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.765     1.767    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.221 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.509     5.730    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[8]
    SLICE_X82Y94         LUT4 (Prop_lut4_I1_O)        0.124     5.854 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.824     6.678    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X82Y95         LUT5 (Prop_lut5_I0_O)        0.124     6.802 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.747     7.549    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X85Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.673 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          0.725     8.398    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr0
    SLICE_X82Y94         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.607    41.610    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y94         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[7]/C
                         clock pessimism              0.079    41.689    
                         clock uncertainty           -0.102    41.587    
    SLICE_X82Y94         FDRE (Setup_fdre_C_CE)      -0.205    41.382    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[7]
  -------------------------------------------------------------------
                         required time                         41.382    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                 32.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.322%)  route 0.247ns (63.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.603     0.605    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X82Y91         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/Q
                         net (fo=1, routed)           0.247     0.993    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[6]
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.914     0.916    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism             -0.234     0.682    
    RAMB18_X3Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.865    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.991%)  route 0.249ns (66.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.603     0.605    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X83Y92         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDRE (Prop_fdre_C_Q)         0.128     0.733 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[7]/Q
                         net (fo=1, routed)           0.249     0.981    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[7]
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.914     0.916    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism             -0.234     0.682    
    RAMB18_X3Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.130     0.812    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.604     0.606    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y94         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDRE (Prop_fdre_C_Q)         0.141     0.747 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/Q
                         net (fo=1, routed)           0.114     0.860    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[19]
    SLICE_X82Y95         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.876     0.878    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y95         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/C
                         clock pessimism             -0.256     0.622    
    SLICE_X82Y95         FDRE (Hold_fdre_C_D)         0.066     0.688    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.604     0.606    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y96         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDRE (Prop_fdre_C_Q)         0.141     0.747 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[27]/Q
                         net (fo=1, routed)           0.122     0.869    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[27]
    SLICE_X82Y96         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.876     0.878    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y96         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[28]/C
                         clock pessimism             -0.259     0.619    
    SLICE_X82Y96         FDRE (Hold_fdre_C_D)         0.075     0.694    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.050%)  route 0.299ns (67.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.603     0.605    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X82Y91         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[2]/Q
                         net (fo=1, routed)           0.299     1.045    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[2]
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.914     0.916    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism             -0.234     0.682    
    RAMB18_X3Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.865    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.553%)  route 0.306ns (68.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.603     0.605    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X82Y92         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/Q
                         net (fo=1, routed)           0.306     1.051    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[3]
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.914     0.916    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism             -0.234     0.682    
    RAMB18_X3Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.865    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.529%)  route 0.306ns (68.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.603     0.605    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X83Y92         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[5]/Q
                         net (fo=1, routed)           0.306     1.052    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[5]
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.914     0.916    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism             -0.234     0.682    
    RAMB18_X3Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.865    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.279%)  route 0.310ns (68.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.603     0.605    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X82Y91         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[1]/Q
                         net (fo=1, routed)           0.310     1.055    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[1]
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.914     0.916    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism             -0.234     0.682    
    RAMB18_X3Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.865    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.015%)  route 0.291ns (63.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.603     0.605    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X84Y92         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.164     0.769 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[0]/Q
                         net (fo=1, routed)           0.291     1.060    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[0]
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.914     0.916    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y36         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism             -0.234     0.682    
    RAMB18_X3Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.865    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.604     0.606    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y94         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDRE (Prop_fdre_C_Q)         0.128     0.734 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[15]/Q
                         net (fo=1, routed)           0.086     0.820    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[15]
    SLICE_X83Y94         LUT3 (Prop_lut3_I0_O)        0.102     0.922 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[16]_i_1/O
                         net (fo=1, routed)           0.000     0.922    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[16]_i_1_n_0
    SLICE_X83Y94         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.876     0.878    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y94         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[16]/C
                         clock pessimism             -0.272     0.606    
    SLICE_X83Y94         FDRE (Hold_fdre_C_D)         0.107     0.713    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_reg_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X3Y36     design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X85Y96     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X84Y98     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X84Y98     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X84Y98     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X82Y97     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X82Y97     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X82Y97     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y96     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X86Y98     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[20]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X86Y98     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[21]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X86Y98     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[27]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X86Y98     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y95     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y95     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y94     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y94     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y94     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y96     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X84Y98     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X84Y98     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X84Y98     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X82Y97     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X82Y97     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X82Y97     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[15]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X82Y97     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[16]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X82Y97     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[17]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X82Y97     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.900ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.688ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.240ns  (logic 1.548ns (24.806%)  route 4.692ns (75.194%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.197 - 39.688 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.621     1.623    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X42Y104        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y104        FDRE (Prop_fdre_C_Q)         0.518     2.141 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/Q
                         net (fo=36, routed)          2.126     4.267    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]
    SLICE_X42Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.391 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom[0]_i_6/O
                         net (fo=1, routed)           0.000     4.391    design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom[0]_i_6_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.965 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom_reg[0]_i_1/CO[2]
                         net (fo=23, routed)          1.488     6.454    design_1_i/VGA_TOP_1/U0/vga_timing_inst/CO[0]
    SLICE_X34Y105        LUT4 (Prop_lut4_I1_O)        0.332     6.786 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_tmp[0]_i_1/O
                         net (fo=19, routed)          1.078     7.863    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp
    SLICE_X35Y100        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.688    39.688 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.688 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683    41.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.599    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.690 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.507    41.197    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X35Y100        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[0]/C
                         clock pessimism              0.077    41.274    
                         clock uncertainty           -0.102    41.172    
    SLICE_X35Y100        FDRE (Setup_fdre_C_CE)      -0.409    40.763    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         40.763    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                 32.900    

Slack (MET) :             32.900ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.688ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.240ns  (logic 1.548ns (24.806%)  route 4.692ns (75.194%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.197 - 39.688 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.621     1.623    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X42Y104        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y104        FDRE (Prop_fdre_C_Q)         0.518     2.141 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/Q
                         net (fo=36, routed)          2.126     4.267    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]
    SLICE_X42Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.391 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom[0]_i_6/O
                         net (fo=1, routed)           0.000     4.391    design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom[0]_i_6_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.965 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom_reg[0]_i_1/CO[2]
                         net (fo=23, routed)          1.488     6.454    design_1_i/VGA_TOP_1/U0/vga_timing_inst/CO[0]
    SLICE_X34Y105        LUT4 (Prop_lut4_I1_O)        0.332     6.786 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_tmp[0]_i_1/O
                         net (fo=19, routed)          1.078     7.863    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp
    SLICE_X35Y100        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.688    39.688 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.688 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683    41.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.599    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.690 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.507    41.197    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X35Y100        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[1]/C
                         clock pessimism              0.077    41.274    
                         clock uncertainty           -0.102    41.172    
    SLICE_X35Y100        FDRE (Setup_fdre_C_CE)      -0.409    40.763    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         40.763    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                 32.900    

Slack (MET) :             32.900ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.688ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.240ns  (logic 1.548ns (24.806%)  route 4.692ns (75.194%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.197 - 39.688 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.621     1.623    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X42Y104        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y104        FDRE (Prop_fdre_C_Q)         0.518     2.141 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/Q
                         net (fo=36, routed)          2.126     4.267    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]
    SLICE_X42Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.391 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom[0]_i_6/O
                         net (fo=1, routed)           0.000     4.391    design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom[0]_i_6_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.965 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom_reg[0]_i_1/CO[2]
                         net (fo=23, routed)          1.488     6.454    design_1_i/VGA_TOP_1/U0/vga_timing_inst/CO[0]
    SLICE_X34Y105        LUT4 (Prop_lut4_I1_O)        0.332     6.786 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_tmp[0]_i_1/O
                         net (fo=19, routed)          1.078     7.863    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp
    SLICE_X35Y100        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.688    39.688 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.688 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683    41.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.599    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.690 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.507    41.197    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X35Y100        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[2]/C
                         clock pessimism              0.077    41.274    
                         clock uncertainty           -0.102    41.172    
    SLICE_X35Y100        FDRE (Setup_fdre_C_CE)      -0.409    40.763    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         40.763    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                 32.900    

Slack (MET) :             32.900ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.688ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.240ns  (logic 1.548ns (24.806%)  route 4.692ns (75.194%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.197 - 39.688 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.621     1.623    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X42Y104        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y104        FDRE (Prop_fdre_C_Q)         0.518     2.141 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/Q
                         net (fo=36, routed)          2.126     4.267    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]
    SLICE_X42Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.391 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom[0]_i_6/O
                         net (fo=1, routed)           0.000     4.391    design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom[0]_i_6_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.965 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom_reg[0]_i_1/CO[2]
                         net (fo=23, routed)          1.488     6.454    design_1_i/VGA_TOP_1/U0/vga_timing_inst/CO[0]
    SLICE_X34Y105        LUT4 (Prop_lut4_I1_O)        0.332     6.786 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_tmp[0]_i_1/O
                         net (fo=19, routed)          1.078     7.863    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp
    SLICE_X35Y100        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.688    39.688 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.688 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683    41.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.599    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.690 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.507    41.197    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X35Y100        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[3]/C
                         clock pessimism              0.077    41.274    
                         clock uncertainty           -0.102    41.172    
    SLICE_X35Y100        FDRE (Setup_fdre_C_CE)      -0.409    40.763    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         40.763    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                 32.900    

Slack (MET) :             33.041ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.688ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.100ns  (logic 1.548ns (25.379%)  route 4.552ns (74.621%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.197 - 39.688 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.621     1.623    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X42Y104        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y104        FDRE (Prop_fdre_C_Q)         0.518     2.141 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/Q
                         net (fo=36, routed)          2.126     4.267    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]
    SLICE_X42Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.391 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom[0]_i_6/O
                         net (fo=1, routed)           0.000     4.391    design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom[0]_i_6_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.965 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom_reg[0]_i_1/CO[2]
                         net (fo=23, routed)          1.488     6.454    design_1_i/VGA_TOP_1/U0/vga_timing_inst/CO[0]
    SLICE_X34Y105        LUT4 (Prop_lut4_I1_O)        0.332     6.786 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_tmp[0]_i_1/O
                         net (fo=19, routed)          0.937     7.723    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp
    SLICE_X35Y101        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.688    39.688 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.688 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683    41.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.599    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.690 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.507    41.197    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X35Y101        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[4]/C
                         clock pessimism              0.077    41.274    
                         clock uncertainty           -0.102    41.172    
    SLICE_X35Y101        FDRE (Setup_fdre_C_CE)      -0.409    40.763    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         40.763    
                         arrival time                          -7.723    
  -------------------------------------------------------------------
                         slack                                 33.041    

Slack (MET) :             33.041ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.688ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.100ns  (logic 1.548ns (25.379%)  route 4.552ns (74.621%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.197 - 39.688 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.621     1.623    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X42Y104        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y104        FDRE (Prop_fdre_C_Q)         0.518     2.141 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/Q
                         net (fo=36, routed)          2.126     4.267    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]
    SLICE_X42Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.391 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom[0]_i_6/O
                         net (fo=1, routed)           0.000     4.391    design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom[0]_i_6_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.965 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom_reg[0]_i_1/CO[2]
                         net (fo=23, routed)          1.488     6.454    design_1_i/VGA_TOP_1/U0/vga_timing_inst/CO[0]
    SLICE_X34Y105        LUT4 (Prop_lut4_I1_O)        0.332     6.786 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_tmp[0]_i_1/O
                         net (fo=19, routed)          0.937     7.723    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp
    SLICE_X35Y101        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.688    39.688 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.688 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683    41.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.599    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.690 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.507    41.197    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X35Y101        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[5]/C
                         clock pessimism              0.077    41.274    
                         clock uncertainty           -0.102    41.172    
    SLICE_X35Y101        FDRE (Setup_fdre_C_CE)      -0.409    40.763    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         40.763    
                         arrival time                          -7.723    
  -------------------------------------------------------------------
                         slack                                 33.041    

Slack (MET) :             33.041ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.688ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.100ns  (logic 1.548ns (25.379%)  route 4.552ns (74.621%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.197 - 39.688 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.621     1.623    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X42Y104        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y104        FDRE (Prop_fdre_C_Q)         0.518     2.141 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/Q
                         net (fo=36, routed)          2.126     4.267    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]
    SLICE_X42Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.391 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom[0]_i_6/O
                         net (fo=1, routed)           0.000     4.391    design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom[0]_i_6_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.965 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom_reg[0]_i_1/CO[2]
                         net (fo=23, routed)          1.488     6.454    design_1_i/VGA_TOP_1/U0/vga_timing_inst/CO[0]
    SLICE_X34Y105        LUT4 (Prop_lut4_I1_O)        0.332     6.786 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_tmp[0]_i_1/O
                         net (fo=19, routed)          0.937     7.723    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp
    SLICE_X35Y101        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.688    39.688 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.688 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683    41.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.599    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.690 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.507    41.197    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X35Y101        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[6]/C
                         clock pessimism              0.077    41.274    
                         clock uncertainty           -0.102    41.172    
    SLICE_X35Y101        FDRE (Setup_fdre_C_CE)      -0.409    40.763    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         40.763    
                         arrival time                          -7.723    
  -------------------------------------------------------------------
                         slack                                 33.041    

Slack (MET) :             33.041ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.688ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.100ns  (logic 1.548ns (25.379%)  route 4.552ns (74.621%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.197 - 39.688 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.621     1.623    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X42Y104        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y104        FDRE (Prop_fdre_C_Q)         0.518     2.141 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/Q
                         net (fo=36, routed)          2.126     4.267    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]
    SLICE_X42Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.391 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom[0]_i_6/O
                         net (fo=1, routed)           0.000     4.391    design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom[0]_i_6_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.965 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom_reg[0]_i_1/CO[2]
                         net (fo=23, routed)          1.488     6.454    design_1_i/VGA_TOP_1/U0/vga_timing_inst/CO[0]
    SLICE_X34Y105        LUT4 (Prop_lut4_I1_O)        0.332     6.786 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_tmp[0]_i_1/O
                         net (fo=19, routed)          0.937     7.723    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp
    SLICE_X35Y101        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.688    39.688 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.688 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683    41.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.599    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.690 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.507    41.197    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X35Y101        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[7]/C
                         clock pessimism              0.077    41.274    
                         clock uncertainty           -0.102    41.172    
    SLICE_X35Y101        FDRE (Setup_fdre_C_CE)      -0.409    40.763    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         40.763    
                         arrival time                          -7.723    
  -------------------------------------------------------------------
                         slack                                 33.041    

Slack (MET) :             33.192ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.688ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 1.548ns (26.022%)  route 4.401ns (73.978%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.197 - 39.688 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.621     1.623    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X42Y104        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y104        FDRE (Prop_fdre_C_Q)         0.518     2.141 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/Q
                         net (fo=36, routed)          2.126     4.267    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]
    SLICE_X42Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.391 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom[0]_i_6/O
                         net (fo=1, routed)           0.000     4.391    design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom[0]_i_6_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.965 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom_reg[0]_i_1/CO[2]
                         net (fo=23, routed)          1.488     6.454    design_1_i/VGA_TOP_1/U0/vga_timing_inst/CO[0]
    SLICE_X34Y105        LUT4 (Prop_lut4_I1_O)        0.332     6.786 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_tmp[0]_i_1/O
                         net (fo=19, routed)          0.786     7.572    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp
    SLICE_X35Y102        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.688    39.688 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.688 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683    41.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.599    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.690 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.507    41.197    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X35Y102        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[10]/C
                         clock pessimism              0.077    41.274    
                         clock uncertainty           -0.102    41.172    
    SLICE_X35Y102        FDRE (Setup_fdre_C_CE)      -0.409    40.763    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         40.763    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                 33.192    

Slack (MET) :             33.192ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.688ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 1.548ns (26.022%)  route 4.401ns (73.978%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.197 - 39.688 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.621     1.623    design_1_i/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X42Y104        FDRE                                         r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y104        FDRE (Prop_fdre_C_Q)         0.518     2.141 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]/Q
                         net (fo=36, routed)          2.126     4.267    design_1_i/VGA_TOP_1/U0/vga_timing_inst/h_cnt_reg_reg[9]
    SLICE_X42Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.391 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom[0]_i_6/O
                         net (fo=1, routed)           0.000     4.391    design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom[0]_i_6_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.965 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_zoom_reg[0]_i_1/CO[2]
                         net (fo=23, routed)          1.488     6.454    design_1_i/VGA_TOP_1/U0/vga_timing_inst/CO[0]
    SLICE_X34Y105        LUT4 (Prop_lut4_I1_O)        0.332     6.786 r  design_1_i/VGA_TOP_1/U0/vga_timing_inst/val_tmp[0]_i_1/O
                         net (fo=19, routed)          0.786     7.572    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp
    SLICE_X35Y102        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.688    39.688 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.688 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683    41.370    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.676 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.599    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.690 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.507    41.197    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X35Y102        FDRE                                         r  design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[11]/C
                         clock pessimism              0.077    41.274    
                         clock uncertainty           -0.102    41.172    
    SLICE_X35Y102        FDRE (Setup_fdre_C_CE)      -0.409    40.763    design_1_i/VGA_TOP_1/U0/pixel_renderer_inst/val_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         40.763    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                 33.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111102]__1/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[9]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.263%)  route 0.119ns (45.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.592     0.594    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X73Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111102]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y92         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111102]__1/Q
                         net (fo=1, routed)           0.119     0.853    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111102]__1_n_0
    SLICE_X74Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[9]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.867     0.869    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[9]__0/C
                         clock pessimism             -0.234     0.635    
    SLICE_X74Y92         FDRE (Hold_fdre_C_D)         0.063     0.698    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[9]__0
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111103]__1/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.565     0.567    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X71Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111103]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111103]__1/Q
                         net (fo=1, routed)           0.112     0.820    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111103]__1_n_0
    SLICE_X71Y93         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.838     0.840    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X71Y93         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]__0/C
                         clock pessimism             -0.256     0.584    
    SLICE_X71Y93         FDRE (Hold_fdre_C_D)         0.070     0.654    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]__0
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111102]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[9]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.593     0.595    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X73Y94         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111102]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y94         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111102]__0/Q
                         net (fo=1, routed)           0.097     0.832    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111102]__0_n_0
    SLICE_X72Y94         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[9]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.865     0.867    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X72Y94         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[9]__0/C
                         clock pessimism             -0.259     0.608    
    SLICE_X72Y94         FDRE (Hold_fdre_C_D)         0.057     0.665    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[9]__0
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.559     0.561    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X57Y85         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[39]/Q
                         net (fo=1, routed)           0.116     0.818    design_1_i/BILINEAR_INTERPOLATI_0/U0/p_0_in[3]
    SLICE_X57Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.829     0.831    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X57Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
                         clock pessimism             -0.254     0.577    
    SLICE_X57Y87         FDRE (Hold_fdre_C_D)         0.070     0.647    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111111]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.562     0.564    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X67Y86         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[12]/Q
                         net (fo=3, routed)           0.128     0.833    design_1_i/BILINEAR_INTERPOLATI_0/U0/A[0]
    SLICE_X70Y86         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.833     0.835    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y86         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111111]/C
                         clock pessimism             -0.234     0.601    
    SLICE_X70Y86         FDRE (Hold_fdre_C_D)         0.059     0.660    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111111]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.566     0.568    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y96         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[35]/Q
                         net (fo=3, routed)           0.119     0.827    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg_n_0_[35]
    SLICE_X68Y96         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.838     0.840    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X68Y96         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[11]/C
                         clock pessimism             -0.259     0.581    
    SLICE_X68Y96         FDRE (Hold_fdre_C_D)         0.070     0.651    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.140%)  route 0.124ns (46.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.566     0.568    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X71Y96         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y96         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[23]/Q
                         net (fo=3, routed)           0.124     0.833    design_1_i/BILINEAR_INTERPOLATI_0/U0/A[11]
    SLICE_X69Y96         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.838     0.840    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y96         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[35]/C
                         clock pessimism             -0.256     0.584    
    SLICE_X69Y96         FDRE (Hold_fdre_C_D)         0.070     0.654    design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.566     0.568    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y96         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/eight_pixel_in_reg[47]/Q
                         net (fo=1, routed)           0.122     0.831    design_1_i/BILINEAR_INTERPOLATI_0/U0/p_0_in[11]
    SLICE_X68Y96         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.838     0.840    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X68Y96         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/C
                         clock pessimism             -0.259     0.581    
    SLICE_X68Y96         FDRE (Hold_fdre_C_D)         0.070     0.651    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111106]__1/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.040%)  route 0.119ns (41.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.593     0.595    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y89         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111106]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y89         FDRE (Prop_fdre_C_Q)         0.164     0.759 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111106]__1/Q
                         net (fo=1, routed)           0.119     0.877    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111106]__1_n_0
    SLICE_X72Y89         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.863     0.865    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X72Y89         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]__0/C
                         clock pessimism             -0.234     0.631    
    SLICE_X72Y89         FDRE (Hold_fdre_C_D)         0.066     0.697    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]__0
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111101]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[10]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.566     0.568    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X71Y96         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y96         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-1111111101]/Q
                         net (fo=1, routed)           0.112     0.821    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out3[-_n_0_1111111101]
    SLICE_X70Y96         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[10]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.838     0.840    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y96         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[10]__0/C
                         clock pessimism             -0.259     0.581    
    SLICE_X70Y96         FDRE (Hold_fdre_C_D)         0.059     0.640    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[10]__0
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 19.844 }
Period(ns):         39.688
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.688      37.532     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.688      38.439     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.688      38.688     SLICE_X56Y88     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.688      38.688     SLICE_X56Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         39.688      38.688     SLICE_X67Y96     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.688      38.688     SLICE_X67Y96     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         39.688      38.688     SLICE_X68Y96     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.688      38.688     SLICE_X68Y96     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         39.688      38.688     SLICE_X61Y86     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.688      38.688     SLICE_X56Y86     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]__0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.688      173.673    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.844      19.344     SLICE_X67Y96     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.844      19.344     SLICE_X67Y96     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.844      19.344     SLICE_X68Y96     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.844      19.344     SLICE_X68Y96     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.844      19.344     SLICE_X63Y85     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.844      19.344     SLICE_X73Y86     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.844      19.344     SLICE_X67Y95     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.844      19.344     SLICE_X67Y96     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[8]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.844      19.344     SLICE_X72Y86     design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[0]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.844      19.344     SLICE_X67Y95     design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.844      19.344     SLICE_X56Y88     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.844      19.344     SLICE_X56Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.844      19.344     SLICE_X61Y86     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.844      19.344     SLICE_X56Y86     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.844      19.344     SLICE_X63Y85     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.844      19.344     SLICE_X66Y83     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[2]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.844      19.344     SLICE_X57Y87     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.844      19.344     SLICE_X59Y86     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.844      19.344     SLICE_X59Y86     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.844      19.344     SLICE_X59Y86     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[4]__0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_interpolation_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       29.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.037ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@158.750ns - clk_vga_design_1_clk_wiz_0_0 rise@119.063ns)
  Data Path Delay:        10.156ns  (logic 4.166ns (41.022%)  route 5.990ns (58.978%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 160.261 - 158.750 ) 
    Source Clock Delay      (SCD):    1.716ns = ( 120.779 - 119.062 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809   120.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   116.950 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   118.969    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   119.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.714   120.779    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y92         FDRE (Prop_fdre_C_Q)         0.518   121.297 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/Q
                         net (fo=12, routed)          2.530   123.827    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg_n_0_[5]
    SLICE_X66Y89         LUT2 (Prop_lut2_I0_O)        0.124   123.951 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3/O
                         net (fo=1, routed)           0.000   123.951    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   124.594 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0/O[3]
                         net (fo=5, routed)           1.068   125.662    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_n_4
    SLICE_X67Y90         LUT2 (Prop_lut2_I1_O)        0.307   125.969 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__0_i_1/O
                         net (fo=1, routed)           0.000   125.969    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__0_i_1_n_0
    SLICE_X67Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.370 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__0/CO[3]
                         net (fo=1, routed)           0.000   126.370    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__0_n_0
    SLICE_X67Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   126.704 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1/O[1]
                         net (fo=2, routed)           1.339   128.043    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_n_6
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.303   128.346 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_10/O
                         net (fo=1, routed)           0.000   128.346    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_10_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   128.952 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6/O[3]
                         net (fo=1, routed)           1.052   130.004    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6_n_4
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.306   130.310 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_2/O
                         net (fo=1, routed)           0.000   130.310    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_2_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   130.711 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1/CO[3]
                         net (fo=1, routed)           0.000   130.711    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   130.934 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]_i_1/O[0]
                         net (fo=1, routed)           0.000   130.934    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]_i_1_n_7
    SLICE_X64Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    158.750   158.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   158.750 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683   160.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   156.739 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   158.662    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.753 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         1.508   160.261    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X64Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]/C
                         clock pessimism             -0.101   160.160    
                         clock uncertainty           -0.250   159.910    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)        0.062   159.972    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]
  -------------------------------------------------------------------
                         required time                        159.972    
                         arrival time                        -130.934    
  -------------------------------------------------------------------
                         slack                                 29.037    

Slack (MET) :             29.293ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@158.750ns - clk_vga_design_1_clk_wiz_0_0 rise@119.063ns)
  Data Path Delay:        10.040ns  (logic 4.312ns (42.950%)  route 5.728ns (57.050%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 160.260 - 158.750 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 120.685 - 119.062 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809   120.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   116.950 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   118.969    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   119.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.620   120.685    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X57Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.456   121.141 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/Q
                         net (fo=13, routed)          2.791   123.932    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[3]
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.124   124.056 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_1/O
                         net (fo=1, routed)           0.000   124.056    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   124.457 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry/CO[3]
                         net (fo=1, routed)           0.000   124.457    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   124.679 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0/O[0]
                         net (fo=5, routed)           0.836   125.515    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_n_7
    SLICE_X63Y89         LUT2 (Prop_lut2_I1_O)        0.299   125.814 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_4/O
                         net (fo=1, routed)           0.000   125.814    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_4_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   126.346 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0/CO[3]
                         net (fo=1, routed)           0.000   126.346    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   126.568 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__1/O[0]
                         net (fo=2, routed)           1.202   127.770    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__1_n_7
    SLICE_X60Y89         LUT1 (Prop_lut1_I0_O)        0.299   128.069 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_7/O
                         net (fo=1, routed)           0.000   128.069    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_7_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   128.445 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_6/CO[3]
                         net (fo=1, routed)           0.000   128.445    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_6_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   128.768 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6/O[1]
                         net (fo=1, routed)           0.899   129.667    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6_n_6
    SLICE_X62Y90         LUT4 (Prop_lut4_I2_O)        0.306   129.973 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_4/O
                         net (fo=1, routed)           0.000   129.973    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_4_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   130.506 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1/CO[3]
                         net (fo=1, routed)           0.000   130.506    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   130.725 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]_i_1/O[0]
                         net (fo=1, routed)           0.000   130.725    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]_i_1_n_7
    SLICE_X62Y91         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    158.750   158.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   158.750 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683   160.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   156.739 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   158.662    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.753 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         1.507   160.260    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X62Y91         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]/C
                         clock pessimism             -0.101   160.159    
                         clock uncertainty           -0.250   159.909    
    SLICE_X62Y91         FDRE (Setup_fdre_C_D)        0.109   160.018    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]
  -------------------------------------------------------------------
                         required time                        160.018    
                         arrival time                        -130.725    
  -------------------------------------------------------------------
                         slack                                 29.293    

Slack (MET) :             29.401ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@158.750ns - clk_vga_design_1_clk_wiz_0_0 rise@119.063ns)
  Data Path Delay:        9.931ns  (logic 4.203ns (42.324%)  route 5.728ns (57.676%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 160.259 - 158.750 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 120.685 - 119.062 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809   120.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   116.950 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   118.969    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   119.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.620   120.685    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X57Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.456   121.141 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/Q
                         net (fo=13, routed)          2.791   123.932    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[3]
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.124   124.056 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_1/O
                         net (fo=1, routed)           0.000   124.056    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   124.457 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry/CO[3]
                         net (fo=1, routed)           0.000   124.457    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   124.679 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0/O[0]
                         net (fo=5, routed)           0.836   125.515    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_n_7
    SLICE_X63Y89         LUT2 (Prop_lut2_I1_O)        0.299   125.814 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_4/O
                         net (fo=1, routed)           0.000   125.814    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_4_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   126.346 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0/CO[3]
                         net (fo=1, routed)           0.000   126.346    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   126.568 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__1/O[0]
                         net (fo=2, routed)           1.202   127.770    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__1_n_7
    SLICE_X60Y89         LUT1 (Prop_lut1_I0_O)        0.299   128.069 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_7/O
                         net (fo=1, routed)           0.000   128.069    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_7_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   128.445 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_6/CO[3]
                         net (fo=1, routed)           0.000   128.445    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_6_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   128.768 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6/O[1]
                         net (fo=1, routed)           0.899   129.667    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6_n_6
    SLICE_X62Y90         LUT4 (Prop_lut4_I2_O)        0.306   129.973 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_4/O
                         net (fo=1, routed)           0.000   129.973    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_4_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   130.616 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1/O[3]
                         net (fo=1, routed)           0.000   130.616    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1_n_4
    SLICE_X62Y90         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    158.750   158.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   158.750 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683   160.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   156.739 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   158.662    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.753 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         1.506   160.259    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X62Y90         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]/C
                         clock pessimism             -0.101   160.158    
                         clock uncertainty           -0.250   159.908    
    SLICE_X62Y90         FDRE (Setup_fdre_C_D)        0.109   160.017    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]
  -------------------------------------------------------------------
                         required time                        160.017    
                         arrival time                        -130.616    
  -------------------------------------------------------------------
                         slack                                 29.401    

Slack (MET) :             29.413ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@158.750ns - clk_vga_design_1_clk_wiz_0_0 rise@119.063ns)
  Data Path Delay:        9.780ns  (logic 3.790ns (38.754%)  route 5.990ns (61.246%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 160.261 - 158.750 ) 
    Source Clock Delay      (SCD):    1.716ns = ( 120.779 - 119.062 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809   120.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   116.950 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   118.969    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   119.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.714   120.779    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y92         FDRE (Prop_fdre_C_Q)         0.518   121.297 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/Q
                         net (fo=12, routed)          2.530   123.827    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg_n_0_[5]
    SLICE_X66Y89         LUT2 (Prop_lut2_I0_O)        0.124   123.951 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3/O
                         net (fo=1, routed)           0.000   123.951    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   124.594 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0/O[3]
                         net (fo=5, routed)           1.068   125.662    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_n_4
    SLICE_X67Y90         LUT2 (Prop_lut2_I1_O)        0.307   125.969 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__0_i_1/O
                         net (fo=1, routed)           0.000   125.969    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__0_i_1_n_0
    SLICE_X67Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.370 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__0/CO[3]
                         net (fo=1, routed)           0.000   126.370    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__0_n_0
    SLICE_X67Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   126.704 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1/O[1]
                         net (fo=2, routed)           1.339   128.043    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_n_6
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.303   128.346 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_10/O
                         net (fo=1, routed)           0.000   128.346    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_10_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   128.952 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6/O[3]
                         net (fo=1, routed)           1.052   130.004    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6_n_4
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.306   130.310 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_2/O
                         net (fo=1, routed)           0.000   130.310    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_2_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248   130.558 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1/O[3]
                         net (fo=1, routed)           0.000   130.558    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1_n_4
    SLICE_X64Y91         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    158.750   158.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   158.750 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683   160.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   156.739 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   158.662    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.753 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         1.508   160.261    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X64Y91         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]/C
                         clock pessimism             -0.101   160.160    
                         clock uncertainty           -0.250   159.910    
    SLICE_X64Y91         FDRE (Setup_fdre_C_D)        0.062   159.972    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]
  -------------------------------------------------------------------
                         required time                        159.972    
                         arrival time                        -130.558    
  -------------------------------------------------------------------
                         slack                                 29.413    

Slack (MET) :             29.466ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[165]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@158.750ns - clk_vga_design_1_clk_wiz_0_0 rise@119.063ns)
  Data Path Delay:        9.866ns  (logic 4.138ns (41.944%)  route 5.728ns (58.056%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 160.259 - 158.750 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 120.685 - 119.062 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809   120.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   116.950 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   118.969    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   119.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.620   120.685    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X57Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.456   121.141 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/Q
                         net (fo=13, routed)          2.791   123.932    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[3]
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.124   124.056 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_1/O
                         net (fo=1, routed)           0.000   124.056    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   124.457 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry/CO[3]
                         net (fo=1, routed)           0.000   124.457    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   124.679 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0/O[0]
                         net (fo=5, routed)           0.836   125.515    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_n_7
    SLICE_X63Y89         LUT2 (Prop_lut2_I1_O)        0.299   125.814 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_4/O
                         net (fo=1, routed)           0.000   125.814    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_4_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   126.346 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0/CO[3]
                         net (fo=1, routed)           0.000   126.346    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   126.568 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__1/O[0]
                         net (fo=2, routed)           1.202   127.770    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__1_n_7
    SLICE_X60Y89         LUT1 (Prop_lut1_I0_O)        0.299   128.069 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_7/O
                         net (fo=1, routed)           0.000   128.069    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_7_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   128.445 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_6/CO[3]
                         net (fo=1, routed)           0.000   128.445    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_6_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   128.768 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6/O[1]
                         net (fo=1, routed)           0.899   129.667    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6_n_6
    SLICE_X62Y90         LUT4 (Prop_lut4_I2_O)        0.306   129.973 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_4/O
                         net (fo=1, routed)           0.000   129.973    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_4_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   130.551 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1/O[2]
                         net (fo=1, routed)           0.000   130.551    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1_n_5
    SLICE_X62Y90         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[165]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    158.750   158.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   158.750 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683   160.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   156.739 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   158.662    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.753 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         1.506   160.259    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X62Y90         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[165]/C
                         clock pessimism             -0.101   160.158    
                         clock uncertainty           -0.250   159.908    
    SLICE_X62Y90         FDRE (Setup_fdre_C_D)        0.109   160.017    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[165]
  -------------------------------------------------------------------
                         required time                        160.017    
                         arrival time                        -130.551    
  -------------------------------------------------------------------
                         slack                                 29.466    

Slack (MET) :             29.481ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@158.750ns - clk_vga_design_1_clk_wiz_0_0 rise@119.063ns)
  Data Path Delay:        9.712ns  (logic 3.723ns (38.334%)  route 5.989ns (61.666%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 160.261 - 158.750 ) 
    Source Clock Delay      (SCD):    1.716ns = ( 120.779 - 119.062 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809   120.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   116.950 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   118.969    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   119.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.714   120.779    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y92         FDRE (Prop_fdre_C_Q)         0.518   121.297 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/Q
                         net (fo=12, routed)          2.530   123.827    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg_n_0_[5]
    SLICE_X66Y89         LUT2 (Prop_lut2_I0_O)        0.124   123.951 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3/O
                         net (fo=1, routed)           0.000   123.951    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   124.594 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0/O[3]
                         net (fo=5, routed)           1.068   125.662    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_n_4
    SLICE_X67Y90         LUT2 (Prop_lut2_I1_O)        0.307   125.969 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__0_i_1/O
                         net (fo=1, routed)           0.000   125.969    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__0_i_1_n_0
    SLICE_X67Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.370 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__0/CO[3]
                         net (fo=1, routed)           0.000   126.370    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__0_n_0
    SLICE_X67Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   126.704 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1/O[1]
                         net (fo=2, routed)           1.339   128.043    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_n_6
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.303   128.346 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_10/O
                         net (fo=1, routed)           0.000   128.346    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_10_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   128.593 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6/O[0]
                         net (fo=1, routed)           1.052   129.645    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6_n_7
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.299   129.944 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_5/O
                         net (fo=1, routed)           0.000   129.944    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_5_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   130.491 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1/O[2]
                         net (fo=1, routed)           0.000   130.491    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1_n_5
    SLICE_X64Y91         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    158.750   158.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   158.750 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683   160.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   156.739 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   158.662    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.753 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         1.508   160.261    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X64Y91         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[93]/C
                         clock pessimism             -0.101   160.160    
                         clock uncertainty           -0.250   159.910    
    SLICE_X64Y91         FDRE (Setup_fdre_C_D)        0.062   159.972    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[93]
  -------------------------------------------------------------------
                         required time                        159.972    
                         arrival time                        -130.491    
  -------------------------------------------------------------------
                         slack                                 29.481    

Slack (MET) :             29.604ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@158.750ns - clk_vga_design_1_clk_wiz_0_0 rise@119.063ns)
  Data Path Delay:        9.589ns  (logic 3.600ns (37.543%)  route 5.989ns (62.457%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 160.261 - 158.750 ) 
    Source Clock Delay      (SCD):    1.716ns = ( 120.779 - 119.062 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809   120.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   116.950 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   118.969    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   119.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.714   120.779    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y92         FDRE (Prop_fdre_C_Q)         0.518   121.297 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/Q
                         net (fo=12, routed)          2.530   123.827    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg_n_0_[5]
    SLICE_X66Y89         LUT2 (Prop_lut2_I0_O)        0.124   123.951 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3/O
                         net (fo=1, routed)           0.000   123.951    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   124.594 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0/O[3]
                         net (fo=5, routed)           1.068   125.662    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_n_4
    SLICE_X67Y90         LUT2 (Prop_lut2_I1_O)        0.307   125.969 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__0_i_1/O
                         net (fo=1, routed)           0.000   125.969    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__0_i_1_n_0
    SLICE_X67Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.370 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__0/CO[3]
                         net (fo=1, routed)           0.000   126.370    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__0_n_0
    SLICE_X67Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   126.704 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1/O[1]
                         net (fo=2, routed)           1.339   128.043    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_n_6
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.303   128.346 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_10/O
                         net (fo=1, routed)           0.000   128.346    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_10_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   128.593 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6/O[0]
                         net (fo=1, routed)           1.052   129.645    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6_n_7
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.299   129.944 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_5/O
                         net (fo=1, routed)           0.000   129.944    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_5_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   130.368 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1/O[1]
                         net (fo=1, routed)           0.000   130.368    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1_n_6
    SLICE_X64Y91         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    158.750   158.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   158.750 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683   160.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   156.739 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   158.662    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.753 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         1.508   160.261    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X64Y91         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[92]/C
                         clock pessimism             -0.101   160.160    
                         clock uncertainty           -0.250   159.910    
    SLICE_X64Y91         FDRE (Setup_fdre_C_D)        0.062   159.972    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[92]
  -------------------------------------------------------------------
                         required time                        159.972    
                         arrival time                        -130.368    
  -------------------------------------------------------------------
                         slack                                 29.604    

Slack (MET) :             29.781ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@158.750ns - clk_vga_design_1_clk_wiz_0_0 rise@119.063ns)
  Data Path Delay:        9.412ns  (logic 3.423ns (36.368%)  route 5.989ns (63.632%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 160.261 - 158.750 ) 
    Source Clock Delay      (SCD):    1.716ns = ( 120.779 - 119.062 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809   120.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   116.950 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   118.969    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   119.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.714   120.779    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y92         FDRE (Prop_fdre_C_Q)         0.518   121.297 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/Q
                         net (fo=12, routed)          2.530   123.827    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg_n_0_[5]
    SLICE_X66Y89         LUT2 (Prop_lut2_I0_O)        0.124   123.951 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3/O
                         net (fo=1, routed)           0.000   123.951    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_3_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   124.594 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0/O[3]
                         net (fo=5, routed)           1.068   125.662    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_n_4
    SLICE_X67Y90         LUT2 (Prop_lut2_I1_O)        0.307   125.969 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__0_i_1/O
                         net (fo=1, routed)           0.000   125.969    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__0_i_1_n_0
    SLICE_X67Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   126.370 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__0/CO[3]
                         net (fo=1, routed)           0.000   126.370    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__0_n_0
    SLICE_X67Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   126.704 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1/O[1]
                         net (fo=2, routed)           1.339   128.043    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_n_6
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.303   128.346 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_10/O
                         net (fo=1, routed)           0.000   128.346    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_10_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   128.593 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6/O[0]
                         net (fo=1, routed)           1.052   129.645    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6_n_7
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.299   129.944 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_5/O
                         net (fo=1, routed)           0.000   129.944    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_5_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   130.191 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1/O[0]
                         net (fo=1, routed)           0.000   130.191    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1_n_7
    SLICE_X64Y91         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    158.750   158.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   158.750 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683   160.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   156.739 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   158.662    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.753 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         1.508   160.261    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X64Y91         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[91]/C
                         clock pessimism             -0.101   160.160    
                         clock uncertainty           -0.250   159.910    
    SLICE_X64Y91         FDRE (Setup_fdre_C_D)        0.062   159.972    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[91]
  -------------------------------------------------------------------
                         required time                        159.972    
                         arrival time                        -130.191    
  -------------------------------------------------------------------
                         slack                                 29.781    

Slack (MET) :             29.814ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[164]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@158.750ns - clk_vga_design_1_clk_wiz_0_0 rise@119.063ns)
  Data Path Delay:        9.518ns  (logic 3.790ns (39.821%)  route 5.728ns (60.179%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 160.259 - 158.750 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 120.685 - 119.062 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809   120.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   116.950 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   118.969    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   119.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.620   120.685    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X57Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.456   121.141 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/Q
                         net (fo=13, routed)          2.791   123.932    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[3]
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.124   124.056 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_1/O
                         net (fo=1, routed)           0.000   124.056    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   124.457 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry/CO[3]
                         net (fo=1, routed)           0.000   124.457    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   124.679 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0/O[0]
                         net (fo=5, routed)           0.836   125.515    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_n_7
    SLICE_X63Y89         LUT2 (Prop_lut2_I1_O)        0.299   125.814 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_4/O
                         net (fo=1, routed)           0.000   125.814    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_4_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   126.346 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0/CO[3]
                         net (fo=1, routed)           0.000   126.346    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   126.568 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__1/O[0]
                         net (fo=2, routed)           1.202   127.770    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__1_n_7
    SLICE_X60Y89         LUT1 (Prop_lut1_I0_O)        0.299   128.069 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_7/O
                         net (fo=1, routed)           0.000   128.069    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[162]_i_7_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   128.445 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_6/CO[3]
                         net (fo=1, routed)           0.000   128.445    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[162]_i_6_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   128.768 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6/O[1]
                         net (fo=1, routed)           0.899   129.667    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6_n_6
    SLICE_X62Y90         LUT4 (Prop_lut4_I2_O)        0.306   129.973 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_4/O
                         net (fo=1, routed)           0.000   129.973    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_4_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   130.202 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1/O[1]
                         net (fo=1, routed)           0.000   130.202    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1_n_6
    SLICE_X62Y90         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[164]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    158.750   158.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   158.750 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683   160.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   156.739 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   158.662    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.753 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         1.506   160.259    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X62Y90         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[164]/C
                         clock pessimism             -0.101   160.158    
                         clock uncertainty           -0.250   159.908    
    SLICE_X62Y90         FDRE (Setup_fdre_C_D)        0.109   160.017    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[164]
  -------------------------------------------------------------------
                         required time                        160.017    
                         arrival time                        -130.203    
  -------------------------------------------------------------------
                         slack                                 29.814    

Slack (MET) :             29.950ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@158.750ns - clk_vga_design_1_clk_wiz_0_0 rise@119.063ns)
  Data Path Delay:        9.288ns  (logic 3.470ns (37.362%)  route 5.818ns (62.638%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 160.258 - 158.750 ) 
    Source Clock Delay      (SCD):    1.715ns = ( 120.778 - 119.062 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809   120.872    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   116.950 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   118.969    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   119.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.713   120.778    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X73Y93         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y93         FDRE (Prop_fdre_C_Q)         0.456   121.234 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[9]/Q
                         net (fo=9, routed)           2.588   123.822    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg_n_0_[9]
    SLICE_X68Y87         LUT2 (Prop_lut2_I1_O)        0.124   123.946 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__1_i_3/O
                         net (fo=1, routed)           0.000   123.946    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__1_i_3_n_0
    SLICE_X68Y87         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   124.173 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__1/O[1]
                         net (fo=5, routed)           1.257   125.429    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry__1_n_6
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.303   125.732 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1_i_3/O
                         net (fo=1, routed)           0.000   125.732    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1_i_3_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   126.312 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1/O[2]
                         net (fo=2, routed)           1.025   127.337    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1_n_5
    SLICE_X56Y90         LUT1 (Prop_lut1_I0_O)        0.302   127.639 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_9/O
                         net (fo=1, routed)           0.000   127.639    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_9_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   128.217 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_6/O[2]
                         net (fo=1, routed)           0.949   129.165    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_6_n_5
    SLICE_X58Y90         LUT4 (Prop_lut4_I2_O)        0.301   129.466 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_3/O
                         net (fo=1, routed)           0.000   129.466    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_3_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   129.846 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1/CO[3]
                         net (fo=1, routed)           0.000   129.846    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   130.065 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]_i_1/O[0]
                         net (fo=1, routed)           0.000   130.065    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]_i_1_n_7
    SLICE_X58Y91         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    158.750   158.750 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   158.750 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683   160.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   156.739 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   158.662    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   158.753 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         1.505   160.258    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X58Y91         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]/C
                         clock pessimism             -0.101   160.157    
                         clock uncertainty           -0.250   159.907    
    SLICE_X58Y91         FDRE (Setup_fdre_C_D)        0.109   160.016    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]
  -------------------------------------------------------------------
                         required time                        160.016    
                         arrival time                        -130.065    
  -------------------------------------------------------------------
                         slack                                 29.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.268ns (33.732%)  route 0.527ns (66.268%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.566     0.568    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X68Y96         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]/Q
                         net (fo=12, routed)          0.527     1.235    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg_n_0_[10]
    SLICE_X67Y84         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.362 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__33_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__33_carry__1_n_4
    SLICE_X67Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         0.832     0.834    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X67Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[35]/C
                         clock pessimism              0.056     0.889    
                         clock uncertainty            0.250     1.139    
    SLICE_X67Y84         FDRE (Hold_fdre_C_D)         0.105     1.244    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.287ns (34.338%)  route 0.549ns (65.662%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.560     0.562    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X71Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y82         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[2]/Q
                         net (fo=15, routed)          0.549     1.251    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg_n_0_[2]
    SLICE_X70Y87         LUT5 (Prop_lut5_I1_O)        0.045     1.296 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry_i_4/O
                         net (fo=1, routed)           0.000     1.296    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry_i_4_n_0
    SLICE_X70Y87         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.397 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry/O[3]
                         net (fo=1, routed)           0.000     1.397    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1[3]
    SLICE_X70Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         0.834     0.836    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[120]/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.250     1.141    
    SLICE_X70Y87         FDRE (Hold_fdre_C_D)         0.134     1.275    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[120]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.256ns (30.265%)  route 0.590ns (69.735%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.565     0.567    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X71Y90         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[8]/Q
                         net (fo=13, routed)          0.590     1.297    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg_n_0_[8]
    SLICE_X70Y89         LUT4 (Prop_lut4_I1_O)        0.045     1.342 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__1_i_8/O
                         net (fo=1, routed)           0.000     1.342    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__1_i_8_n_0
    SLICE_X70Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.412 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.412    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1[8]
    SLICE_X70Y89         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         0.836     0.838    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y89         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[125]/C
                         clock pessimism              0.056     0.893    
                         clock uncertainty            0.250     1.143    
    SLICE_X70Y89         FDRE (Hold_fdre_C_D)         0.134     1.277    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[125]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.252ns (30.798%)  route 0.566ns (69.202%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.566     0.568    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X68Y96         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]/Q
                         net (fo=12, routed)          0.566     1.275    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg_n_0_[10]
    SLICE_X69Y89         LUT4 (Prop_lut4_I0_O)        0.045     1.320 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__1_i_6/O
                         net (fo=1, routed)           0.000     1.320    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__1_i_6_n_0
    SLICE_X69Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.386 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.386    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__1_n_5
    SLICE_X69Y89         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         0.836     0.838    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X69Y89         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[79]/C
                         clock pessimism              0.056     0.893    
                         clock uncertainty            0.250     1.143    
    SLICE_X69Y89         FDRE (Hold_fdre_C_D)         0.105     1.248    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[79]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.279ns (33.511%)  route 0.554ns (66.489%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.565     0.567    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X66Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]/Q
                         net (fo=12, routed)          0.554     1.284    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg_n_0_[8]
    SLICE_X68Y93         LUT4 (Prop_lut4_I0_O)        0.045     1.329 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__1_i_8/O
                         net (fo=1, routed)           0.000     1.329    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__1_i_8_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.399 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.399    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__1_n_7
    SLICE_X68Y93         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         0.838     0.840    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X68Y93         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[65]/C
                         clock pessimism              0.056     0.895    
                         clock uncertainty            0.250     1.145    
    SLICE_X68Y93         FDRE (Hold_fdre_C_D)         0.105     1.250    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[65]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.252ns (29.150%)  route 0.612ns (70.850%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.562     0.564    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X71Y85         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y85         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[4]__0/Q
                         net (fo=4, routed)           0.612     1.317    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[4]__0_n_0
    SLICE_X70Y92         LUT4 (Prop_lut4_I0_O)        0.045     1.362 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.362    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__0_i_7_n_0
    SLICE_X70Y92         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.428 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.428    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__0_n_6
    SLICE_X70Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         0.837     0.839    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[110]/C
                         clock pessimism              0.056     0.894    
                         clock uncertainty            0.250     1.144    
    SLICE_X70Y92         FDRE (Hold_fdre_C_D)         0.134     1.278    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[110]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.251ns (30.040%)  route 0.585ns (69.960%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.591     0.593    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X72Y89         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]__0/Q
                         net (fo=4, routed)           0.585     1.318    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]__0_n_0
    SLICE_X70Y92         LUT4 (Prop_lut4_I0_O)        0.045     1.363 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.363    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__0_i_6_n_0
    SLICE_X70Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.428 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.428    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__0_n_5
    SLICE_X70Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         0.837     0.839    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[111]/C
                         clock pessimism              0.056     0.894    
                         clock uncertainty            0.250     1.144    
    SLICE_X70Y92         FDRE (Hold_fdre_C_D)         0.134     1.278    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[111]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.249ns (29.719%)  route 0.589ns (70.281%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.560     0.562    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X71Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y82         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[2]/Q
                         net (fo=15, routed)          0.589     1.291    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg_n_0_[2]
    SLICE_X69Y87         LUT4 (Prop_lut4_I1_O)        0.045     1.336 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_i_4_n_0
    SLICE_X69Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.399 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry/O[3]
                         net (fo=1, routed)           0.000     1.399    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry_n_4
    SLICE_X69Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         0.834     0.836    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X69Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[72]/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.250     1.141    
    SLICE_X69Y87         FDRE (Hold_fdre_C_D)         0.105     1.246    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[72]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.429ns (49.593%)  route 0.436ns (50.407%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.566     0.568    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X68Y96         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/Q
                         net (fo=1, routed)           0.255     0.963    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0_n_0
    SLICE_X67Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.078 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__2_i_1/O[0]
                         net (fo=4, routed)           0.181     1.260    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__2_i_1_n_7
    SLICE_X70Y90         LUT3 (Prop_lut3_I0_O)        0.107     1.367 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.367    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__2_i_2_n_0
    SLICE_X70Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.433 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.433    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1[13]
    SLICE_X70Y90         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         0.837     0.839    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y90         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[130]/C
                         clock pessimism              0.056     0.894    
                         clock uncertainty            0.250     1.144    
    SLICE_X70Y90         FDRE (Hold_fdre_C_D)         0.134     1.278    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[130]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@79.375ns period=158.750ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.291ns (33.036%)  route 0.590ns (66.964%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.565     0.567    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X71Y90         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[8]/Q
                         net (fo=13, routed)          0.590     1.297    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg_n_0_[8]
    SLICE_X70Y89         LUT4 (Prop_lut4_I1_O)        0.045     1.342 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__1_i_8/O
                         net (fo=1, routed)           0.000     1.342    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__1_i_8_n_0
    SLICE_X70Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.447 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.447    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1[9]
    SLICE_X70Y89         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         0.836     0.838    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y89         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[126]/C
                         clock pessimism              0.056     0.893    
                         clock uncertainty            0.250     1.143    
    SLICE_X70Y89         FDRE (Hold_fdre_C_D)         0.134     1.277    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[126]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  clk_interpolation_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       37.227ns,  Total Violation        0.000ns
Hold  :           84  Failing Endpoints,  Worst Slack       -0.504ns,  Total Violation      -40.298ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.227ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@119.063ns - clk_interpolation_design_1_clk_wiz_0_0 fall@79.375ns)
  Data Path Delay:        5.529ns  (logic 0.096ns (1.736%)  route 5.433ns (98.263%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 120.575 - 119.062 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.263 - 79.375 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     79.375    79.375 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    79.375 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809    81.184    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    77.263 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    79.281    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    79.377 f  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         3.414    82.791    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X69Y93         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683   120.745    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.051 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   118.975    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   119.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.509   120.575    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y93         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[7]/C
                         clock pessimism             -0.101   120.474    
                         clock uncertainty           -0.250   120.223    
    SLICE_X69Y93         FDRE (Setup_fdre_C_CE)      -0.205   120.018    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[7]
  -------------------------------------------------------------------
                         required time                        120.018    
                         arrival time                         -82.791    
  -------------------------------------------------------------------
                         slack                                 37.227    

Slack (MET) :             38.823ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@119.063ns - clk_interpolation_design_1_clk_wiz_0_0 fall@79.375ns)
  Data Path Delay:        3.932ns  (logic 0.096ns (2.441%)  route 3.836ns (97.559%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 120.575 - 119.062 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.263 - 79.375 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     79.375    79.375 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    79.375 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809    81.184    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    77.263 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    79.281    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    79.377 f  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         1.818    81.195    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X67Y96         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683   120.745    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.051 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   118.975    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   119.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.509   120.575    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X67Y96         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]/C
                         clock pessimism             -0.101   120.474    
                         clock uncertainty           -0.250   120.223    
    SLICE_X67Y96         FDRE (Setup_fdre_C_CE)      -0.205   120.018    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]
  -------------------------------------------------------------------
                         required time                        120.018    
                         arrival time                         -81.195    
  -------------------------------------------------------------------
                         slack                                 38.823    

Slack (MET) :             38.823ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@119.063ns - clk_interpolation_design_1_clk_wiz_0_0 fall@79.375ns)
  Data Path Delay:        3.932ns  (logic 0.096ns (2.441%)  route 3.836ns (97.559%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 120.575 - 119.062 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.263 - 79.375 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     79.375    79.375 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    79.375 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809    81.184    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    77.263 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    79.281    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    79.377 f  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         1.818    81.195    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X67Y96         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683   120.745    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.051 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   118.975    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   119.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.509   120.575    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X67Y96         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]__0/C
                         clock pessimism             -0.101   120.474    
                         clock uncertainty           -0.250   120.223    
    SLICE_X67Y96         FDRE (Setup_fdre_C_CE)      -0.205   120.018    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]__0
  -------------------------------------------------------------------
                         required time                        120.018    
                         arrival time                         -81.195    
  -------------------------------------------------------------------
                         slack                                 38.823    

Slack (MET) :             38.823ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@119.063ns - clk_interpolation_design_1_clk_wiz_0_0 fall@79.375ns)
  Data Path Delay:        3.932ns  (logic 0.096ns (2.441%)  route 3.836ns (97.559%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 120.575 - 119.062 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.263 - 79.375 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     79.375    79.375 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    79.375 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809    81.184    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    77.263 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    79.281    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    79.377 f  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         1.818    81.195    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X68Y96         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683   120.745    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.051 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   118.975    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   119.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.509   120.575    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X68Y96         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/C
                         clock pessimism             -0.101   120.474    
                         clock uncertainty           -0.250   120.223    
    SLICE_X68Y96         FDRE (Setup_fdre_C_CE)      -0.205   120.018    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]
  -------------------------------------------------------------------
                         required time                        120.018    
                         arrival time                         -81.195    
  -------------------------------------------------------------------
                         slack                                 38.823    

Slack (MET) :             38.823ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@119.063ns - clk_interpolation_design_1_clk_wiz_0_0 fall@79.375ns)
  Data Path Delay:        3.932ns  (logic 0.096ns (2.441%)  route 3.836ns (97.559%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 120.575 - 119.062 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.263 - 79.375 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     79.375    79.375 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    79.375 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809    81.184    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    77.263 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    79.281    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    79.377 f  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         1.818    81.195    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X68Y96         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683   120.745    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.051 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   118.975    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   119.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.509   120.575    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X68Y96         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
                         clock pessimism             -0.101   120.474    
                         clock uncertainty           -0.250   120.223    
    SLICE_X68Y96         FDRE (Setup_fdre_C_CE)      -0.205   120.018    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0
  -------------------------------------------------------------------
                         required time                        120.018    
                         arrival time                         -81.195    
  -------------------------------------------------------------------
                         slack                                 38.823    

Slack (MET) :             38.823ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@119.063ns - clk_interpolation_design_1_clk_wiz_0_0 fall@79.375ns)
  Data Path Delay:        3.924ns  (logic 0.096ns (2.446%)  route 3.828ns (97.554%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 120.567 - 119.062 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.263 - 79.375 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     79.375    79.375 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    79.375 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809    81.184    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    77.263 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    79.281    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    79.377 f  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         1.810    81.187    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X61Y86         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683   120.745    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.051 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   118.975    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   119.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.501   120.567    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X61Y86         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/C
                         clock pessimism             -0.101   120.466    
                         clock uncertainty           -0.250   120.215    
    SLICE_X61Y86         FDRE (Setup_fdre_C_CE)      -0.205   120.010    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]
  -------------------------------------------------------------------
                         required time                        120.010    
                         arrival time                         -81.187    
  -------------------------------------------------------------------
                         slack                                 38.823    

Slack (MET) :             38.823ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@119.063ns - clk_interpolation_design_1_clk_wiz_0_0 fall@79.375ns)
  Data Path Delay:        3.921ns  (logic 0.096ns (2.448%)  route 3.825ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 120.564 - 119.062 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.263 - 79.375 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     79.375    79.375 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    79.375 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809    81.184    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    77.263 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    79.281    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    79.377 f  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         1.807    81.184    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X57Y87         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683   120.745    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.051 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   118.975    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   119.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.498   120.564    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X57Y87         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]/C
                         clock pessimism             -0.101   120.463    
                         clock uncertainty           -0.250   120.212    
    SLICE_X57Y87         FDRE (Setup_fdre_C_CE)      -0.205   120.007    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]
  -------------------------------------------------------------------
                         required time                        120.007    
                         arrival time                         -81.184    
  -------------------------------------------------------------------
                         slack                                 38.823    

Slack (MET) :             38.823ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@119.063ns - clk_interpolation_design_1_clk_wiz_0_0 fall@79.375ns)
  Data Path Delay:        3.924ns  (logic 0.096ns (2.446%)  route 3.828ns (97.554%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 120.567 - 119.062 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.263 - 79.375 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     79.375    79.375 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    79.375 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809    81.184    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    77.263 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    79.281    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    79.377 f  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         1.810    81.187    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X59Y86         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683   120.745    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.051 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   118.975    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   119.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.501   120.567    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X59Y86         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]__0/C
                         clock pessimism             -0.101   120.466    
                         clock uncertainty           -0.250   120.215    
    SLICE_X59Y86         FDRE (Setup_fdre_C_CE)      -0.205   120.010    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[3]__0
  -------------------------------------------------------------------
                         required time                        120.010    
                         arrival time                         -81.187    
  -------------------------------------------------------------------
                         slack                                 38.823    

Slack (MET) :             38.823ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@119.063ns - clk_interpolation_design_1_clk_wiz_0_0 fall@79.375ns)
  Data Path Delay:        3.924ns  (logic 0.096ns (2.446%)  route 3.828ns (97.554%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 120.567 - 119.062 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.263 - 79.375 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     79.375    79.375 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    79.375 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809    81.184    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    77.263 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    79.281    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    79.377 f  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         1.810    81.187    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X59Y86         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683   120.745    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.051 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   118.975    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   119.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.501   120.567    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X59Y86         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[4]/C
                         clock pessimism             -0.101   120.466    
                         clock uncertainty           -0.250   120.215    
    SLICE_X59Y86         FDRE (Setup_fdre_C_CE)      -0.205   120.010    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[4]
  -------------------------------------------------------------------
                         required time                        120.010    
                         arrival time                         -81.187    
  -------------------------------------------------------------------
                         slack                                 38.823    

Slack (MET) :             38.823ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[4]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.688ns  (clk_vga_design_1_clk_wiz_0_0 rise@119.063ns - clk_interpolation_design_1_clk_wiz_0_0 fall@79.375ns)
  Data Path Delay:        3.924ns  (logic 0.096ns (2.446%)  route 3.828ns (97.554%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 120.567 - 119.062 ) 
    Source Clock Delay      (SCD):    -2.112ns = ( 77.263 - 79.375 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 fall edge)
                                                     79.375    79.375 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    79.375 f  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.809    81.184    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    77.263 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    79.281    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    79.377 f  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         1.810    81.187    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X59Y86         FDRE                                         f  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[4]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    119.062   119.062 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   119.062 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.683   120.745    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   117.051 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   118.975    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   119.066 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.501   120.567    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X59Y86         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[4]__0/C
                         clock pessimism             -0.101   120.466    
                         clock uncertainty           -0.250   120.215    
    SLICE_X59Y86         FDRE (Setup_fdre_C_CE)      -0.205   120.010    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[4]__0
  -------------------------------------------------------------------
                         required time                        120.010    
                         arrival time                         -81.187    
  -------------------------------------------------------------------
                         slack                                 38.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.504ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.026ns (1.961%)  route 1.300ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         0.652     0.654    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X74Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.867     0.869    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]/C
                         clock pessimism              0.056     0.924    
                         clock uncertainty            0.250     1.174    
    SLICE_X74Y92         FDRE (Hold_fdre_C_CE)       -0.016     1.158    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                 -0.504    

Slack (VIOLATED) :        -0.504ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.026ns (1.961%)  route 1.300ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         0.652     0.654    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X74Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.867     0.869    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/C
                         clock pessimism              0.056     0.924    
                         clock uncertainty            0.250     1.174    
    SLICE_X74Y92         FDRE (Hold_fdre_C_CE)       -0.016     1.158    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                 -0.504    

Slack (VIOLATED) :        -0.504ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.026ns (1.961%)  route 1.300ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         0.652     0.654    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X74Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.867     0.869    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]/C
                         clock pessimism              0.056     0.924    
                         clock uncertainty            0.250     1.174    
    SLICE_X74Y92         FDRE (Hold_fdre_C_CE)       -0.016     1.158    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                 -0.504    

Slack (VIOLATED) :        -0.504ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[9]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.026ns (1.961%)  route 1.300ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         0.652     0.654    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X74Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[9]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.867     0.869    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X74Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[9]__0/C
                         clock pessimism              0.056     0.924    
                         clock uncertainty            0.250     1.174    
    SLICE_X74Y92         FDRE (Hold_fdre_C_CE)       -0.016     1.158    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[9]__0
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                 -0.504    

Slack (VIOLATED) :        -0.503ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.026ns (2.005%)  route 1.271ns (97.995%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         0.623     0.625    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y90         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.837     0.839    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X66Y90         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]/C
                         clock pessimism              0.056     0.894    
                         clock uncertainty            0.250     1.144    
    SLICE_X66Y90         FDRE (Hold_fdre_C_CE)       -0.016     1.128    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                 -0.503    

Slack (VIOLATED) :        -0.503ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.026ns (2.005%)  route 1.271ns (97.995%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         0.623     0.625    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.837     0.839    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X66Y92         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]/C
                         clock pessimism              0.056     0.894    
                         clock uncertainty            0.250     1.144    
    SLICE_X66Y92         FDRE (Hold_fdre_C_CE)       -0.016     1.128    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                 -0.503    

Slack (VIOLATED) :        -0.503ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[10]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.026ns (2.003%)  route 1.272ns (97.997%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         0.624     0.626    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y96         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[10]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.838     0.840    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y96         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[10]__0/C
                         clock pessimism              0.056     0.895    
                         clock uncertainty            0.250     1.145    
    SLICE_X70Y96         FDRE (Hold_fdre_C_CE)       -0.016     1.129    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[10]__0
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           0.626    
  -------------------------------------------------------------------
                         slack                                 -0.503    

Slack (VIOLATED) :        -0.503ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.026ns (2.003%)  route 1.272ns (97.997%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         0.624     0.626    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y95         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.838     0.840    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y95         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]__0/C
                         clock pessimism              0.056     0.895    
                         clock uncertainty            0.250     1.145    
    SLICE_X70Y95         FDRE (Hold_fdre_C_CE)       -0.016     1.129    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]__0
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           0.626    
  -------------------------------------------------------------------
                         slack                                 -0.503    

Slack (VIOLATED) :        -0.503ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.026ns (2.003%)  route 1.272ns (97.997%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         0.624     0.626    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y95         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.838     0.840    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y95         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]__0/C
                         clock pessimism              0.056     0.895    
                         clock uncertainty            0.250     1.145    
    SLICE_X70Y95         FDRE (Hold_fdre_C_CE)       -0.016     1.129    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[10]__0
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           0.626    
  -------------------------------------------------------------------
                         slack                                 -0.503    

Slack (VIOLATED) :        -0.503ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_interpolation_design_1_clk_wiz_0_0'  {rise@0.000ns fall@79.375ns period=158.750ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[11]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.844ns period=39.688ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.026ns (2.003%)  route 1.272ns (97.997%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=278, routed)         0.624     0.626    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X70Y96         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[11]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in1_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.838     0.840    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X70Y96         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[11]__0/C
                         clock pessimism              0.056     0.895    
                         clock uncertainty            0.250     1.145    
    SLICE_X70Y96         FDRE (Hold_fdre_C_CE)       -0.016     1.129    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[11]__0
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           0.626    
  -------------------------------------------------------------------
                         slack                                 -0.503    





