<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/vendor/lowrisc_ibex/vendor/google_riscv-dv/test/riscv_instr_base_test.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="cm">/*</span>
<a name="l-2"></a><span class="cm"> * Copyright 2018 Google LLC</span>
<a name="l-3"></a><span class="cm"> *</span>
<a name="l-4"></a><span class="cm"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span>
<a name="l-5"></a><span class="cm"> * you may not use this file except in compliance with the License.</span>
<a name="l-6"></a><span class="cm"> * You may obtain a copy of the License at</span>
<a name="l-7"></a><span class="cm"> *</span>
<a name="l-8"></a><span class="cm"> *      http://www.apache.org/licenses/LICENSE-2.0</span>
<a name="l-9"></a><span class="cm"> *</span>
<a name="l-10"></a><span class="cm"> * Unless required by applicable law or agreed to in writing, software</span>
<a name="l-11"></a><span class="cm"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span>
<a name="l-12"></a><span class="cm"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<a name="l-13"></a><span class="cm"> * See the License for the specific language governing permissions and</span>
<a name="l-14"></a><span class="cm"> * limitations under the License.</span>
<a name="l-15"></a><span class="cm"> */</span>
<a name="l-16"></a>
<a name="l-17"></a>
<a name="l-18"></a><span class="c1">// Base test</span>
<a name="l-19"></a><span class="k">class</span> <span class="n">riscv_instr_base_test</span> <span class="k">extends</span> <span class="n">uvm_test</span><span class="p">;</span>
<a name="l-20"></a>
<a name="l-21"></a>  <span class="n">riscv_instr_gen_config</span>  <span class="n">cfg</span><span class="p">;</span>
<a name="l-22"></a>  <span class="k">string</span>                  <span class="n">test_opts</span><span class="p">;</span>
<a name="l-23"></a>  <span class="k">string</span>                  <span class="n">asm_file_name</span> <span class="o">=</span> <span class="s">&quot;riscv_asm_test&quot;</span><span class="p">;</span>
<a name="l-24"></a>  <span class="n">riscv_asm_program_gen</span>   <span class="n">asm_gen</span><span class="p">;</span>
<a name="l-25"></a>  <span class="k">string</span>                  <span class="n">instr_seq</span><span class="p">;</span>
<a name="l-26"></a>  <span class="k">int</span>                     <span class="n">start_idx</span><span class="p">;</span>
<a name="l-27"></a>  <span class="n">uvm_coreservice_t</span>       <span class="n">coreservice</span><span class="p">;</span>
<a name="l-28"></a>  <span class="n">uvm_factory</span>             <span class="n">factory</span><span class="p">;</span>
<a name="l-29"></a>
<a name="l-30"></a>  <span class="no">`uvm_component_utils</span><span class="p">(</span><span class="n">riscv_instr_base_test</span><span class="p">)</span>
<a name="l-31"></a>
<a name="l-32"></a>  <span class="k">function</span> <span class="k">new</span><span class="p">(</span><span class="k">string</span> <span class="n">name</span><span class="o">=</span><span class="s">&quot;&quot;</span><span class="p">,</span> <span class="n">uvm_component</span> <span class="n">parent</span><span class="o">=</span><span class="k">null</span><span class="p">);</span>
<a name="l-33"></a>    <span class="k">super</span><span class="p">.</span><span class="k">new</span><span class="p">(</span><span class="n">name</span><span class="p">,</span> <span class="n">parent</span><span class="p">);</span>
<a name="l-34"></a>    <span class="k">void</span><span class="p">&#39;(</span><span class="nb">$value$plusargs</span><span class="p">(</span><span class="s">&quot;asm_file_name=%0s&quot;</span><span class="p">,</span> <span class="n">asm_file_name</span><span class="p">));</span>
<a name="l-35"></a>    <span class="k">void</span><span class="p">&#39;(</span><span class="nb">$value$plusargs</span><span class="p">(</span><span class="s">&quot;start_idx=%0d&quot;</span><span class="p">,</span> <span class="n">start_idx</span><span class="p">));</span>
<a name="l-36"></a>  <span class="k">endfunction</span>
<a name="l-37"></a>
<a name="l-38"></a>  <span class="k">virtual</span> <span class="k">function</span> <span class="k">void</span> <span class="n">build_phase</span><span class="p">(</span><span class="n">uvm_phase</span> <span class="n">phase</span><span class="p">);</span>
<a name="l-39"></a>    <span class="k">super</span><span class="p">.</span><span class="n">build_phase</span><span class="p">(</span><span class="n">phase</span><span class="p">);</span>
<a name="l-40"></a>    <span class="n">coreservice</span> <span class="o">=</span> <span class="n">uvm_coreservice_t</span><span class="o">::</span><span class="n">get</span><span class="p">();</span>
<a name="l-41"></a>    <span class="n">factory</span> <span class="o">=</span> <span class="n">coreservice</span><span class="p">.</span><span class="n">get_factory</span><span class="p">();</span>
<a name="l-42"></a>    <span class="no">`uvm_info</span><span class="p">(</span><span class="no">`gfn</span><span class="p">,</span> <span class="s">&quot;Create configuration instance&quot;</span><span class="p">,</span> <span class="n">UVM_LOW</span><span class="p">)</span>
<a name="l-43"></a>    <span class="n">cfg</span> <span class="o">=</span> <span class="n">riscv_instr_gen_config</span><span class="o">::</span><span class="n">type_id</span><span class="o">::</span><span class="n">create</span><span class="p">(</span><span class="s">&quot;cfg&quot;</span><span class="p">);</span>
<a name="l-44"></a>    <span class="no">`uvm_info</span><span class="p">(</span><span class="no">`gfn</span><span class="p">,</span> <span class="s">&quot;Create configuration instance...done&quot;</span><span class="p">,</span> <span class="n">UVM_LOW</span><span class="p">)</span>
<a name="l-45"></a>    <span class="n">uvm_config_db</span><span class="p">#(</span><span class="n">riscv_instr_gen_config</span><span class="p">)</span><span class="o">::</span><span class="n">set</span><span class="p">(</span><span class="k">null</span><span class="p">,</span> <span class="s">&quot;*&quot;</span><span class="p">,</span> <span class="s">&quot;instr_cfg&quot;</span><span class="p">,</span> <span class="n">cfg</span><span class="p">);</span>
<a name="l-46"></a>    <span class="k">if</span><span class="p">(</span><span class="n">cfg</span><span class="p">.</span><span class="n">asm_test_suffix</span> <span class="o">!=</span> <span class="s">&quot;&quot;</span><span class="p">)</span>
<a name="l-47"></a>      <span class="n">asm_file_name</span> <span class="o">=</span> <span class="p">{</span><span class="n">asm_file_name</span><span class="p">,</span> <span class="s">&quot;.&quot;</span><span class="p">,</span> <span class="n">cfg</span><span class="p">.</span><span class="n">asm_test_suffix</span><span class="p">};</span>
<a name="l-48"></a>    <span class="c1">// Override the default riscv instruction sequence</span>
<a name="l-49"></a>    <span class="k">if</span><span class="p">(</span><span class="nb">$value$plusargs</span><span class="p">(</span><span class="s">&quot;instr_seq=%0s&quot;</span><span class="p">,</span> <span class="n">instr_seq</span><span class="p">))</span> <span class="k">begin</span>
<a name="l-50"></a>      <span class="n">factory</span><span class="p">.</span><span class="n">set_type_override_by_name</span><span class="p">(</span><span class="s">&quot;riscv_instr_sequence&quot;</span><span class="p">,</span> <span class="n">instr_seq</span><span class="p">);</span>
<a name="l-51"></a>    <span class="k">end</span>
<a name="l-52"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">riscv_instr_pkg</span><span class="o">::</span><span class="n">support_debug_mode</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-53"></a>      <span class="n">factory</span><span class="p">.</span><span class="n">set_inst_override_by_name</span><span class="p">(</span><span class="s">&quot;riscv_asm_program_gen&quot;</span><span class="p">,</span>
<a name="l-54"></a>                                        <span class="s">&quot;riscv_debug_rom_gen&quot;</span><span class="p">,</span>
<a name="l-55"></a>                                        <span class="p">{</span><span class="no">`gfn</span><span class="p">,</span> <span class="s">&quot;.asm_gen.debug_rom&quot;</span><span class="p">});</span>
<a name="l-56"></a>    <span class="k">end</span>
<a name="l-57"></a>  <span class="k">endfunction</span>
<a name="l-58"></a>
<a name="l-59"></a>  <span class="k">function</span> <span class="k">void</span> <span class="n">report_phase</span><span class="p">(</span><span class="n">uvm_phase</span> <span class="n">phase</span><span class="p">);</span>
<a name="l-60"></a>    <span class="n">uvm_report_server</span> <span class="n">rs</span><span class="p">;</span>
<a name="l-61"></a>    <span class="k">int</span> <span class="n">error_count</span><span class="p">;</span>
<a name="l-62"></a>
<a name="l-63"></a>    <span class="n">rs</span> <span class="o">=</span> <span class="n">uvm_report_server</span><span class="o">::</span><span class="n">get_server</span><span class="p">();</span>
<a name="l-64"></a>
<a name="l-65"></a>    <span class="n">error_count</span> <span class="o">=</span> <span class="n">rs</span><span class="p">.</span><span class="n">get_severity_count</span><span class="p">(</span><span class="n">UVM_WARNING</span><span class="p">)</span> <span class="o">+</span>
<a name="l-66"></a>                  <span class="n">rs</span><span class="p">.</span><span class="n">get_severity_count</span><span class="p">(</span><span class="n">UVM_ERROR</span><span class="p">)</span> <span class="o">+</span>
<a name="l-67"></a>                  <span class="n">rs</span><span class="p">.</span><span class="n">get_severity_count</span><span class="p">(</span><span class="n">UVM_FATAL</span><span class="p">);</span>
<a name="l-68"></a>
<a name="l-69"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">error_count</span> <span class="o">==</span> <span class="mh">0</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-70"></a>      <span class="no">`uvm_info</span><span class="p">(</span><span class="s">&quot;&quot;</span><span class="p">,</span> <span class="s">&quot;TEST PASSED&quot;</span><span class="p">,</span> <span class="n">UVM_NONE</span><span class="p">);</span>
<a name="l-71"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-72"></a>      <span class="no">`uvm_info</span><span class="p">(</span><span class="s">&quot;&quot;</span><span class="p">,</span> <span class="s">&quot;TEST FAILED&quot;</span><span class="p">,</span> <span class="n">UVM_NONE</span><span class="p">);</span>
<a name="l-73"></a>    <span class="k">end</span>
<a name="l-74"></a>    <span class="no">`uvm_info</span><span class="p">(</span><span class="s">&quot;&quot;</span><span class="p">,</span> <span class="s">&quot;TEST GENERATION DONE&quot;</span><span class="p">,</span> <span class="n">UVM_NONE</span><span class="p">);</span>
<a name="l-75"></a>    <span class="k">super</span><span class="p">.</span><span class="n">report_phase</span><span class="p">(</span><span class="n">phase</span><span class="p">);</span>
<a name="l-76"></a>  <span class="k">endfunction</span>
<a name="l-77"></a>
<a name="l-78"></a>  <span class="k">virtual</span> <span class="k">function</span> <span class="k">void</span> <span class="n">apply_directed_instr</span><span class="p">();</span>
<a name="l-79"></a>  <span class="k">endfunction</span>
<a name="l-80"></a>
<a name="l-81"></a>  <span class="k">task</span> <span class="n">run_phase</span><span class="p">(</span><span class="n">uvm_phase</span> <span class="n">phase</span><span class="p">);</span>
<a name="l-82"></a>    <span class="k">int</span> <span class="n">fd</span><span class="p">;</span>
<a name="l-83"></a>    <span class="k">for</span><span class="p">(</span><span class="k">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">cfg</span><span class="p">.</span><span class="n">num_of_tests</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-84"></a>      <span class="k">string</span> <span class="n">test_name</span><span class="p">;</span>
<a name="l-85"></a>      <span class="n">randomize_cfg</span><span class="p">();</span>
<a name="l-86"></a>      <span class="n">riscv_instr</span><span class="o">::</span><span class="n">create_instr_list</span><span class="p">(</span><span class="n">cfg</span><span class="p">);</span>
<a name="l-87"></a>      <span class="n">asm_gen</span> <span class="o">=</span> <span class="n">riscv_asm_program_gen</span><span class="o">::</span><span class="n">type_id</span><span class="o">::</span><span class="n">create</span><span class="p">(</span><span class="s">&quot;asm_gen&quot;</span><span class="p">,</span> <span class="p">,</span> <span class="no">`gfn</span><span class="p">);</span>
<a name="l-88"></a>      <span class="n">asm_gen</span><span class="p">.</span><span class="n">cfg</span> <span class="o">=</span> <span class="n">cfg</span><span class="p">;</span>
<a name="l-89"></a>      <span class="n">asm_gen</span><span class="p">.</span><span class="n">get_directed_instr_stream</span><span class="p">();</span>
<a name="l-90"></a>      <span class="n">test_name</span> <span class="o">=</span> <span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;%0s_%0d.S&quot;</span><span class="p">,</span> <span class="n">asm_file_name</span><span class="p">,</span> <span class="n">i</span><span class="o">+</span><span class="n">start_idx</span><span class="p">);</span>
<a name="l-91"></a>      <span class="n">apply_directed_instr</span><span class="p">();</span>
<a name="l-92"></a>      <span class="no">`uvm_info</span><span class="p">(</span><span class="no">`gfn</span><span class="p">,</span> <span class="s">&quot;All directed instruction is applied&quot;</span><span class="p">,</span> <span class="n">UVM_LOW</span><span class="p">)</span>
<a name="l-93"></a>      <span class="n">asm_gen</span><span class="p">.</span><span class="n">gen_program</span><span class="p">();</span>
<a name="l-94"></a>      <span class="n">asm_gen</span><span class="p">.</span><span class="n">gen_test_file</span><span class="p">(</span><span class="n">test_name</span><span class="p">);</span>
<a name="l-95"></a>    <span class="k">end</span>
<a name="l-96"></a>  <span class="k">endtask</span>
<a name="l-97"></a>
<a name="l-98"></a>  <span class="k">virtual</span> <span class="k">function</span> <span class="k">void</span> <span class="n">randomize_cfg</span><span class="p">();</span>
<a name="l-99"></a>    <span class="no">`DV_CHECK_RANDOMIZE_FATAL</span><span class="p">(</span><span class="n">cfg</span><span class="p">);</span>
<a name="l-100"></a>    <span class="no">`uvm_info</span><span class="p">(</span><span class="no">`gfn</span><span class="p">,</span> <span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;riscv_instr_gen_config is randomized:</span><span class="se">\n</span><span class="s">%0s&quot;</span><span class="p">,</span>
<a name="l-101"></a>                    <span class="n">cfg</span><span class="p">.</span><span class="n">sprint</span><span class="p">()),</span> <span class="n">UVM_LOW</span><span class="p">)</span>
<a name="l-102"></a>  <span class="k">endfunction</span>
<a name="l-103"></a>
<a name="l-104"></a><span class="k">endclass</span>
</pre></div>
</td></tr></table>
  </body>
</html>