<stg><name>Layer_norm</name>


<trans_list>

<trans id="389" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="4" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="36" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="38" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="84" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
:0  %mean = alloca [12 x float], align 16

]]></Node>
<StgValue><ssdm name="mean"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
:1  %mean2 = alloca [12 x float], align 16

]]></Node>
<StgValue><ssdm name="mean2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
:2  %var = alloca [12 x float], align 16

]]></Node>
<StgValue><ssdm name="var"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %v142_0 = phi i4 [ 0, %0 ], [ %v142, %2 ]

]]></Node>
<StgValue><ssdm name="v142_0"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln315 = icmp eq i4 %v142_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln315"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %v142 = add i4 %v142_0, 1

]]></Node>
<StgValue><ssdm name="v142"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln315, label %.preheader11.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln316 = zext i4 %v142_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln316"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %mean_addr = getelementptr inbounds [12 x float]* %mean, i64 0, i64 %zext_ln316

]]></Node>
<StgValue><ssdm name="mean_addr"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store float 0.000000e+00, float* %mean_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln316"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:0  br label %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln319"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader11:0  %v144_0 = phi i4 [ %v144, %3 ], [ 0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="v144_0"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader11:1  %icmp_ln319 = icmp eq i4 %v144_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln319"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:2  %empty_412 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_412"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader11:3  %v144 = add i4 %v144_0, 1

]]></Node>
<StgValue><ssdm name="v144"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:4  br i1 %icmp_ln319, label %.preheader10.preheader.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln319"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln320 = zext i4 %v144_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln320"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %mean2_addr = getelementptr inbounds [12 x float]* %mean2, i64 0, i64 %zext_ln320

]]></Node>
<StgValue><ssdm name="mean2_addr"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store float 0.000000e+00, float* %mean2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln319"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader.preheader:0  br label %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="br_ln323"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader10.preheader:0  %indvar_flatten = phi i14 [ %add_ln323, %ifFalse ], [ 0, %.preheader10.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader10.preheader:1  %i8_0 = phi i4 [ %select_ln326_1, %ifFalse ], [ 0, %.preheader10.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i8_0"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader10.preheader:2  %j6_0 = phi i10 [ %j6, %ifFalse ], [ 0, %.preheader10.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j6_0"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10.preheader:3  %icmp_ln323 = icmp eq i14 %indvar_flatten, -7168

]]></Node>
<StgValue><ssdm name="icmp_ln323"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10.preheader:4  %add_ln323 = add i14 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln323"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10.preheader:5  br i1 %icmp_ln323, label %.preheader.preheader.preheader, label %l_j6

]]></Node>
<StgValue><ssdm name="br_ln323"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j6:0  %i8 = add i4 %i8_0, 1

]]></Node>
<StgValue><ssdm name="i8"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
l_j6:3  %icmp_ln324 = icmp eq i10 %j6_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln324"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
l_j6:4  %select_ln326 = select i1 %icmp_ln324, i10 0, i10 %j6_0

]]></Node>
<StgValue><ssdm name="select_ln326"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_j6:5  %select_ln326_1 = select i1 %icmp_ln324, i4 %i8, i4 %i8_0

]]></Node>
<StgValue><ssdm name="select_ln326_1"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:0  br label %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_j6:7  %tmp = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %select_ln326_1, i10 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="14">
<![CDATA[
l_j6:8  %zext_ln326_1 = zext i14 %tmp to i15

]]></Node>
<StgValue><ssdm name="zext_ln326_1"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_j6:9  %tmp_22 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %select_ln326_1, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="15" op_0_bw="12">
<![CDATA[
l_j6:10  %zext_ln326_2 = zext i12 %tmp_22 to i15

]]></Node>
<StgValue><ssdm name="zext_ln326_2"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_j6:11  %sub_ln326 = sub i15 %zext_ln326_1, %zext_ln326_2

]]></Node>
<StgValue><ssdm name="sub_ln326"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="10">
<![CDATA[
l_j6:15  %zext_ln326_3 = zext i10 %select_ln326 to i15

]]></Node>
<StgValue><ssdm name="zext_ln326_3"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_j6:16  %add_ln326 = add i15 %sub_ln326, %zext_ln326_3

]]></Node>
<StgValue><ssdm name="add_ln326"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="15">
<![CDATA[
l_j6:17  %sext_ln326 = sext i15 %add_ln326 to i64

]]></Node>
<StgValue><ssdm name="sext_ln326"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j6:18  %v137_addr = getelementptr [9216 x float]* %v137, i64 0, i64 %sext_ln326

]]></Node>
<StgValue><ssdm name="v137_addr"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="14">
<![CDATA[
l_j6:19  %v148 = load float* %v137_addr, align 4

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="4">
<![CDATA[
l_j6:6  %zext_ln326 = zext i4 %select_ln326_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln326"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="14">
<![CDATA[
l_j6:19  %v148 = load float* %v137_addr, align 4

]]></Node>
<StgValue><ssdm name="v148"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j6:20  %mean_addr_1 = getelementptr inbounds [12 x float]* %mean, i64 0, i64 %zext_ln326

]]></Node>
<StgValue><ssdm name="mean_addr_1"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="4">
<![CDATA[
l_j6:21  %v149 = load float* %mean_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v149"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j6:24  %v152 = fmul float %v148, %v148

]]></Node>
<StgValue><ssdm name="v152"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="136" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="4">
<![CDATA[
l_j6:21  %v149 = load float* %mean_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v149"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j6:22  %v155 = fadd float %v149, %v148

]]></Node>
<StgValue><ssdm name="v155"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j6:24  %v152 = fmul float %v148, %v148

]]></Node>
<StgValue><ssdm name="v152"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="139" st_id="8" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j6:22  %v155 = fadd float %v149, %v148

]]></Node>
<StgValue><ssdm name="v155"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j6:24  %v152 = fmul float %v148, %v148

]]></Node>
<StgValue><ssdm name="v152"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="141" st_id="9" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j6:22  %v155 = fadd float %v149, %v148

]]></Node>
<StgValue><ssdm name="v155"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j6:24  %v152 = fmul float %v148, %v148

]]></Node>
<StgValue><ssdm name="v152"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j6:25  %mean2_addr_1 = getelementptr inbounds [12 x float]* %mean2, i64 0, i64 %zext_ln326

]]></Node>
<StgValue><ssdm name="mean2_addr_1"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4">
<![CDATA[
l_j6:26  %v153 = load float* %mean2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v153"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
l_j6:30  %j6 = add i10 %select_ln326, 1

]]></Node>
<StgValue><ssdm name="j6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="146" st_id="10" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j6:22  %v155 = fadd float %v149, %v148

]]></Node>
<StgValue><ssdm name="v155"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4">
<![CDATA[
l_j6:26  %v153 = load float* %mean2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v153"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j6:27  %v157 = fadd float %v153, %v152

]]></Node>
<StgValue><ssdm name="v157"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
l_j6:31  %icmp_ln324_1 = icmp eq i10 %j6, -256

]]></Node>
<StgValue><ssdm name="icmp_ln324_1"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_j6:32  br i1 %icmp_ln324_1, label %ifTrue, label %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="151" st_id="11" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j6:22  %v155 = fadd float %v149, %v148

]]></Node>
<StgValue><ssdm name="v155"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
l_j6:23  store float %v155, float* %mean_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j6:27  %v157 = fadd float %v153, %v152

]]></Node>
<StgValue><ssdm name="v157"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="154" st_id="12" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j6:27  %v157 = fadd float %v153, %v152

]]></Node>
<StgValue><ssdm name="v157"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0  %v156 = fdiv float %v155, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v156"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="156" st_id="13" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j6:27  %v157 = fadd float %v153, %v152

]]></Node>
<StgValue><ssdm name="v157"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0  %v156 = fdiv float %v155, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v156"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="158" st_id="14" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j6:27  %v157 = fadd float %v153, %v152

]]></Node>
<StgValue><ssdm name="v157"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
l_j6:28  store float %v157, float* %mean2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln334"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0  %v156 = fdiv float %v155, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v156"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="161" st_id="15" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0  %v156 = fdiv float %v155, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v156"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %v158 = fdiv float %v157, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v158"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="163" st_id="16" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0  %v156 = fdiv float %v155, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v156"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %v158 = fdiv float %v157, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v158"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="165" st_id="17" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0  %v156 = fdiv float %v155, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v156"/></StgValue>
</operation>

<operation id="166" st_id="17" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %v158 = fdiv float %v157, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v158"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="167" st_id="18" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0  %v156 = fdiv float %v155, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v156"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %v158 = fdiv float %v157, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v158"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="169" st_id="19" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0  %v156 = fdiv float %v155, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v156"/></StgValue>
</operation>

<operation id="170" st_id="19" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %v158 = fdiv float %v157, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v158"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="171" st_id="20" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0  %v156 = fdiv float %v155, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v156"/></StgValue>
</operation>

<operation id="172" st_id="20" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %v158 = fdiv float %v157, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v158"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="173" st_id="21" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0  %v156 = fdiv float %v155, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v156"/></StgValue>
</operation>

<operation id="174" st_id="21" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %v158 = fdiv float %v157, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v158"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="175" st_id="22" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0  %v156 = fdiv float %v155, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v156"/></StgValue>
</operation>

<operation id="176" st_id="22" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %v158 = fdiv float %v157, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v158"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="177" st_id="23" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0  %v156 = fdiv float %v155, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v156"/></StgValue>
</operation>

<operation id="178" st_id="23" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %v158 = fdiv float %v157, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v158"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="179" st_id="24" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0  %v156 = fdiv float %v155, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v156"/></StgValue>
</operation>

<operation id="180" st_id="24" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %v158 = fdiv float %v157, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v158"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="181" st_id="25" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0  %v156 = fdiv float %v155, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v156"/></StgValue>
</operation>

<operation id="182" st_id="25" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %v158 = fdiv float %v157, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v158"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="183" st_id="26" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0  %v156 = fdiv float %v155, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v156"/></StgValue>
</operation>

<operation id="184" st_id="26" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %v158 = fdiv float %v157, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v158"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="185" st_id="27" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0  %v156 = fdiv float %v155, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v156"/></StgValue>
</operation>

<operation id="186" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="0">
<![CDATA[
ifTrue:1  store float %v156, float* %mean_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="187" st_id="27" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %v158 = fdiv float %v157, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v158"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="188" st_id="28" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %v158 = fdiv float %v157, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v158"/></StgValue>
</operation>

<operation id="189" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:4  %v161 = fmul float %v156, %v156

]]></Node>
<StgValue><ssdm name="v161"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="190" st_id="29" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %v158 = fdiv float %v157, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v158"/></StgValue>
</operation>

<operation id="191" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:4  %v161 = fmul float %v156, %v156

]]></Node>
<StgValue><ssdm name="v161"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="192" st_id="30" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %v158 = fdiv float %v157, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v158"/></StgValue>
</operation>

<operation id="193" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="0">
<![CDATA[
ifTrue:3  store float %v158, float* %mean2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="194" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:4  %v161 = fmul float %v156, %v156

]]></Node>
<StgValue><ssdm name="v161"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="195" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:4  %v161 = fmul float %v156, %v156

]]></Node>
<StgValue><ssdm name="v161"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="196" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:5  %v162 = fsub float %v158, %v161

]]></Node>
<StgValue><ssdm name="v162"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="197" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:5  %v162 = fsub float %v158, %v161

]]></Node>
<StgValue><ssdm name="v162"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="198" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:5  %v162 = fsub float %v158, %v161

]]></Node>
<StgValue><ssdm name="v162"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="199" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:5  %v162 = fsub float %v158, %v161

]]></Node>
<StgValue><ssdm name="v162"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="200" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j6:1  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @l_mean_var_i8_l_j6_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="201" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_j6:2  %empty_413 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9216, i64 9216, i64 9216)

]]></Node>
<StgValue><ssdm name="empty_413"/></StgValue>
</operation>

<operation id="202" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j6:12  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str39) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln324"/></StgValue>
</operation>

<operation id="203" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j6:13  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str39)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="204" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_j6:14  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln325"/></StgValue>
</operation>

<operation id="205" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j6:29  %empty_414 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str39, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_414"/></StgValue>
</operation>

<operation id="206" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:5  %v162 = fsub float %v158, %v161

]]></Node>
<StgValue><ssdm name="v162"/></StgValue>
</operation>

<operation id="207" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue:6  %var_addr = getelementptr inbounds [12 x float]* %var, i64 0, i64 %zext_ln326

]]></Node>
<StgValue><ssdm name="var_addr"/></StgValue>
</operation>

<operation id="208" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
ifTrue:7  store float %v162, float* %var_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>

<operation id="209" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:8  br label %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="210" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln348"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="211" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader.preheader:0  %indvar_flatten21 = phi i14 [ %add_ln348, %l_j7_end ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten21"/></StgValue>
</operation>

<operation id="212" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.preheader:1  %i9_0 = phi i4 [ %select_ln352_2, %l_j7_end ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i9_0"/></StgValue>
</operation>

<operation id="213" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader.preheader:2  %j7_0 = phi i10 [ %j7, %l_j7_end ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j7_0"/></StgValue>
</operation>

<operation id="214" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:3  %icmp_ln348 = icmp eq i14 %indvar_flatten21, -7168

]]></Node>
<StgValue><ssdm name="icmp_ln348"/></StgValue>
</operation>

<operation id="215" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:4  %add_ln348 = add i14 %indvar_flatten21, 1

]]></Node>
<StgValue><ssdm name="add_ln348"/></StgValue>
</operation>

<operation id="216" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:5  br i1 %icmp_ln348, label %4, label %l_j7_begin

]]></Node>
<StgValue><ssdm name="br_ln348"/></StgValue>
</operation>

<operation id="217" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j7_begin:0  %i9 = add i4 1, %i9_0

]]></Node>
<StgValue><ssdm name="i9"/></StgValue>
</operation>

<operation id="218" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
l_j7_begin:3  %icmp_ln349 = icmp eq i10 %j7_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln349"/></StgValue>
</operation>

<operation id="219" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
l_j7_begin:4  %select_ln352 = select i1 %icmp_ln349, i10 0, i10 %j7_0

]]></Node>
<StgValue><ssdm name="select_ln352"/></StgValue>
</operation>

<operation id="220" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_j7_begin:5  %select_ln352_2 = select i1 %icmp_ln349, i4 %i9, i4 %i9_0

]]></Node>
<StgValue><ssdm name="select_ln352_2"/></StgValue>
</operation>

<operation id="221" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="4">
<![CDATA[
l_j7_begin:6  %zext_ln352 = zext i4 %select_ln352_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln352"/></StgValue>
</operation>

<operation id="222" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j7_begin:14  %var_addr_1 = getelementptr [12 x float]* %var, i64 0, i64 %zext_ln352

]]></Node>
<StgValue><ssdm name="var_addr_1"/></StgValue>
</operation>

<operation id="223" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="4">
<![CDATA[
l_j7_begin:15  %var_load = load float* %var_addr_1, align 4

]]></Node>
<StgValue><ssdm name="var_load"/></StgValue>
</operation>

<operation id="224" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j7_begin:20  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str41)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="225" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j7_end:0  %empty_415 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str41, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_415"/></StgValue>
</operation>

<operation id="226" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
l_j7_end:1  %j7 = add i10 %select_ln352, 1

]]></Node>
<StgValue><ssdm name="j7"/></StgValue>
</operation>

<operation id="227" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
l_j7_end:2  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="228" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="4">
<![CDATA[
l_j7_begin:15  %var_load = load float* %var_addr_1, align 4

]]></Node>
<StgValue><ssdm name="var_load"/></StgValue>
</operation>

<operation id="229" st_id="39" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="32">
<![CDATA[
l_j7_begin:16  %v171_mid2_v_v = fpext float %var_load to double

]]></Node>
<StgValue><ssdm name="v171_mid2_v_v"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="230" st_id="40" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="32">
<![CDATA[
l_j7_begin:16  %v171_mid2_v_v = fpext float %var_load to double

]]></Node>
<StgValue><ssdm name="v171_mid2_v_v"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="231" st_id="41" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_j7_begin:17  %v171_mid2_v = fadd double %v171_mid2_v_v, 1.000000e-05

]]></Node>
<StgValue><ssdm name="v171_mid2_v"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="232" st_id="42" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_j7_begin:17  %v171_mid2_v = fadd double %v171_mid2_v_v, 1.000000e-05

]]></Node>
<StgValue><ssdm name="v171_mid2_v"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="233" st_id="43" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_j7_begin:17  %v171_mid2_v = fadd double %v171_mid2_v_v, 1.000000e-05

]]></Node>
<StgValue><ssdm name="v171_mid2_v"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="234" st_id="44" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_j7_begin:17  %v171_mid2_v = fadd double %v171_mid2_v_v, 1.000000e-05

]]></Node>
<StgValue><ssdm name="v171_mid2_v"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="235" st_id="45" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_j7_begin:17  %v171_mid2_v = fadd double %v171_mid2_v_v, 1.000000e-05

]]></Node>
<StgValue><ssdm name="v171_mid2_v"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="236" st_id="46" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="64">
<![CDATA[
l_j7_begin:18  %v171_mid2 = fptrunc double %v171_mid2_v to float

]]></Node>
<StgValue><ssdm name="v171_mid2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="237" st_id="47" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="64">
<![CDATA[
l_j7_begin:18  %v171_mid2 = fptrunc double %v171_mid2_v to float

]]></Node>
<StgValue><ssdm name="v171_mid2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="238" st_id="48" stage="12" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:32  %v172 = call float @llvm.sqrt.f32(float %v171_mid2) nounwind

]]></Node>
<StgValue><ssdm name="v172"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="239" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_j7_begin:7  %tmp_53 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %select_ln352_2, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="240" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="15" op_0_bw="14">
<![CDATA[
l_j7_begin:8  %zext_ln352_1 = zext i14 %tmp_53 to i15

]]></Node>
<StgValue><ssdm name="zext_ln352_1"/></StgValue>
</operation>

<operation id="241" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_j7_begin:9  %tmp_54 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %select_ln352_2, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="242" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="15" op_0_bw="12">
<![CDATA[
l_j7_begin:10  %zext_ln352_2 = zext i12 %tmp_54 to i15

]]></Node>
<StgValue><ssdm name="zext_ln352_2"/></StgValue>
</operation>

<operation id="243" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_j7_begin:11  %sub_ln352 = sub i15 %zext_ln352_1, %zext_ln352_2

]]></Node>
<StgValue><ssdm name="sub_ln352"/></StgValue>
</operation>

<operation id="244" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j7_begin:12  %mean_addr_2 = getelementptr [12 x float]* %mean, i64 0, i64 %zext_ln352

]]></Node>
<StgValue><ssdm name="mean_addr_2"/></StgValue>
</operation>

<operation id="245" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="4">
<![CDATA[
l_j7_begin:13  %mean_load = load float* %mean_addr_2, align 4

]]></Node>
<StgValue><ssdm name="mean_load"/></StgValue>
</operation>

<operation id="246" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="15" op_0_bw="10">
<![CDATA[
l_j7_begin:23  %zext_ln352_3 = zext i10 %select_ln352 to i15

]]></Node>
<StgValue><ssdm name="zext_ln352_3"/></StgValue>
</operation>

<operation id="247" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_j7_begin:24  %add_ln352 = add i15 %zext_ln352_3, %sub_ln352

]]></Node>
<StgValue><ssdm name="add_ln352"/></StgValue>
</operation>

<operation id="248" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="15">
<![CDATA[
l_j7_begin:25  %zext_ln352_4 = zext i15 %add_ln352 to i64

]]></Node>
<StgValue><ssdm name="zext_ln352_4"/></StgValue>
</operation>

<operation id="249" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j7_begin:26  %v137_addr_1 = getelementptr [9216 x float]* %v137, i64 0, i64 %zext_ln352_4

]]></Node>
<StgValue><ssdm name="v137_addr_1"/></StgValue>
</operation>

<operation id="250" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="14">
<![CDATA[
l_j7_begin:29  %v166 = load float* %v137_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v166"/></StgValue>
</operation>

<operation id="251" st_id="49" stage="11" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:32  %v172 = call float @llvm.sqrt.f32(float %v171_mid2) nounwind

]]></Node>
<StgValue><ssdm name="v172"/></StgValue>
</operation>

<operation id="252" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0">
<![CDATA[
l_j7_begin:94  switch i4 %select_ln352_2, label %branch11 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln363"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="253" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="4">
<![CDATA[
l_j7_begin:13  %mean_load = load float* %mean_addr_2, align 4

]]></Node>
<StgValue><ssdm name="mean_load"/></StgValue>
</operation>

<operation id="254" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="14">
<![CDATA[
l_j7_begin:29  %v166 = load float* %v137_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v166"/></StgValue>
</operation>

<operation id="255" st_id="50" stage="10" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:32  %v172 = call float @llvm.sqrt.f32(float %v171_mid2) nounwind

]]></Node>
<StgValue><ssdm name="v172"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="256" st_id="51" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:30  %v168 = fsub float %v166, %mean_load

]]></Node>
<StgValue><ssdm name="v168"/></StgValue>
</operation>

<operation id="257" st_id="51" stage="9" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:32  %v172 = call float @llvm.sqrt.f32(float %v171_mid2) nounwind

]]></Node>
<StgValue><ssdm name="v172"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="258" st_id="52" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:30  %v168 = fsub float %v166, %mean_load

]]></Node>
<StgValue><ssdm name="v168"/></StgValue>
</operation>

<operation id="259" st_id="52" stage="8" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:32  %v172 = call float @llvm.sqrt.f32(float %v171_mid2) nounwind

]]></Node>
<StgValue><ssdm name="v172"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="260" st_id="53" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:30  %v168 = fsub float %v166, %mean_load

]]></Node>
<StgValue><ssdm name="v168"/></StgValue>
</operation>

<operation id="261" st_id="53" stage="7" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:32  %v172 = call float @llvm.sqrt.f32(float %v171_mid2) nounwind

]]></Node>
<StgValue><ssdm name="v172"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="262" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="10">
<![CDATA[
l_j7_begin:22  %zext_ln351 = zext i10 %select_ln352 to i64

]]></Node>
<StgValue><ssdm name="zext_ln351"/></StgValue>
</operation>

<operation id="263" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j7_begin:27  %v138_addr = getelementptr [768 x float]* %v138, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="v138_addr"/></StgValue>
</operation>

<operation id="264" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="10">
<![CDATA[
l_j7_begin:28  %v165 = load float* %v138_addr, align 4

]]></Node>
<StgValue><ssdm name="v165"/></StgValue>
</operation>

<operation id="265" st_id="54" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:30  %v168 = fsub float %v166, %mean_load

]]></Node>
<StgValue><ssdm name="v168"/></StgValue>
</operation>

<operation id="266" st_id="54" stage="6" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:32  %v172 = call float @llvm.sqrt.f32(float %v171_mid2) nounwind

]]></Node>
<StgValue><ssdm name="v172"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="267" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="10">
<![CDATA[
l_j7_begin:28  %v165 = load float* %v138_addr, align 4

]]></Node>
<StgValue><ssdm name="v165"/></StgValue>
</operation>

<operation id="268" st_id="55" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:30  %v168 = fsub float %v166, %mean_load

]]></Node>
<StgValue><ssdm name="v168"/></StgValue>
</operation>

<operation id="269" st_id="55" stage="5" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:32  %v172 = call float @llvm.sqrt.f32(float %v171_mid2) nounwind

]]></Node>
<StgValue><ssdm name="v172"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="270" st_id="56" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:31  %v169 = fmul float %v165, %v168

]]></Node>
<StgValue><ssdm name="v169"/></StgValue>
</operation>

<operation id="271" st_id="56" stage="4" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:32  %v172 = call float @llvm.sqrt.f32(float %v171_mid2) nounwind

]]></Node>
<StgValue><ssdm name="v172"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="272" st_id="57" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:31  %v169 = fmul float %v165, %v168

]]></Node>
<StgValue><ssdm name="v169"/></StgValue>
</operation>

<operation id="273" st_id="57" stage="3" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:32  %v172 = call float @llvm.sqrt.f32(float %v171_mid2) nounwind

]]></Node>
<StgValue><ssdm name="v172"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="274" st_id="58" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:31  %v169 = fmul float %v165, %v168

]]></Node>
<StgValue><ssdm name="v169"/></StgValue>
</operation>

<operation id="275" st_id="58" stage="2" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:32  %v172 = call float @llvm.sqrt.f32(float %v171_mid2) nounwind

]]></Node>
<StgValue><ssdm name="v172"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="276" st_id="59" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:31  %v169 = fmul float %v165, %v168

]]></Node>
<StgValue><ssdm name="v169"/></StgValue>
</operation>

<operation id="277" st_id="59" stage="1" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:32  %v172 = call float @llvm.sqrt.f32(float %v171_mid2) nounwind

]]></Node>
<StgValue><ssdm name="v172"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="278" st_id="60" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:33  %v173 = fdiv float %v169, %v172

]]></Node>
<StgValue><ssdm name="v173"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="279" st_id="61" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:33  %v173 = fdiv float %v169, %v172

]]></Node>
<StgValue><ssdm name="v173"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="280" st_id="62" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:33  %v173 = fdiv float %v169, %v172

]]></Node>
<StgValue><ssdm name="v173"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="281" st_id="63" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:33  %v173 = fdiv float %v169, %v172

]]></Node>
<StgValue><ssdm name="v173"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="282" st_id="64" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:33  %v173 = fdiv float %v169, %v172

]]></Node>
<StgValue><ssdm name="v173"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="283" st_id="65" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:33  %v173 = fdiv float %v169, %v172

]]></Node>
<StgValue><ssdm name="v173"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="284" st_id="66" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:33  %v173 = fdiv float %v169, %v172

]]></Node>
<StgValue><ssdm name="v173"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="285" st_id="67" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:33  %v173 = fdiv float %v169, %v172

]]></Node>
<StgValue><ssdm name="v173"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="286" st_id="68" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:33  %v173 = fdiv float %v169, %v172

]]></Node>
<StgValue><ssdm name="v173"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="287" st_id="69" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:33  %v173 = fdiv float %v169, %v172

]]></Node>
<StgValue><ssdm name="v173"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="288" st_id="70" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:33  %v173 = fdiv float %v169, %v172

]]></Node>
<StgValue><ssdm name="v173"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="289" st_id="71" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:33  %v173 = fdiv float %v169, %v172

]]></Node>
<StgValue><ssdm name="v173"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="290" st_id="72" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:33  %v173 = fdiv float %v169, %v172

]]></Node>
<StgValue><ssdm name="v173"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="291" st_id="73" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:33  %v173 = fdiv float %v169, %v172

]]></Node>
<StgValue><ssdm name="v173"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="292" st_id="74" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:33  %v173 = fdiv float %v169, %v172

]]></Node>
<StgValue><ssdm name="v173"/></StgValue>
</operation>

<operation id="293" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j7_begin:34  %v139_addr = getelementptr [768 x float]* %v139, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="v139_addr"/></StgValue>
</operation>

<operation id="294" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="10">
<![CDATA[
l_j7_begin:35  %v174 = load float* %v139_addr, align 4

]]></Node>
<StgValue><ssdm name="v174"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="295" st_id="75" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:33  %v173 = fdiv float %v169, %v172

]]></Node>
<StgValue><ssdm name="v173"/></StgValue>
</operation>

<operation id="296" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="10">
<![CDATA[
l_j7_begin:35  %v174 = load float* %v139_addr, align 4

]]></Node>
<StgValue><ssdm name="v174"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="297" st_id="76" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:36  %v175 = fadd float %v173, %v174

]]></Node>
<StgValue><ssdm name="v175"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="298" st_id="77" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:36  %v175 = fadd float %v173, %v174

]]></Node>
<StgValue><ssdm name="v175"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="299" st_id="78" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:36  %v175 = fadd float %v173, %v174

]]></Node>
<StgValue><ssdm name="v175"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="300" st_id="79" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:36  %v175 = fadd float %v173, %v174

]]></Node>
<StgValue><ssdm name="v175"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="301" st_id="80" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j7_begin:36  %v175 = fadd float %v173, %v174

]]></Node>
<StgValue><ssdm name="v175"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="302" st_id="81" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="32">
<![CDATA[
l_j7_begin:37  %d_assign = fpext float %v175 to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="303" st_id="82" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="32">
<![CDATA[
l_j7_begin:37  %d_assign = fpext float %v175 to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="304" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64">
<![CDATA[
l_j7_begin:38  %ireg_V = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="305" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="63" op_0_bw="64">
<![CDATA[
l_j7_begin:39  %trunc_ln556 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556"/></StgValue>
</operation>

<operation id="306" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
l_j7_begin:40  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="307" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j7_begin:41  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="308" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="11">
<![CDATA[
l_j7_begin:42  %zext_ln461 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="zext_ln461"/></StgValue>
</operation>

<operation id="309" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="52" op_0_bw="64">
<![CDATA[
l_j7_begin:43  %trunc_ln565 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="310" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
l_j7_begin:44  %tmp_5 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="311" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="54" op_0_bw="53">
<![CDATA[
l_j7_begin:45  %p_Result_95 = zext i53 %tmp_5 to i54

]]></Node>
<StgValue><ssdm name="p_Result_95"/></StgValue>
</operation>

<operation id="312" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
l_j7_begin:46  %man_V_3 = sub i54 0, %p_Result_95

]]></Node>
<StgValue><ssdm name="man_V_3"/></StgValue>
</operation>

<operation id="313" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
l_j7_begin:47  %man_V_4 = select i1 %p_Result_s, i54 %man_V_3, i54 %p_Result_95

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="314" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
l_j7_begin:48  %icmp_ln571 = icmp eq i63 %trunc_ln556, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="315" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
l_j7_begin:49  %F2 = sub i12 1075, %zext_ln461

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="316" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
l_j7_begin:50  %icmp_ln581 = icmp sgt i12 %F2, 16

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="317" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
l_j7_begin:51  %add_ln581 = add i12 -16, %F2

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="318" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
l_j7_begin:52  %sub_ln581 = sub i12 16, %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="319" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
l_j7_begin:53  %sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="320" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
l_j7_begin:55  %icmp_ln582 = icmp eq i12 %F2, 16

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="321" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="54">
<![CDATA[
l_j7_begin:56  %trunc_ln583 = trunc i54 %man_V_4 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="322" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="12">
<![CDATA[
l_j7_begin:54  %sext_ln581 = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="323" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
l_j7_begin:57  %icmp_ln585 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="324" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
l_j7_begin:58  %icmp_ln603 = icmp ult i12 %sh_amt, 24

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="325" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="54" op_0_bw="32">
<![CDATA[
l_j7_begin:59  %zext_ln586 = zext i32 %sext_ln581 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="326" st_id="83" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
l_j7_begin:60  %ashr_ln586 = ashr i54 %man_V_4, %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="327" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="54">
<![CDATA[
l_j7_begin:61  %trunc_ln586 = trunc i54 %ashr_ln586 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="328" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
l_j7_begin:62  %bitcast_ln696 = bitcast float %v175 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696"/></StgValue>
</operation>

<operation id="329" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j7_begin:63  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="330" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
l_j7_begin:64  %select_ln588 = select i1 %tmp_56, i24 -1, i24 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="331" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j7_begin:67  %xor_ln571 = xor i1 %icmp_ln571, true

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="332" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j7_begin:68  %and_ln582 = and i1 %icmp_ln582, %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="333" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
l_j7_begin:69  %select_ln582 = select i1 %and_ln582, i24 %trunc_ln583, i24 0

]]></Node>
<StgValue><ssdm name="select_ln582"/></StgValue>
</operation>

<operation id="334" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j7_begin:70  %or_ln582 = or i1 %icmp_ln571, %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="335" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j7_begin:71  %xor_ln582 = xor i1 %or_ln582, true

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="336" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j7_begin:72  %and_ln581 = and i1 %icmp_ln581, %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="337" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j7_begin:73  %xor_ln585 = xor i1 %icmp_ln585, true

]]></Node>
<StgValue><ssdm name="xor_ln585"/></StgValue>
</operation>

<operation id="338" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j7_begin:74  %and_ln585 = and i1 %and_ln581, %xor_ln585

]]></Node>
<StgValue><ssdm name="and_ln585"/></StgValue>
</operation>

<operation id="339" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
l_j7_begin:75  %select_ln585 = select i1 %and_ln585, i24 %select_ln588, i24 %select_ln582

]]></Node>
<StgValue><ssdm name="select_ln585"/></StgValue>
</operation>

<operation id="340" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j7_begin:76  %and_ln585_2 = and i1 %and_ln581, %icmp_ln585

]]></Node>
<StgValue><ssdm name="and_ln585_2"/></StgValue>
</operation>

<operation id="341" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
l_j7_begin:77  %select_ln585_2 = select i1 %and_ln585_2, i24 %trunc_ln586, i24 %select_ln585

]]></Node>
<StgValue><ssdm name="select_ln585_2"/></StgValue>
</operation>

<operation id="342" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j7_begin:78  %or_ln581 = or i1 %or_ln582, %icmp_ln581

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="343" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j7_begin:79  %xor_ln581 = xor i1 %or_ln581, true

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="344" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j7_begin:80  %and_ln603 = and i1 %icmp_ln603, %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="345" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j7_begin:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @l_norm_i9_l_j7_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="346" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_j7_begin:2  %empty_416 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9216, i64 9216, i64 9216)

]]></Node>
<StgValue><ssdm name="empty_416"/></StgValue>
</operation>

<operation id="347" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j7_begin:19  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str41) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln349"/></StgValue>
</operation>

<operation id="348" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_j7_begin:21  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln350"/></StgValue>
</operation>

<operation id="349" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="24" op_0_bw="32">
<![CDATA[
l_j7_begin:65  %sext_ln581cast = trunc i32 %sext_ln581 to i24

]]></Node>
<StgValue><ssdm name="sext_ln581cast"/></StgValue>
</operation>

<operation id="350" st_id="84" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_j7_begin:66  %shl_ln604 = shl i24 %trunc_ln583, %sext_ln581cast

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="351" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
l_j7_begin:81  %v176_V = select i1 %and_ln603, i24 %shl_ln604, i24 %select_ln585_2

]]></Node>
<StgValue><ssdm name="v176_V"/></StgValue>
</operation>

<operation id="352" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j7_begin:82  %v140_0_V_addr = getelementptr [768 x i24]* %v140_0_V, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="v140_0_V_addr"/></StgValue>
</operation>

<operation id="353" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j7_begin:83  %v140_1_V_addr = getelementptr [768 x i24]* %v140_1_V, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="v140_1_V_addr"/></StgValue>
</operation>

<operation id="354" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j7_begin:84  %v140_2_V_addr = getelementptr [768 x i24]* %v140_2_V, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="v140_2_V_addr"/></StgValue>
</operation>

<operation id="355" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j7_begin:85  %v140_3_V_addr = getelementptr [768 x i24]* %v140_3_V, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="v140_3_V_addr"/></StgValue>
</operation>

<operation id="356" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j7_begin:86  %v140_4_V_addr = getelementptr [768 x i24]* %v140_4_V, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="v140_4_V_addr"/></StgValue>
</operation>

<operation id="357" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j7_begin:87  %v140_5_V_addr = getelementptr [768 x i24]* %v140_5_V, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="v140_5_V_addr"/></StgValue>
</operation>

<operation id="358" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j7_begin:88  %v140_6_V_addr = getelementptr [768 x i24]* %v140_6_V, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="v140_6_V_addr"/></StgValue>
</operation>

<operation id="359" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j7_begin:89  %v140_7_V_addr = getelementptr [768 x i24]* %v140_7_V, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="v140_7_V_addr"/></StgValue>
</operation>

<operation id="360" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j7_begin:90  %v140_8_V_addr = getelementptr [768 x i24]* %v140_8_V, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="v140_8_V_addr"/></StgValue>
</operation>

<operation id="361" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j7_begin:91  %v140_9_V_addr = getelementptr [768 x i24]* %v140_9_V, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="v140_9_V_addr"/></StgValue>
</operation>

<operation id="362" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j7_begin:92  %v140_10_V_addr = getelementptr [768 x i24]* %v140_10_V, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="v140_10_V_addr"/></StgValue>
</operation>

<operation id="363" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j7_begin:93  %v140_11_V_addr = getelementptr [768 x i24]* %v140_11_V, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="v140_11_V_addr"/></StgValue>
</operation>

<operation id="364" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln352_2" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
branch10:0  store i24 %v176_V, i24* %v140_10_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="365" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln352_2" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %l_j7_end

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>

<operation id="366" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln352_2" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
branch9:0  store i24 %v176_V, i24* %v140_9_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="367" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln352_2" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %l_j7_end

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>

<operation id="368" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln352_2" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
branch8:0  store i24 %v176_V, i24* %v140_8_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="369" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln352_2" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %l_j7_end

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>

<operation id="370" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln352_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
branch7:0  store i24 %v176_V, i24* %v140_7_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="371" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln352_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %l_j7_end

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>

<operation id="372" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln352_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
branch6:0  store i24 %v176_V, i24* %v140_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="373" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln352_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %l_j7_end

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>

<operation id="374" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln352_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
branch5:0  store i24 %v176_V, i24* %v140_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="375" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln352_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %l_j7_end

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>

<operation id="376" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln352_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
branch4:0  store i24 %v176_V, i24* %v140_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="377" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln352_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %l_j7_end

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>

<operation id="378" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln352_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
branch3:0  store i24 %v176_V, i24* %v140_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="379" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln352_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %l_j7_end

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>

<operation id="380" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln352_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
branch2:0  store i24 %v176_V, i24* %v140_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="381" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln352_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %l_j7_end

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>

<operation id="382" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln352_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
branch1:0  store i24 %v176_V, i24* %v140_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="383" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln352_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %l_j7_end

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>

<operation id="384" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln352_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
branch0:0  store i24 %v176_V, i24* %v140_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="385" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln352_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %l_j7_end

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>

<operation id="386" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln352_2" val="-1"/>
</and_exp><and_exp><literal name="select_ln352_2" val="-2"/>
</and_exp><and_exp><literal name="select_ln352_2" val="-3"/>
</and_exp><and_exp><literal name="select_ln352_2" val="-4"/>
</and_exp><and_exp><literal name="select_ln352_2" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
branch11:0  store i24 %v176_V, i24* %v140_11_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="387" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln352_2" val="-1"/>
</and_exp><and_exp><literal name="select_ln352_2" val="-2"/>
</and_exp><and_exp><literal name="select_ln352_2" val="-3"/>
</and_exp><and_exp><literal name="select_ln352_2" val="-4"/>
</and_exp><and_exp><literal name="select_ln352_2" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %l_j7_end

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="388" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln366"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
