GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\stuff\dekstop\pcf8575\src\gowin_rpll\pll_24Mhz_800Khz.v'
Analyzing Verilog file 'E:\stuff\dekstop\pcf8575\src\pcf8575.v'
Analyzing Verilog file 'E:\stuff\dekstop\pcf8575\src\shift_1s.v'
Analyzing Verilog file 'E:\stuff\dekstop\pcf8575\src\top.v'
Compiling module 'top'("E:\stuff\dekstop\pcf8575\src\top.v":1)
Compiling module 'pll_24Mhz_800Khz'("E:\stuff\dekstop\pcf8575\src\gowin_rpll\pll_24Mhz_800Khz.v":10)
Compiling module 'shift_1s'("E:\stuff\dekstop\pcf8575\src\shift_1s.v":1)
Compiling module 'pcf8575'("E:\stuff\dekstop\pcf8575\src\pcf8575.v":1)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\stuff\dekstop\pcf8575\impl\gwsynthesis\pcf8575.vg" completed
[100%] Generate report file "E:\stuff\dekstop\pcf8575\impl\gwsynthesis\pcf8575_syn.rpt.html" completed
GowinSynthesis finish
