/** ==================================================================
 *  @file   ocp_wp_noc_c1_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   OCP_WP_NOC_C1
 *
 *  @Filename:    ocp_wp_noc_c1_cred.h
 *
 *  @Description:   
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __OCP_WP_NOC_C1_CRED_H
#define __OCP_WP_NOC_C1_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance OCP_WP_CORE of component OCP_WP_NOC_C1 mapped in MONICA at address 0x4A102000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component OCP_WP_NOC_C1
     *
     */

    /* 
     *  List of bundle arrays for component OCP_WP_NOC_C1
     *
     */

    /* 
     *  List of bundles for component OCP_WP_NOC_C1
     *
     */

    /* 
     * List of registers for component OCP_WP_NOC_C1
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_REVISION
 *
 * @BRIEF        This register contains the IP revision code 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_REVISION                     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSCONFIG
 *
 * @BRIEF        This register controls the various parameters of the OCP 
 *               interface  
 *                 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSCONFIG                    0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSSTATUS
 *
 * @BRIEF        This register provides status information about the module, 
 *               excluding the interrupt status information  
 *                 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSSTATUS                    0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_CFG
 *
 * @BRIEF        This register holds functional configuration of the module.  
 *                 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_CFG                          0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_ADDRESS0
 *
 * @BRIEF        This register defines the top address when the OCP-WP is 
 *               configured for address range. 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_ADDRESS0                     0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_ADDRESS1
 *
 * @BRIEF        This register defines the bottom address when the OCP-WP is 
 *               configured for address range 
 *                 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_ADDRESS1                     0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1
 *
 * @BRIEF        WP0 filtering register 
 *               Debug Port data are captured  when WP0 is enabled and all 
 *               the unmasked MReqInfo & MCmd match 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1            0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK0
 *
 * @BRIEF        WP0 mask register 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK0                0x34ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1
 *
 * @BRIEF        WP1 filtering register 
 *               Debug Port data are captured  when WP1 is enabled and all 
 *               the unmasked MReqInfo & MCmd match 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1               0x38ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK1
 *
 * @BRIEF        WP1 mask register 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK1                0x3Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2
 *
 * @BRIEF        WP2 filtering register 
 *               Debug Port data are captured  when WP2 is enabled and all 
 *               the unmasked MReqInfo & MCmd match 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2               0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK2
 *
 * @BRIEF        WP2 mask register 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK2                0x44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3
 *
 * @BRIEF        WP3 filtering register 
 *               Debug Port data are captured  when WP3 is enabled and all 
 *               the unmasked MReqInfo & MCmd match 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3               0x48ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK3
 *
 * @BRIEF        WP3 mask register 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK3                0x4Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_DMAFILTER
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_DMAFILTER                    0x50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT
 *
 * @BRIEF        Selects the MReqInfo to be mapped to the STP message 
 *               MReqInfo field 
 *               The user is restricted to trace a minimum of 8*MReqInfo 
 *               Bit MReqInfo MReqInfo Select 
 *               15 Reserved 1111 
 *               14 MReqDMAChannelID[4] 1110 
 *               13 MReqDMAChannelID[3] 1101 
 *               12 MReqDMAChannelID[2] 1100 
 *               11 MReqDMAChannelID[1] 1011 
 *               10 MReqDMAChannelID[0] 1010 
 *               9 Reserved 1001 
 *               8 MReqDomain[2] 1000 
 *               7 MReqDomain[1]     0111 
 *               6 MReqDomain[0] 0110 
 *               5 Reserved 0101 
 *               4 MReqCachable    0100 
 *               3 MReqSupervisor 0011 
 *               2 MReqSecure 0010 
 *               1 MReqType[1] 0001 
 *               0 MReqType[0] 0000 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT               0x54ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_DATABYTESELECT
 *
 * @BRIEF        Data bytes select register 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_DATABYTESELECT               0x58ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_COMPCTLREG
 *
 * @BRIEF        System trace compression control register 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_COMPCTLREG                   0x5Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL
 *
 * @BRIEF        EMU1 Trigger Out is activated when target address is outside 
 *               the watch-point address register [1:0] address range. 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL                   0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN
 *
 * @BRIEF        System event detection enable register. 
 *                 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN             0x64ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTWINDOW
 *
 * @BRIEF        System events sampling window register  
 *                 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTWINDOW               0x68ul

    /* 
     * List of register bitfields for component OCP_WP_NOC_C1
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_REVISION__FUNCTION   
 *
 * @BRIEF        Indicates a software compatible module family - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_REVISION__FUNCTION      BITFIELD(27, 16)
#define OCP_WP_NOC_C1__OCP_WP_REVISION__FUNCTION__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_REVISION__RTLVERSION   
 *
 * @BRIEF        This field changes on bug fix, and resets to ?0? when either 
 *               Minor Revision or Major Revision field changes. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_REVISION__RTLVERSION    BITFIELD(15, 11)
#define OCP_WP_NOC_C1__OCP_WP_REVISION__RTLVERSION__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_REVISION__MAJORREVISION   
 *
 * @BRIEF        This field changes when there is a major feature change. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_REVISION__MAJORREVISION BITFIELD(10, 8)
#define OCP_WP_NOC_C1__OCP_WP_REVISION__MAJORREVISION__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_REVISION__CUSTOM   
 *
 * @BRIEF        Indicates a special version for a particular device.  
 *               Consequence of use may avoid use of standard Chip Support 
 *               Library (CSL) / Drivers.   - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_REVISION__CUSTOM        BITFIELD(7, 6)
#define OCP_WP_NOC_C1__OCP_WP_REVISION__CUSTOM__POS   6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_REVISION__MINORREVISION   
 *
 * @BRIEF        This field changes when features are scaled up or down. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_REVISION__MINORREVISION BITFIELD(5, 0)
#define OCP_WP_NOC_C1__OCP_WP_REVISION__MINORREVISION__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSCONFIG__SOFTRESET   
 *
 * @BRIEF        Software reset. This bit is automatically reset by the 
 *               hardware. During reads, it always return 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSCONFIG__SOFTRESET    BITFIELD(1, 1)
#define OCP_WP_NOC_C1__OCP_WP_SYSCONFIG__SOFTRESET__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSCONFIG__AUTOIDLE   
 *
 * @BRIEF        Internal OCP clock gating strategy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSCONFIG__AUTOIDLE     BITFIELD(0, 0)
#define OCP_WP_NOC_C1__OCP_WP_SYSCONFIG__AUTOIDLE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSSTATUS__FIFOEMPTY   
 *
 * @BRIEF        Status of the internal FIFO - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSSTATUS__FIFOEMPTY    BITFIELD(8, 8)
#define OCP_WP_NOC_C1__OCP_WP_SYSSTATUS__FIFOEMPTY__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSSTATUS__RESETDONE   
 *
 * @BRIEF        Internal reset monitoring - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSSTATUS__RESETDONE    BITFIELD(0, 0)
#define OCP_WP_NOC_C1__OCP_WP_SYSSTATUS__RESETDONE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_CFG__OWNERSHIP   
 *
 * @BRIEF        The claim status encoding is  
 *               "00" =Available  
 *               "01" =Claimed  
 *               "10" =Enabled 
 *               "11"=Reserved 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_CFG__OWNERSHIP          BITFIELD(31, 30)
#define OCP_WP_NOC_C1__OCP_WP_CFG__OWNERSHIP__POS     30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_CFG__DEBUG_OVERRIDE   
 *
 * @BRIEF        This qualifier bit is used with the debugger?s CLAIM 
 *               request. The DebuggerOverride bit shall not be registered. 
 *               When written with DebuggerOverride=1, a claim request by the 
 *               debugger shall be granted regardless of current ownership 
 *               status of the unit. 
 *               When written with DebuggerOverride=0, the claim request 
 *               shall be granted only if the unit is available. 
 *               Reading from the DebuggerOverride bit returns a 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_CFG__DEBUG_OVERRIDE     BITFIELD(29, 29)
#define OCP_WP_NOC_C1__OCP_WP_CFG__DEBUG_OVERRIDE__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_CFG__CURRENT_OWNER   
 *
 * @BRIEF        This value reflects the OCP-WP ownership when the register 
 *               is in a non-Available state. 
 *               0=Debugger owns resource. 
 *               1=Application owns resource - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_CFG__CURRENT_OWNER      BITFIELD(28, 28)
#define OCP_WP_NOC_C1__OCP_WP_CFG__CURRENT_OWNER__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_CFG__DMA_TRANSFER   
 *
 * @BRIEF        Enable/disable DMA transfer proffiling - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_CFG__DMA_TRANSFER       BITFIELD(23, 23)
#define OCP_WP_NOC_C1__OCP_WP_CFG__DMA_TRANSFER__POS  23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_CFG__SYS_EVENT_DETECTION   
 *
 * @BRIEF        Enable/Disable System event detection. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_CFG__SYS_EVENT_DETECTION BITFIELD(15, 15)
#define OCP_WP_NOC_C1__OCP_WP_CFG__SYS_EVENT_DETECTION__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_CFG__OCP_TRAFFIC_MONITORING   
 *
 * @BRIEF        Enable/Disable OCP traffic monitoring. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_CFG__OCP_TRAFFIC_MONITORING BITFIELD(7, 7)
#define OCP_WP_NOC_C1__OCP_WP_CFG__OCP_TRAFFIC_MONITORING__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_CFG__MOVERFLOW   
 *
 * @BRIEF        When HIGH enables overflow signaling from the NoC Debug Port 
 *               MOverflow signal. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_CFG__MOVERFLOW          BITFIELD(6, 6)
#define OCP_WP_NOC_C1__OCP_WP_CFG__MOVERFLOW__POS     6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_CFG__PROBE_SELECT   
 *
 * @BRIEF        Probe select, routed to NoC Debug Port SProbeID - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_CFG__PROBE_SELECT       BITFIELD(3, 0)
#define OCP_WP_NOC_C1__OCP_WP_CFG__PROBE_SELECT__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_ADDRESS0__ADDRESS_0   
 *
 * @BRIEF        The value of the top address. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_ADDRESS0__ADDRESS_0     BITFIELD(31, 0)
#define OCP_WP_NOC_C1__OCP_WP_ADDRESS0__ADDRESS_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_ADDRESS1__ADDRESS_1   
 *
 * @BRIEF        The value of the bottom address. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_ADDRESS1__ADDRESS_1     BITFIELD(31, 0)
#define OCP_WP_NOC_C1__OCP_WP_ADDRESS1__ADDRESS_1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__WP0_EN   
 *
 * @BRIEF        WP0 enable, 0 = disabled, 1 = enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__WP0_EN BITFIELD(31, 31)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__WP0_EN__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MCMD   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MCMD BITFIELD(30, 28)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MCMD__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MINITORTARGETID   
 *
 * @BRIEF        Master or target address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MINITORTARGETID BITFIELD(27, 22)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MINITORTARGETID__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MREQDOMAIN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MREQDOMAIN BITFIELD(10, 8)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MREQDOMAIN__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MREQCACHABLE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MREQCACHABLE BITFIELD(7, 7)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MREQCACHABLE__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MREQENDIANESS   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MREQENDIANESS BITFIELD(6, 6)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MREQENDIANESS__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MREQSUPERVISOR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MREQSUPERVISOR BITFIELD(5, 5)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MREQSUPERVISOR__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MREQSECURE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MREQSECURE BITFIELD(4, 4)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MREQSECURE__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MREQTYPE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MREQTYPE BITFIELD(3, 2)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MREQTYPE__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MREQMSTID   
 *
 * @BRIEF        Dual [Quad] Core ID - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MREQMSTID BITFIELD(1, 0)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH0__1__MREQMSTID__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK0__RESERVED1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK0__RESERVED1 BITFIELD(31, 31)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK0__RESERVED1__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK0__MCMD_MASK   
 *
 * @BRIEF        When the MCmd Mask is set the corresponding MCmd doesn?t 
 *               contribute to the Debug Port request match evaluation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK0__MCMD_MASK BITFIELD(30, 28)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK0__MCMD_MASK__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK0__MINITORTARGETID_MASK   
 *
 * @BRIEF        When the MinitOrTargetID Mask is set the corresponding 
 *               MinitOrTargetID doesn?t contribute to the Debug Port request 
 *               match evaluation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK0__MINITORTARGETID_MASK BITFIELD(27, 22)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK0__MINITORTARGETID_MASK__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK0__MREQINFO_MASK   
 *
 * @BRIEF        When the MReqInfo Mask is set the corresponding MReqInfo 
 *               doesn?t contribute to the Debug Port request match 
 *               evaluation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK0__MREQINFO_MASK BITFIELD(10, 0)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK0__MREQINFO_MASK__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__WP1_EN   
 *
 * @BRIEF        WP1 enable, 0 = disabled, 1 = enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__WP1_EN  BITFIELD(31, 31)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__WP1_EN__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MCMD   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MCMD    BITFIELD(30, 28)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MCMD__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MINITORTARGETID   
 *
 * @BRIEF        Master or target address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MINITORTARGETID BITFIELD(27, 22)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MINITORTARGETID__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MREQDOMAIN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MREQDOMAIN BITFIELD(10, 8)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MREQDOMAIN__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MREQCACHABLE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MREQCACHABLE BITFIELD(7, 7)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MREQCACHABLE__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MREQENDIANESS   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MREQENDIANESS BITFIELD(6, 6)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MREQENDIANESS__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MREQSUPERVISOR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MREQSUPERVISOR BITFIELD(5, 5)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MREQSUPERVISOR__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MREQSECURE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MREQSECURE BITFIELD(4, 4)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MREQSECURE__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MREQTYPE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MREQTYPE BITFIELD(3, 2)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MREQTYPE__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MREQMSTID   
 *
 * @BRIEF        Dual [Quad] Core ID - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MREQMSTID BITFIELD(1, 0)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH1__MREQMSTID__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK1__RESERVED1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK1__RESERVED1 BITFIELD(31, 31)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK1__RESERVED1__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK1__MCMD_MASK   
 *
 * @BRIEF        When the MCmd Mask is set the corresponding MCmd doesn?t 
 *               contribute to the Debug Port request match evaluation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK1__MCMD_MASK BITFIELD(30, 28)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK1__MCMD_MASK__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK1__MINITORTARGETID_MASK   
 *
 * @BRIEF        When the MinitOrTargetID Mask is set the corresponding 
 *               MinitOrTargetID doesn?t contribute to the Debug Port request 
 *               match evaluation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK1__MINITORTARGETID_MASK BITFIELD(27, 22)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK1__MINITORTARGETID_MASK__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK1__MREQINFO_MASK   
 *
 * @BRIEF        When the MReqInfo Mask is set the corresponding MReqInfo 
 *               doesn?t contribute to the Debug Port request match 
 *               evaluation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK1__MREQINFO_MASK BITFIELD(10, 0)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK1__MREQINFO_MASK__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__WP2_EN   
 *
 * @BRIEF        WP2 enable, 0 = disabled, 1 = enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__WP2_EN  BITFIELD(31, 31)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__WP2_EN__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MCMD   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MCMD    BITFIELD(30, 28)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MCMD__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MINITORTARGETID   
 *
 * @BRIEF        Master or target address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MINITORTARGETID BITFIELD(27, 22)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MINITORTARGETID__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MREQDOMAIN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MREQDOMAIN BITFIELD(10, 8)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MREQDOMAIN__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MREQCACHABLE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MREQCACHABLE BITFIELD(7, 7)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MREQCACHABLE__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MREQENDIANESS   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MREQENDIANESS BITFIELD(6, 6)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MREQENDIANESS__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MREQSUPERVISOR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MREQSUPERVISOR BITFIELD(5, 5)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MREQSUPERVISOR__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MREQSECURE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MREQSECURE BITFIELD(4, 4)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MREQSECURE__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MREQTYPE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MREQTYPE BITFIELD(3, 2)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MREQTYPE__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MREQMSTID   
 *
 * @BRIEF        Dual [Quad] Core ID - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MREQMSTID BITFIELD(1, 0)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH2__MREQMSTID__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK2__RESERVED1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK2__RESERVED1 BITFIELD(31, 31)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK2__RESERVED1__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK2__MCMD_MASK   
 *
 * @BRIEF        When the MCmd Mask is set the corresponding MCmd doesn?t 
 *               contribute to the Debug Port request match evaluation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK2__MCMD_MASK BITFIELD(30, 28)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK2__MCMD_MASK__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK2__MINITORTARGETID_MASK   
 *
 * @BRIEF        When the MinitOrTargetID Mask is set the corresponding 
 *               MinitOrTargetID doesn?t contribute to the Debug Port request 
 *               match evaluation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK2__MINITORTARGETID_MASK BITFIELD(27, 22)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK2__MINITORTARGETID_MASK__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK2__MREQINFO_MASK   
 *
 * @BRIEF        When the MReqInfo Mask is set the corresponding MReqInfo 
 *               doesn?t contribute to the Debug Port request match 
 *               evaluation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK2__MREQINFO_MASK BITFIELD(10, 0)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK2__MREQINFO_MASK__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__WP3_EN   
 *
 * @BRIEF        WP3 enable, 0 = disabled, 1 = enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__WP3_EN  BITFIELD(31, 31)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__WP3_EN__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MCMD   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MCMD    BITFIELD(30, 28)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MCMD__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MINITORTARGETID   
 *
 * @BRIEF        Master or target address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MINITORTARGETID BITFIELD(27, 22)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MINITORTARGETID__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MREQDOMAIN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MREQDOMAIN BITFIELD(10, 8)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MREQDOMAIN__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MREQCACHABLE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MREQCACHABLE BITFIELD(7, 7)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MREQCACHABLE__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MREQENDIANESS   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MREQENDIANESS BITFIELD(6, 6)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MREQENDIANESS__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MREQSUPERVISOR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MREQSUPERVISOR BITFIELD(5, 5)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MREQSUPERVISOR__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MREQSECURE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MREQSECURE BITFIELD(4, 4)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MREQSECURE__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MREQTYPE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MREQTYPE BITFIELD(3, 2)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MREQTYPE__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MREQMSTID   
 *
 * @BRIEF        Dual [Quad] Core ID - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MREQMSTID BITFIELD(1, 0)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMATCH3__MREQMSTID__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK3__RESERVED1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK3__RESERVED1 BITFIELD(31, 31)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK3__RESERVED1__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK3__MCMD_MASK   
 *
 * @BRIEF        When the MCmd Mask is set the corresponding MCmd doesn?t 
 *               contribute to the Debug Port request match evaluation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK3__MCMD_MASK BITFIELD(30, 28)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK3__MCMD_MASK__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK3__MINITORTARGETID_MASK   
 *
 * @BRIEF        When the MinitOrTargetID Mask is set the corresponding 
 *               MinitOrTargetID doesn?t contribute to the Debug Port request 
 *               match evaluation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK3__MINITORTARGETID_MASK BITFIELD(27, 22)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK3__MINITORTARGETID_MASK__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK3__MREQINFO_MASK   
 *
 * @BRIEF        When the MReqInfo Mask is set the corresponding MReqInfo 
 *               doesn?t contribute to the Debug Port request match 
 *               evaluation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK3__MREQINFO_MASK BITFIELD(10, 0)
#define OCP_WP_NOC_C1__OCP_WP_MASTERIDMASK3__MREQINFO_MASK__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_DMAFILTER__DMA_CHANNELID   
 *
 * @BRIEF        WP qualifier enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_DMAFILTER__DMA_CHANNELID BITFIELD(31, 0)
#define OCP_WP_NOC_C1__OCP_WP_DMAFILTER__DMA_CHANNELID__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT__MREQINFO_7_SELECT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT__MREQINFO_7_SELECT BITFIELD(31, 28)
#define OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT__MREQINFO_7_SELECT__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT__MREQINFO_6_SELECT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT__MREQINFO_6_SELECT BITFIELD(27, 24)
#define OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT__MREQINFO_6_SELECT__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT__MREQINFO_5_SELECT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT__MREQINFO_5_SELECT BITFIELD(23, 20)
#define OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT__MREQINFO_5_SELECT__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT__MREQINFO_4_SELECT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT__MREQINFO_4_SELECT BITFIELD(19, 16)
#define OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT__MREQINFO_4_SELECT__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT__MREQINFO_3_SELECT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT__MREQINFO_3_SELECT BITFIELD(15, 12)
#define OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT__MREQINFO_3_SELECT__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT__MREQINFO_2_SELECT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT__MREQINFO_2_SELECT BITFIELD(11, 8)
#define OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT__MREQINFO_2_SELECT__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT__MREQINFO_1_SELECT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT__MREQINFO_1_SELECT BITFIELD(7, 4)
#define OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT__MREQINFO_1_SELECT__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT__MREQINFO_0_SELECT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT__MREQINFO_0_SELECT BITFIELD(3, 0)
#define OCP_WP_NOC_C1__OCP_WP_MREQINFOSELECT__MREQINFO_0_SELECT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_DATABYTESELECT__DATABYTESELECT   
 *
 * @BRIEF        0 = Data byte is not traced, 1 = Data byte is traced - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_DATABYTESELECT__DATABYTESELECT BITFIELD(15, 0)
#define OCP_WP_NOC_C1__OCP_WP_DATABYTESELECT__DATABYTESELECT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__DDBURST   
 *
 * @BRIEF        0 = MBurstSeq & MBlockHeight are traced, 1 = MBurstSeq & 
 *               MBlockHeight are not traced - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__DDBURST     BITFIELD(17, 17)
#define OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__DDBURST__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__DMAPROFILETS   
 *
 * @BRIEF        0 = Regular time stamp, 1 = Time stamp on OCP traffic 
 *               discontinuity - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__DMAPROFILETS BITFIELD(16, 16)
#define OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__DMAPROFILETS__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__REQUESTFLOW   
 *
 * @BRIEF        0 = Request flow is traced, 1 = Request flow is not traced - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__REQUESTFLOW BITFIELD(14, 14)
#define OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__REQUESTFLOW__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__DATAFLOW   
 *
 * @BRIEF        0 = Data flow is traced, 1 = Data flow is not traced - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__DATAFLOW    BITFIELD(13, 13)
#define OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__DATAFLOW__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__RESPFLOW   
 *
 * @BRIEF        0 = Response flow is traced, 1 = Response flow is not traced 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__RESPFLOW    BITFIELD(12, 12)
#define OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__RESPFLOW__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__ADDRCOMPRESSION   
 *
 * @BRIEF        0 = Address trace compression is disabled, 1 = Address trace 
 *               compression is enabled - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__ADDRCOMPRESSION BITFIELD(8, 8)
#define OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__ADDRCOMPRESSION__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__DATACOMPRESSION   
 *
 * @BRIEF        0 = Data trace compression is disabled, 1 = Data trace 
 *               compression is enabled - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__DATACOMPRESSION BITFIELD(4, 4)
#define OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__DATACOMPRESSION__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__BURSTMDATALAST   
 *
 * @BRIEF        0 = MDataLast is traced for each in-burst read data, 1 = 
 *               MDataLast is not traced - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__BURSTMDATALAST BITFIELD(2, 2)
#define OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__BURSTMDATALAST__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__BURSTMDATABYTEEN   
 *
 * @BRIEF        0 = MDataByteEn is traced for each in-burst read data, 1 = 
 *               MDataByteEn is not traced - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__BURSTMDATABYTEEN BITFIELD(1, 1)
#define OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__BURSTMDATABYTEEN__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__BURSTSRESP   
 *
 * @BRIEF        0 = SResp is traced for each in-burst read data, 1 = SResp 
 *               is not traced - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__BURSTSRESP  BITFIELD(0, 0)
#define OCP_WP_NOC_C1__OCP_WP_COMPCTLREG__BURSTSRESP__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_REG1_MATCH   
 *
 * @BRIEF        EMU1 Trigger Out is activated when watch-point address 
 *               register 1 match - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_REG1_MATCH BITFIELD(23, 23)
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_REG1_MATCH__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_REG0_MATCH   
 *
 * @BRIEF        EMU1 Trigger Out is activated when watch-point address 
 *               register 0 match - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_REG0_MATCH BITFIELD(22, 22)
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_REG0_MATCH__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_ADDR_INRANGE   
 *
 * @BRIEF        EMU1 Trigger Out is activated when target address is within 
 *               the watch-point address register [1:0] address range. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_ADDR_INRANGE BITFIELD(21, 21)
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_ADDR_INRANGE__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_ADDR_OUTRANGE   
 *
 * @BRIEF        EMU1 Trigger Out is activated when target address is outside 
 *               the watch-point address register [1:0] address range. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_ADDR_OUTRANGE BITFIELD(20, 20)
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_ADDR_OUTRANGE__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_REG1_MATCH   
 *
 * @BRIEF        EMU0 Trigger Out is activated when watch-point address 
 *               register 1 match - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_REG1_MATCH BITFIELD(19, 19)
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_REG1_MATCH__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_REG0_MATCH   
 *
 * @BRIEF        EMU0 Trigger Out is activated when watch-point address 
 *               register 0 match - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_REG0_MATCH BITFIELD(18, 18)
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_REG0_MATCH__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_ADDR_INRANGE   
 *
 * @BRIEF        EMU0 Trigger Out is activated when target address is within 
 *               the watch-point address register [1:0] address range. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_ADDR_INRANGE BITFIELD(17, 17)
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_ADDR_INRANGE__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_ADDR_OUTRANGE   
 *
 * @BRIEF        EMU0 Trigger Out is activated when target address is outside 
 *               the watch-point address register [1:0] address range. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_ADDR_OUTRANGE BITFIELD(16, 16)
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_ADDR_OUTRANGE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__SYSEV_STOP_CAPT   
 *
 * @BRIEF        Stop capturing system events from external trigger detection 
 *               [EMU1 HIGH to LOW] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__SYSEV_STOP_CAPT BITFIELD(7, 7)
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__SYSEV_STOP_CAPT__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__SYSEV_START_CAPT   
 *
 * @BRIEF        Start capturing  system events from external trigger 
 *               detection [EMU0 HIGH to LOW] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__SYSEV_START_CAPT BITFIELD(6, 6)
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__SYSEV_START_CAPT__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_STOP_CAPT_EMU1   
 *
 * @BRIEF        Stop capturing OCP debug from external trigger detection 
 *               [EMU1 HIGH to LOW] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_STOP_CAPT_EMU1 BITFIELD(5, 5)
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_STOP_CAPT_EMU1__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_START_CAPT_EMU0   
 *
 * @BRIEF        Start capturing OCP debug from external trigger detection 
 *               [EMU0 HIGH to LOW] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_START_CAPT_EMU0 BITFIELD(4, 4)
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_START_CAPT_EMU0__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_STOP_CAPT_REG1_MATCH   
 *
 * @BRIEF        Stop capturing OCP debug port from watch-point address 
 *               register 1 match - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_STOP_CAPT_REG1_MATCH BITFIELD(3, 3)
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_STOP_CAPT_REG1_MATCH__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_START_CAPT_REG0_MATCH   
 *
 * @BRIEF        Start capturing OCP debug port from watch-point address 
 *               register 0 match - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_START_CAPT_REG0_MATCH BITFIELD(2, 2)
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_START_CAPT_REG0_MATCH__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_CAPT_ADDR_OUTRANGE   
 *
 * @BRIEF        Capturing OCP debug port when the monitored address is 
 *               outside the range defined by the watch-point address 
 *               register 0 & watch-point address register 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_CAPT_ADDR_OUTRANGE BITFIELD(1, 1)
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_CAPT_ADDR_OUTRANGE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_CAPT_ADDR_INRANGE   
 *
 * @BRIEF        Capturing OCP debug port when the monitored address is in 
 *               the range defined by the watch-point address register 0 & 
 *               watch-point address register 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_CAPT_ADDR_INRANGE BITFIELD(0, 0)
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_CAPT_ADDR_INRANGE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_15_FALLING   
 *
 * @BRIEF        Enable/Disable falling edge detection for the system event 
 *               15 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_15_FALLING BITFIELD(31, 31)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_15_FALLING__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_14_FALLING   
 *
 * @BRIEF        Enable/Disable falling edge detection for the system event 
 *               14 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_14_FALLING BITFIELD(30, 30)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_14_FALLING__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_13_FALLING   
 *
 * @BRIEF        Enable/Disable falling edge detection for the system event 
 *               13 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_13_FALLING BITFIELD(29, 29)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_13_FALLING__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_12_FALLING   
 *
 * @BRIEF        Enable/Disable falling edge detection for the system event 
 *               12 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_12_FALLING BITFIELD(28, 28)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_12_FALLING__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_11_FALLING   
 *
 * @BRIEF        Enable/Disable falling edge detection for the system event 
 *               11 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_11_FALLING BITFIELD(27, 27)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_11_FALLING__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_10_FALLING   
 *
 * @BRIEF        Enable/Disable falling edge detection for the system event 
 *               10 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_10_FALLING BITFIELD(26, 26)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_10_FALLING__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_9_FALLING   
 *
 * @BRIEF        Enable/Disable falling edge detection for the system event 9 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_9_FALLING BITFIELD(25, 25)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_9_FALLING__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_8_FALLING   
 *
 * @BRIEF        Enable/Disable falling edge detection for the system event 8 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_8_FALLING BITFIELD(24, 24)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_8_FALLING__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_7_FALLING   
 *
 * @BRIEF        Enable/Disable falling edge detection for the system event 7 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_7_FALLING BITFIELD(23, 23)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_7_FALLING__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_6_FALLING   
 *
 * @BRIEF        Enable/Disable falling edge detection for the system event 6 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_6_FALLING BITFIELD(22, 22)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_6_FALLING__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_5_FALLING   
 *
 * @BRIEF        Enable/Disable falling edge detection for the system event 5 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_5_FALLING BITFIELD(21, 21)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_5_FALLING__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_4_FALLING   
 *
 * @BRIEF        Enable/Disable falling edge detection for the system event 4 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_4_FALLING BITFIELD(20, 20)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_4_FALLING__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_3_FALLING   
 *
 * @BRIEF        Enable/Disable falling edge detection for the system event 3 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_3_FALLING BITFIELD(19, 19)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_3_FALLING__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_2_FALLING   
 *
 * @BRIEF        Enable/Disable falling edge detection for the system event 2 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_2_FALLING BITFIELD(18, 18)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_2_FALLING__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_1_FALLING   
 *
 * @BRIEF        Enable/Disable falling edge detection for the system event 1 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_1_FALLING BITFIELD(17, 17)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_1_FALLING__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_0_FALLING   
 *
 * @BRIEF        Enable/Disable falling edge detection for the system event 0 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_0_FALLING BITFIELD(16, 16)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_0_FALLING__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_15_RISING   
 *
 * @BRIEF        Enable/Disable rising edge detection for the system event 12 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_15_RISING BITFIELD(15, 15)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_15_RISING__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_14_RISING   
 *
 * @BRIEF        Enable/Disable rising edge detection for the system event 13 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_14_RISING BITFIELD(14, 14)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_14_RISING__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_13_RISING   
 *
 * @BRIEF        Enable/Disable rising edge detection for the system event 14 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_13_RISING BITFIELD(13, 13)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_13_RISING__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_12_RISING   
 *
 * @BRIEF        Enable/Disable rising edge detection for the system event 15 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_12_RISING BITFIELD(12, 12)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_12_RISING__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_11_RISING   
 *
 * @BRIEF        Enable/Disable rising edge detection for the system event 11 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_11_RISING BITFIELD(11, 11)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_11_RISING__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_10_RISING   
 *
 * @BRIEF        Enable/Disable rising edge detection for the system event 10 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_10_RISING BITFIELD(10, 10)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_10_RISING__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_9_RISING   
 *
 * @BRIEF        Enable/Disable rising edge detection for the system event 9 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_9_RISING BITFIELD(9, 9)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_9_RISING__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_8_RISING   
 *
 * @BRIEF        Enable/Disable rising edge detection for the system event 8 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_8_RISING BITFIELD(8, 8)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_8_RISING__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_7_RISING   
 *
 * @BRIEF        Enable/Disable rising edge detection for the system event 7 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_7_RISING BITFIELD(7, 7)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_7_RISING__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_6_RISING   
 *
 * @BRIEF        Enable/Disable rising edge detection for the system event 6 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_6_RISING BITFIELD(6, 6)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_6_RISING__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_5_RISING   
 *
 * @BRIEF        Enable/Disable rising edge detection for the system event 5 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_5_RISING BITFIELD(5, 5)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_5_RISING__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_4_RISING   
 *
 * @BRIEF        Enable/Disable rising edge detection for the system event 4 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_4_RISING BITFIELD(4, 4)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_4_RISING__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_3_RISING   
 *
 * @BRIEF        Enable/Disable rising edge detection for the system event 3 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_3_RISING BITFIELD(3, 3)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_3_RISING__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_2_RISING   
 *
 * @BRIEF        Enable/Disable rising edge detection for the system event 2 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_2_RISING BITFIELD(2, 2)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_2_RISING__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_1_RISING   
 *
 * @BRIEF        Enable/Disable rising edge detection for the system event 1 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_1_RISING BITFIELD(1, 1)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_1_RISING__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_0_RISING   
 *
 * @BRIEF        Enable/Disable rising edge detection for the system event 0 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_0_RISING BITFIELD(0, 0)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_0_RISING__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTWINDOW__SAMPLING_WINDOW   
 *
 * @BRIEF        The size of the system events sampling window. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTWINDOW__SAMPLING_WINDOW BITFIELD(7, 0)
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTWINDOW__SAMPLING_WINDOW__POS 0

    /* 
     * List of register bitfields values for component OCP_WP_NOC_C1
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSCONFIG__SOFTRESET__NMODE
 *
 * @BRIEF        Default mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSCONFIG__SOFTRESET__NMODE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSCONFIG__SOFTRESET__RSTMODE
 *
 * @BRIEF        The module is reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSCONFIG__SOFTRESET__RSTMODE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSCONFIG__AUTOIDLE__CLKFREE
 *
 * @BRIEF        OCP clock is free-running - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSCONFIG__AUTOIDLE__CLKFREE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSCONFIG__AUTOIDLE__CLKGATE
 *
 * @BRIEF        Automatic OCP clock gating strategy is applied, based on the 
 *               OCP interface activity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSCONFIG__AUTOIDLE__CLKGATE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSSTATUS__FIFOEMPTY__FIFO_NOT_EMPTY
 *
 * @BRIEF        OCP-WP FIFO not empty. 
 *               Captured trace data not yet exported - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSSTATUS__FIFOEMPTY__FIFO_NOT_EMPTY 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSSTATUS__FIFOEMPTY__FIFO_EMPTY
 *
 * @BRIEF        OCP_WP FIFO empty. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSSTATUS__FIFOEMPTY__FIFO_EMPTY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSSTATUS__RESETDONE__RSTONGOING
 *
 * @BRIEF        Internal module reset in on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSSTATUS__RESETDONE__RSTONGOING 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSSTATUS__RESETDONE__RSTCOMP
 *
 * @BRIEF        Reset completed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSSTATUS__RESETDONE__RSTCOMP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_CFG__DMA_TRANSFER__DMA_TRANSFER_DISABLE
 *
 * @BRIEF         DMA transfer profiling is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_CFG__DMA_TRANSFER__DMA_TRANSFER_DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_CFG__DMA_TRANSFER__DMA_TRANSFER_ENABLE
 *
 * @BRIEF         DMA transfer profiling is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_CFG__DMA_TRANSFER__DMA_TRANSFER_ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_CFG__SYS_EVENT_DETECTION__SYS_EVENT_DETECTION_DISABLE
 *
 * @BRIEF        System event detection is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_CFG__SYS_EVENT_DETECTION__SYS_EVENT_DETECTION_DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_CFG__SYS_EVENT_DETECTION__SYS_EVENT_DETECTION_ENABLE
 *
 * @BRIEF        System event detection is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_CFG__SYS_EVENT_DETECTION__SYS_EVENT_DETECTION_ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_CFG__OCP_TRAFFIC_MONITORING__OCP_TRAFFIC_MONITORING_DISABLE
 *
 * @BRIEF        OCP traffic monitoring is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_CFG__OCP_TRAFFIC_MONITORING__OCP_TRAFFIC_MONITORING_DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_CFG__OCP_TRAFFIC_MONITORING__OCP_TRAFFIC_MONITORING_ENABLE
 *
 * @BRIEF        OCP traffic monitoring is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_CFG__OCP_TRAFFIC_MONITORING__OCP_TRAFFIC_MONITORING_ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_REG1_MATCH__EMU1_TROUT_REG1_0
 *
 * @BRIEF        EMU1 Trigger Out is not activated when watch-point address 
 *               register 1 match. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_REG1_MATCH__EMU1_TROUT_REG1_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_REG1_MATCH__EMU1_TROUT_REG1_1
 *
 * @BRIEF        EMU1 Trigger Out is activated when watch-point address 
 *               register 1 match. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_REG1_MATCH__EMU1_TROUT_REG1_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_REG0_MATCH__EMU1_TROUT_REG0_0
 *
 * @BRIEF        EMU1 Trigger Out is not activated when watch-point address 
 *               register 0 match. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_REG0_MATCH__EMU1_TROUT_REG0_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_REG0_MATCH__EMU1_TROUT_REG0_1
 *
 * @BRIEF        EMU1 Trigger Out is activated when watch-point address 
 *               register 0 match. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_REG0_MATCH__EMU1_TROUT_REG0_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_ADDR_INRANGE__EMU1_TROUT_ADDR_INRANGE_0
 *
 * @BRIEF        EMU1 Trigger Out is not activated when target address is 
 *               within the watch-point address register [1:0] address range. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_ADDR_INRANGE__EMU1_TROUT_ADDR_INRANGE_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_ADDR_INRANGE__EMU1_TROUT_ADDR_INRANGE_1
 *
 * @BRIEF        EMU1 Trigger Out is activated when target address is within 
 *               the watch-point address register [1:0] address range. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_ADDR_INRANGE__EMU1_TROUT_ADDR_INRANGE_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_ADDR_OUTRANGE__EMU1_TROUT_ADDR_OUTRANGE_0
 *
 * @BRIEF        EMU1 Trigger Out is not activated when target address is 
 *               outside the watch-point address register [1:0] address 
 *               range. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_ADDR_OUTRANGE__EMU1_TROUT_ADDR_OUTRANGE_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_ADDR_OUTRANGE__EMU1_TROUT_ADDR_OUTRANGE_1
 *
 * @BRIEF        EMU1 Trigger Out is activated when target address is outside 
 *               the watch-point address register [1:0] address range. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU1_TROUT_ADDR_OUTRANGE__EMU1_TROUT_ADDR_OUTRANGE_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_REG1_MATCH__EMU0_TROUT_REG1_0
 *
 * @BRIEF        EMU0 Trigger Out is not activated when watch-point address 
 *               register 1 match. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_REG1_MATCH__EMU0_TROUT_REG1_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_REG1_MATCH__EMU0_TROUT_REG1_1
 *
 * @BRIEF        EMU0 Trigger Out is activated when watch-point address 
 *               register 1 match. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_REG1_MATCH__EMU0_TROUT_REG1_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_REG0_MATCH__EMU0_TROUT_REG0_0
 *
 * @BRIEF        EMU0 Trigger Out is not activated when watch-point address 
 *               register 0 match. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_REG0_MATCH__EMU0_TROUT_REG0_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_REG0_MATCH__EMU0_TROUT_REG0_1
 *
 * @BRIEF        EMU0 Trigger Out is activated when watch-point address 
 *               register 0 match. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_REG0_MATCH__EMU0_TROUT_REG0_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_ADDR_INRANGE__EMU0_TROUT_ADDR_INRANGE_0
 *
 * @BRIEF        EMU0 Trigger Out is not activated when target address is 
 *               within the watch-point address register [1:0] address range. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_ADDR_INRANGE__EMU0_TROUT_ADDR_INRANGE_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_ADDR_INRANGE__EMU0_TROUT_ADDR_INRANGE_1
 *
 * @BRIEF        EMU0 Trigger Out is activated when target address is within 
 *               the watch-point address register [1:0] address range. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_ADDR_INRANGE__EMU0_TROUT_ADDR_INRANGE_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_ADDR_OUTRANGE__EMU0_TROUT_ADDR_OUTRANGE_0
 *
 * @BRIEF        EMU0 Trigger Out is not activated when target address is 
 *               outside the watch-point address register [1:0] address 
 *               range. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_ADDR_OUTRANGE__EMU0_TROUT_ADDR_OUTRANGE_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_ADDR_OUTRANGE__EMU0_TROUT_ADDR_OUTRANGE_1
 *
 * @BRIEF        EMU0 Trigger Out is activated when target address is outside 
 *               the watch-point address register [1:0] address range. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__EMU0_TROUT_ADDR_OUTRANGE__EMU0_TROUT_ADDR_OUTRANGE_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__SYSEV_STOP_CAPT__SYSEV_STOP_CAPT_0
 *
 * @BRIEF        Not stop capturing  system events from external trigger 
 *               detection [EMU1 HIGH to LOW] - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__SYSEV_STOP_CAPT__SYSEV_STOP_CAPT_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__SYSEV_STOP_CAPT__SYSEV_STOP_CAPT_1
 *
 * @BRIEF        Stop capturing  system events from external trigger 
 *               detection [EMU1 HIGH to LOW] - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__SYSEV_STOP_CAPT__SYSEV_STOP_CAPT_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__SYSEV_START_CAPT__SYSEV_START_CAPT_0
 *
 * @BRIEF        Not start capturing  system events from external trigger 
 *               detection [EMU0 HIGH to LOW] - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__SYSEV_START_CAPT__SYSEV_START_CAPT_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__SYSEV_START_CAPT__SYSEV_START_CAPT_1
 *
 * @BRIEF        Start capturing  system events from external trigger 
 *               detection [EMU0 HIGH to LOW] - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__SYSEV_START_CAPT__SYSEV_START_CAPT_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_STOP_CAPT_EMU1__OCP_STOP_CAPT_EMU1_0
 *
 * @BRIEF        Not stop capturing OCP debug  from external trigger 
 *               detection [EMU1 HIGH to LOW] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_STOP_CAPT_EMU1__OCP_STOP_CAPT_EMU1_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_STOP_CAPT_EMU1__OCP_STOP_CAPT_EMU1_1
 *
 * @BRIEF        Stop capturing OCP debug  from external trigger detection 
 *               [EMU1 HIGH to LOW] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_STOP_CAPT_EMU1__OCP_STOP_CAPT_EMU1_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_START_CAPT_EMU0__OCP_START_CAPT_EMU0_0
 *
 * @BRIEF        Disable capturing OCP debug  from external trigger detection 
 *               [EMU0 HIGH to LOW] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_START_CAPT_EMU0__OCP_START_CAPT_EMU0_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_START_CAPT_EMU0__OCP_START_CAPT_EMU0_1
 *
 * @BRIEF        Enable capturing OCP debug  from external trigger detection 
 *               [EMU0 HIGH to LOW] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_START_CAPT_EMU0__OCP_START_CAPT_EMU0_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_STOP_CAPT_REG1_MATCH__OCP_STOP_CAPT_REG0_MATCH_0
 *
 * @BRIEF        Capturing OCP debug port does not stop when watch-point 
 *               address register 1 match - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_STOP_CAPT_REG1_MATCH__OCP_STOP_CAPT_REG0_MATCH_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_STOP_CAPT_REG1_MATCH__OCP_STOP_CAPT_REG0_MATCH_1
 *
 * @BRIEF        Capturing OCP debug port stops when watch-point address 
 *               register 1 match - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_STOP_CAPT_REG1_MATCH__OCP_STOP_CAPT_REG0_MATCH_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_START_CAPT_REG0_MATCH__OCP_START_CAPT_REG0_MATCH_0
 *
 * @BRIEF        Capturing OCP debug port does not start when watch-point 
 *               address register 0 match - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_START_CAPT_REG0_MATCH__OCP_START_CAPT_REG0_MATCH_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_START_CAPT_REG0_MATCH__OCP_START_CAPT_REG0_MATCH_1
 *
 * @BRIEF        Capturing OCP debug port starts when watch-point address 
 *               register 0 match - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_START_CAPT_REG0_MATCH__OCP_START_CAPT_REG0_MATCH_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_CAPT_ADDR_OUTRANGE__OCP_CAPT_ADDR_OUTRANGE_0
 *
 * @BRIEF        Disable capturing OCP debug port when the monitored address 
 *               is outside the address range. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_CAPT_ADDR_OUTRANGE__OCP_CAPT_ADDR_OUTRANGE_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_CAPT_ADDR_OUTRANGE__OCP_CAPT_ADDR_OUTRANGE_1
 *
 * @BRIEF        Enable capturing OCP debug port when the monitored address 
 *               is outside the address range. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_CAPT_ADDR_OUTRANGE__OCP_CAPT_ADDR_OUTRANGE_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_CAPT_ADDR_INRANGE__OCP_CAPT_ADDR_INRANGE_0
 *
 * @BRIEF        Disable capturing OCP debug port when the monitored address 
 *               is in the address range. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_CAPT_ADDR_INRANGE__OCP_CAPT_ADDR_INRANGE_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_CAPT_ADDR_INRANGE__OCP_CAPT_ADDR_INRANGE_1
 *
 * @BRIEF        Enable capturing OCP debug port when the monitored address 
 *               is in the address range. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_TRIGGERCTL__OCP_CAPT_ADDR_INRANGE__OCP_CAPT_ADDR_INRANGE_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_15_FALLING__SYSEV_15_FALLING_0
 *
 * @BRIEF        System event 15 from pre-selected group falling edge 
 *               detection disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_15_FALLING__SYSEV_15_FALLING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_15_FALLING__SYSEV_15_FALLING_1
 *
 * @BRIEF        System event 15 from pre-selected group falling edge 
 *               detection enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_15_FALLING__SYSEV_15_FALLING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_14_FALLING__SYSEV_14_FALLING_0
 *
 * @BRIEF        System event 14 from pre-selected group falling edge 
 *               detection disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_14_FALLING__SYSEV_14_FALLING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_14_FALLING__SYSEV_14_FALLING_1
 *
 * @BRIEF        System event 14 from pre-selected group falling edge 
 *               detection enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_14_FALLING__SYSEV_14_FALLING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_13_FALLING__SYSEV_13_FALLING_0
 *
 * @BRIEF        System event 13 from pre-selected group falling edge 
 *               detection disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_13_FALLING__SYSEV_13_FALLING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_13_FALLING__SYSEV_13_FALLING_1
 *
 * @BRIEF        System event 13 from pre-selected group falling edge 
 *               detection enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_13_FALLING__SYSEV_13_FALLING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_12_FALLING__SYSEV_12_FALLING_0
 *
 * @BRIEF        System event 12 from pre-selected group falling edge 
 *               detection disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_12_FALLING__SYSEV_12_FALLING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_12_FALLING__SYSEV_12_FALLING_1
 *
 * @BRIEF        System event 12 from pre-selected group falling edge 
 *               detection enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_12_FALLING__SYSEV_12_FALLING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_11_FALLING__SYSEV_11_FALLING_0
 *
 * @BRIEF        System event 11 from pre-selected group falling edge 
 *               detection disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_11_FALLING__SYSEV_11_FALLING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_11_FALLING__SYSEV_11_FALLING_1
 *
 * @BRIEF        System event 11 from pre-selected group falling edge 
 *               detection enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_11_FALLING__SYSEV_11_FALLING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_10_FALLING__SYSEV_10_FALLING_0
 *
 * @BRIEF        System event 10 from pre-selected group falling edge 
 *               detection disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_10_FALLING__SYSEV_10_FALLING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_10_FALLING__SYSEV_10_FALLING_1
 *
 * @BRIEF        System event 10 from pre-selected group falling edge 
 *               detection enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_10_FALLING__SYSEV_10_FALLING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_9_FALLING__SYSEV_9_FALLING_0
 *
 * @BRIEF        System event 9 from pre-selected group falling edge 
 *               detection disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_9_FALLING__SYSEV_9_FALLING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_9_FALLING__SYSEV_9_FALLING_1
 *
 * @BRIEF        System event 9 from pre-selected group falling edge 
 *               detection enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_9_FALLING__SYSEV_9_FALLING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_8_FALLING__SYSEV_8_FALLING_0
 *
 * @BRIEF        System event 8 from pre-selected group falling edge 
 *               detection disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_8_FALLING__SYSEV_8_FALLING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_8_FALLING__SYSEV_8_FALLING_1
 *
 * @BRIEF        System event 8 from pre-selected group falling edge 
 *               detection enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_8_FALLING__SYSEV_8_FALLING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_7_FALLING__SYSEV_7_FALLING_0
 *
 * @BRIEF        System event 7 from pre-selected group falling edge 
 *               detection disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_7_FALLING__SYSEV_7_FALLING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_7_FALLING__SYSEV_7_FALLING_1
 *
 * @BRIEF        System event 7 from pre-selected group falling edge 
 *               detection enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_7_FALLING__SYSEV_7_FALLING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_6_FALLING__SYSEV_6_FALLING_0
 *
 * @BRIEF        System event 6 from pre-selected group falling edge 
 *               detection disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_6_FALLING__SYSEV_6_FALLING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_6_FALLING__SYSEV_6_FALLING_1
 *
 * @BRIEF        System event 6 from pre-selected group falling edge 
 *               detection enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_6_FALLING__SYSEV_6_FALLING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_5_FALLING__SYSEV_5_FALLING_0
 *
 * @BRIEF        System event 5 from pre-selected group falling edge 
 *               detection disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_5_FALLING__SYSEV_5_FALLING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_5_FALLING__SYSEV_5_FALLING_1
 *
 * @BRIEF        System event 5 from pre-selected group falling edge 
 *               detection enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_5_FALLING__SYSEV_5_FALLING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_4_FALLING__SYSEV_4_FALLING_0
 *
 * @BRIEF        System event 4 from pre-selected group falling edge 
 *               detection disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_4_FALLING__SYSEV_4_FALLING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_4_FALLING__SYSEV_4_FALLING_1
 *
 * @BRIEF        System event 4 from pre-selected group falling edge 
 *               detection enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_4_FALLING__SYSEV_4_FALLING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_3_FALLING__SYSEV_3_FALLING_0
 *
 * @BRIEF        System event 3 from pre-selected group falling edge 
 *               detection disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_3_FALLING__SYSEV_3_FALLING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_3_FALLING__SYSEV_3_FALLING_1
 *
 * @BRIEF        System event 3 from pre-selected group falling edge 
 *               detection enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_3_FALLING__SYSEV_3_FALLING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_2_FALLING__SYSEV_2_FALLING_0
 *
 * @BRIEF        System event 2 from pre-selected group falling edge 
 *               detection disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_2_FALLING__SYSEV_2_FALLING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_2_FALLING__SYSEV_2_FALLING_1
 *
 * @BRIEF        System event 2 from pre-selected group falling edge 
 *               detection enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_2_FALLING__SYSEV_2_FALLING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_1_FALLING__SYSEV_1_FALLING_0
 *
 * @BRIEF        System event 1 from pre-selected group falling edge 
 *               detection disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_1_FALLING__SYSEV_1_FALLING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_1_FALLING__SYSEV_1_FALLING_1
 *
 * @BRIEF        System event 1 from pre-selected group falling edge 
 *               detection enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_1_FALLING__SYSEV_1_FALLING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_0_FALLING__SYSEV_0_FALLING_0
 *
 * @BRIEF        System event 0 from pre-selected group falling edge 
 *               detection disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_0_FALLING__SYSEV_0_FALLING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_0_FALLING__SYSEV_0_FALLING_1
 *
 * @BRIEF        System event 0 from pre-selected group falling edge 
 *               detection enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_0_FALLING__SYSEV_0_FALLING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_15_RISING__SYSEV_15_RISING_0
 *
 * @BRIEF        System event 15 from pre-selected group rising edge 
 *               detection disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_15_RISING__SYSEV_15_RISING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_15_RISING__SYSEV_15_RISING_1
 *
 * @BRIEF        System event 15 from pre-selected group rising edge 
 *               detection enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_15_RISING__SYSEV_15_RISING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_14_RISING__SYSEV_14_RISING_0
 *
 * @BRIEF        System event 14 from pre-selected group rising edge 
 *               detection disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_14_RISING__SYSEV_14_RISING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_14_RISING__SYSEV_14_RISING_1
 *
 * @BRIEF        System event 14 from pre-selected group rising edge 
 *               detection enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_14_RISING__SYSEV_14_RISING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_13_RISING__SYSEV_13_RISING_0
 *
 * @BRIEF        System event 13 from pre-selected group rising edge 
 *               detection disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_13_RISING__SYSEV_13_RISING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_13_RISING__SYSEV_13_RISING_1
 *
 * @BRIEF        System event 13 from pre-selected group rising edge 
 *               detection enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_13_RISING__SYSEV_13_RISING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_12_RISING__SYSEV_12_RISING_0
 *
 * @BRIEF        System event 12 from pre-selected group rising edge 
 *               detection disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_12_RISING__SYSEV_12_RISING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_12_RISING__SYSEV_12_RISING_1
 *
 * @BRIEF        System event 12 from pre-selected group rising edge 
 *               detection enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_12_RISING__SYSEV_12_RISING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_11_RISING__SYSEV_11_RISING_0
 *
 * @BRIEF        System event 11 from pre-selected group rising edge 
 *               detection disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_11_RISING__SYSEV_11_RISING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_11_RISING__SYSEV_11_RISING_1
 *
 * @BRIEF        System event 11 from pre-selected group rising edge 
 *               detection enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_11_RISING__SYSEV_11_RISING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_10_RISING__SYSEV_10_RISING_0
 *
 * @BRIEF        System event 10 from pre-selected group rising edge 
 *               detection disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_10_RISING__SYSEV_10_RISING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_10_RISING__SYSEV_10_RISING_1
 *
 * @BRIEF        System event 10 from pre-selected group rising edge 
 *               detection enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_10_RISING__SYSEV_10_RISING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_9_RISING__SYSEV_9_RISING_0
 *
 * @BRIEF        System event 9 from pre-selected group rising edge detection 
 *               disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_9_RISING__SYSEV_9_RISING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_9_RISING__SYSEV_9_RISING_1
 *
 * @BRIEF        System event 9 from pre-selected group rising edge detection 
 *               enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_9_RISING__SYSEV_9_RISING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_8_RISING__SYSEV_8_RISING_0
 *
 * @BRIEF        System event 8 from pre-selected group rising edge detection 
 *               disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_8_RISING__SYSEV_8_RISING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_8_RISING__SYSEV_8_RISING_1
 *
 * @BRIEF        System event 8 from pre-selected group rising edge detection 
 *               enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_8_RISING__SYSEV_8_RISING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_7_RISING__SYSEV_7_RISING_0
 *
 * @BRIEF        System event 7 from pre-selected group rising edge detection 
 *               disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_7_RISING__SYSEV_7_RISING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_7_RISING__SYSEV_7_RISING_1
 *
 * @BRIEF        System event 7 from pre-selected group rising edge detection 
 *               enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_7_RISING__SYSEV_7_RISING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_6_RISING__SYSEV_6_RISING_0
 *
 * @BRIEF        System event 6 from pre-selected group rising edge detection 
 *               disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_6_RISING__SYSEV_6_RISING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_6_RISING__SYSEV_6_RISING_1
 *
 * @BRIEF        System event 6 from pre-selected group rising edge detection 
 *               enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_6_RISING__SYSEV_6_RISING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_5_RISING__SYSEV_5_RISING_0
 *
 * @BRIEF        System event 5 from pre-selected group rising edge detection 
 *               disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_5_RISING__SYSEV_5_RISING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_5_RISING__SYSEV_5_RISING_1
 *
 * @BRIEF        System event 5 from pre-selected group rising edge detection 
 *               enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_5_RISING__SYSEV_5_RISING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_4_RISING__SYSEV_4_RISING_0
 *
 * @BRIEF        System event 4 from pre-selected group rising edge detection 
 *               disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_4_RISING__SYSEV_4_RISING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_4_RISING__SYSEV_4_RISING_1
 *
 * @BRIEF        System event 4 from pre-selected group rising edge detection 
 *               enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_4_RISING__SYSEV_4_RISING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_3_RISING__SYSEV_3_RISING_0
 *
 * @BRIEF        System event 3 from pre-selected group rising edge detection 
 *               disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_3_RISING__SYSEV_3_RISING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_3_RISING__SYSEV_3_RISING_1
 *
 * @BRIEF        System event 3 from pre-selected group rising edge detection 
 *               enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_3_RISING__SYSEV_3_RISING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_2_RISING__SYSEV_2_RISING_0
 *
 * @BRIEF        System event 2 from pre-selected group rising edge detection 
 *               disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_2_RISING__SYSEV_2_RISING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_2_RISING__SYSEV_2_RISING_1
 *
 * @BRIEF        System event 2 from pre-selected group rising edge detection 
 *               enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_2_RISING__SYSEV_2_RISING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_1_RISING__SYSEV_1_RISING_0
 *
 * @BRIEF        System event 1 from pre-selected group rising edge detection 
 *               disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_1_RISING__SYSEV_1_RISING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_1_RISING__SYSEV_1_RISING_1
 *
 * @BRIEF        System event 1 from pre-selected group rising edge detection 
 *               enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_1_RISING__SYSEV_1_RISING_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_0_RISING__SYSEV_0_RISING_0
 *
 * @BRIEF        System event 0 from pre-selected group rising edge detection 
 *               disable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_0_RISING__SYSEV_0_RISING_0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_0_RISING__SYSEV_0_RISING_1
 *
 * @BRIEF        System event 0 from pre-selected group rising edge detection 
 *               enable - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_WP_NOC_C1__OCP_WP_SYSEVENTDETECTEN__SYSEV_0_RISING__SYSEV_0_RISING_1 0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __OCP_WP_NOC_C1_CRED_H 
                                                            */
