// Seed: 2057434972
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_15 = 32'd14
) (
    input wire id_0,
    output tri id_1,
    input wor id_2,
    output supply1 id_3,
    input tri id_4,
    output tri0 id_5,
    input tri1 id_6,
    output supply0 id_7,
    input tri id_8,
    output wor id_9,
    input tri0 id_10,
    input uwire id_11,
    input wand id_12
);
  wire  id_14  ,  _id_15  ,  \id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ;
  logic id_29;
  assign id_29 = id_2;
  module_0 modCall_1 (
      id_24,
      id_27,
      id_18
  );
  logic [7:0] id_30;
  assign id_30[-1-:-1&id_15] = -1;
endmodule
