#--  Synopsys, Inc.
#--  Version G-2012.09LC-SP1 
#--  Project file U:\desktop\lab 7\run_options.txt
#--  Written on Wed Feb 27 06:02:05 2019


#project files
add_file -verilog "$LIB/cpld/lattice.v"
add_file -verilog "C:/ispLEVER_Classic1_7/ispcpld/generic/verilog/synplify/generic.v"
add_file -verilog "./lab7.h"
add_file -verilog "./arm.v"


#implementation: "lab 7"
impl -add "lab 7" -type fpga

#
#implementation attributes

set_option -vlog_std v2001

#device options
set_option -technology ispGAL
set_option -part ispGAL22LV10
set_option -package LJ
set_option -speed_grade -4
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "ARM"

# mapper_options
set_option -frequency 1
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -srs_instrumentation 1

# Lattice ispLSI1K/1KE
set_option -disable_io_insertion 0
set_option -RWCheckOnRam 1

# Lattice ispGAL
set_option -areadelay 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./ARM.edi"

#set log file 
set_option log_file "U:/desktop/lab 7/arm.srf" 
impl -active "lab 7"
