// Seed: 1942729575
module module_0;
  wire id_1;
  id_2 :
  assert property (@(posedge id_1 - id_2) 1)
  else $display(1);
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    input supply1 id_2,
    input wand id_3,
    input supply1 id_4
);
  always @(posedge 1) begin : LABEL_0
    id_1 = 1;
  end
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
  always disable id_6;
  assign id_1 = 1'b0 + 1;
  supply1 id_7;
  assign id_6 = 1 != 1'b0;
  assign id_7 = 1 - id_2;
endmodule
