<stg><name>A_IO_L2_in_8_x2</name>


<trans_list>

<trans id="186" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="5" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="21" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_8_0_x240, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_9_x210, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_8_x29, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="256" op_0_bw="64">
<![CDATA[
:3 %local_A_pong_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_pong_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %specmemcore_ln13342 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln13342"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:5 %specmemcore_ln13343 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln13343"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln13349 = br void

]]></Node>
<StgValue><ssdm name="br_ln13349"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten13 = phi i12 0, void, i12 %add_ln890_281, void

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1 %c3_V = phi i4 8, void, i4 %select_ln890, void

]]></Node>
<StgValue><ssdm name="c3_V"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten = phi i11 0, void, i11 %select_ln890_712, void

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:3 %c4_V = phi i5 0, void, i5 %select_ln890_710, void

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:4 %c5_V_13 = phi i6 0, void, i6 %add_ln691_630, void

]]></Node>
<StgValue><ssdm name="c5_V_13"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5 %add_ln890_281 = add i12 %indvar_flatten13, i12 1

]]></Node>
<StgValue><ssdm name="add_ln890_281"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6 %icmp_ln890 = icmp_eq  i12 %indvar_flatten13, i12 2560

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln890 = br i1 %icmp_ln890, void %.split10, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split10:0 %add_ln691 = add i4 %c3_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split10:3 %icmp_ln890_457 = icmp_eq  i11 %indvar_flatten, i11 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_457"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:4 %select_ln13349 = select i1 %icmp_ln890_457, i5 0, i5 %c4_V

]]></Node>
<StgValue><ssdm name="select_ln13349"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split10:5 %cmp_i_i72_mid1 = icmp_eq  i4 %add_ln691, i4 8

]]></Node>
<StgValue><ssdm name="cmp_i_i72_mid1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split10:6 %cmp_i_i72138 = icmp_eq  i4 %c3_V, i4 8

]]></Node>
<StgValue><ssdm name="cmp_i_i72138"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split10:7 %select_ln13349_1 = select i1 %icmp_ln890_457, i1 %cmp_i_i72_mid1, i1 %cmp_i_i72138

]]></Node>
<StgValue><ssdm name="select_ln13349_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:8 %xor_ln13349 = xor i1 %icmp_ln890_457, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln13349"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split10:9 %icmp_ln890146 = icmp_eq  i6 %c5_V_13, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890146"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:10 %and_ln13349 = and i1 %icmp_ln890146, i1 %xor_ln13349

]]></Node>
<StgValue><ssdm name="and_ln13349"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split10:11 %select_ln890 = select i1 %icmp_ln890_457, i4 %add_ln691, i4 %c3_V

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split10:12 %add_ln691_627 = add i5 %select_ln13349, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_627"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:14 %or_ln890 = or i1 %and_ln13349, i1 %icmp_ln890_457

]]></Node>
<StgValue><ssdm name="or_ln890"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split10:15 %select_ln890_708 = select i1 %or_ln890, i6 0, i6 %c5_V_13

]]></Node>
<StgValue><ssdm name="select_ln890_708"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="5">
<![CDATA[
.split10:16 %trunc_ln13358 = trunc i5 %add_ln691_627

]]></Node>
<StgValue><ssdm name="trunc_ln13358"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="5">
<![CDATA[
.split10:17 %trunc_ln13358_1 = trunc i5 %c4_V

]]></Node>
<StgValue><ssdm name="trunc_ln13358_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split10:18 %select_ln13349_2 = select i1 %icmp_ln890_457, i4 0, i4 %trunc_ln13358_1

]]></Node>
<StgValue><ssdm name="select_ln13349_2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split10:19 %select_ln890_709 = select i1 %and_ln13349, i4 %trunc_ln13358, i4 %select_ln13349_2

]]></Node>
<StgValue><ssdm name="select_ln890_709"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
.split10:20 %tmp_1978_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln890_709, i5 0

]]></Node>
<StgValue><ssdm name="tmp_1978_cast"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:21 %select_ln890_710 = select i1 %and_ln13349, i5 %add_ln691_627, i5 %select_ln13349

]]></Node>
<StgValue><ssdm name="select_ln890_710"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="6">
<![CDATA[
.split10:22 %zext_ln13358 = zext i6 %select_ln890_708

]]></Node>
<StgValue><ssdm name="zext_ln13358"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split10:23 %add_ln13358 = add i9 %tmp_1978_cast, i9 %zext_ln13358

]]></Node>
<StgValue><ssdm name="add_ln13358"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split10:29 %br_ln13357 = br i1 %select_ln13349_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln13357"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0 %add_ln691_630 = add i6 %select_ln890_708, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_630"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1 %add_ln890_280 = add i11 %indvar_flatten, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_280"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:2 %select_ln890_712 = select i1 %icmp_ln890_457, i11 1, i11 %add_ln890_280

]]></Node>
<StgValue><ssdm name="select_ln890_712"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_8_x2_loop_1_A_IO_L2_in_8_x2_loop_2_A_IO_L2_in_8_x2_loop_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split10:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2560, i64 2560, i64 2560

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:13 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_8_x2_loop_2_A_IO_L2_in_8_x2_loop_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="9">
<![CDATA[
.split10:24 %zext_ln13358_1 = zext i9 %add_ln13358

]]></Node>
<StgValue><ssdm name="zext_ln13358_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:25 %local_A_pong_V_addr = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln13358_1

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split10:26 %specpipeline_ln13354 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_401

]]></Node>
<StgValue><ssdm name="specpipeline_ln13354"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:27 %specloopname_ln13354 = specloopname void @_ssdm_op_SpecLoopName, void @empty_501

]]></Node>
<StgValue><ssdm name="specloopname_ln13354"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split10:28 %tmp_1586 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_8_x29

]]></Node>
<StgValue><ssdm name="tmp_1586"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13349_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_9_x210, i256 %tmp_1586

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13349_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13349_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="256" op_1_bw="9">
<![CDATA[
:0 %store_ln13358 = store i256 %tmp_1586, i9 %local_A_pong_V_addr

]]></Node>
<StgValue><ssdm name="store_ln13358"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13349_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln13359 = br void

]]></Node>
<StgValue><ssdm name="br_ln13359"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln13368 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln13368"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten37 = phi i12 %add_ln890, void %.preheader, i12 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten37"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %c5_V = phi i6 %select_ln890_711, void %.preheader, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %c6_V = phi i7 %select_ln691, void %.preheader, i7 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:3 %add_ln890 = add i12 %indvar_flatten37, i12 1

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:4 %icmp_ln890_458 = icmp_eq  i12 %indvar_flatten37, i12 2048

]]></Node>
<StgValue><ssdm name="icmp_ln890_458"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:5 %br_ln890 = br i1 %icmp_ln890_458, void %.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:0 %add_ln691_628 = add i6 %c5_V, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_628"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3 %icmp_ln890_459 = icmp_eq  i7 %c6_V, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln890_459"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:4 %select_ln890_711 = select i1 %icmp_ln890_459, i6 %add_ln691_628, i6 %c5_V

]]></Node>
<StgValue><ssdm name="select_ln890_711"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="6">
<![CDATA[
.preheader:5 %zext_ln890 = zext i6 %select_ln890_711

]]></Node>
<StgValue><ssdm name="zext_ln890"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:9 %local_A_pong_V_addr_97 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln890

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_97"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader:13 %tmp = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 1, i6 %select_ln890_711

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:14 %local_A_pong_V_addr_99 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_99"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="256" op_0_bw="9">
<![CDATA[
.preheader:51 %local_A_pong_V_load = load i9 %local_A_pong_V_addr_97

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="256" op_0_bw="9">
<![CDATA[
.preheader:55 %local_A_pong_V_load_2 = load i9 %local_A_pong_V_addr_99

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_2"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:83 %add_ln691_629 = add i7 %c6_V, i7 1

]]></Node>
<StgValue><ssdm name="add_ln691_629"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader:84 %select_ln691 = select i1 %icmp_ln890_459, i7 1, i7 %add_ln691_629

]]></Node>
<StgValue><ssdm name="select_ln691"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="6">
<![CDATA[
.preheader:7 %zext_ln13375_1 = zext i6 %select_ln890_711

]]></Node>
<StgValue><ssdm name="zext_ln13375_1"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="6">
<![CDATA[
.preheader:8 %zext_ln13375_2 = zext i6 %select_ln890_711

]]></Node>
<StgValue><ssdm name="zext_ln13375_2"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:10 %add_ln13375 = add i7 %zext_ln13375_2, i7 32

]]></Node>
<StgValue><ssdm name="add_ln13375"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="7">
<![CDATA[
.preheader:11 %zext_ln13375_3 = zext i7 %add_ln13375

]]></Node>
<StgValue><ssdm name="zext_ln13375_3"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:12 %local_A_pong_V_addr_98 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln13375_3

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_98"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:15 %add_ln13375_1 = add i8 %zext_ln13375_1, i8 96

]]></Node>
<StgValue><ssdm name="add_ln13375_1"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="8">
<![CDATA[
.preheader:16 %zext_ln13375_4 = zext i8 %add_ln13375_1

]]></Node>
<StgValue><ssdm name="zext_ln13375_4"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:17 %local_A_pong_V_addr_100 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln13375_4

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_100"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="256" op_0_bw="9">
<![CDATA[
.preheader:51 %local_A_pong_V_load = load i9 %local_A_pong_V_addr_97

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:52 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_8_0_x240, i256 %local_A_pong_V_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="256" op_0_bw="9">
<![CDATA[
.preheader:53 %local_A_pong_V_load_1 = load i9 %local_A_pong_V_addr_98

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_1"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="256" op_0_bw="9">
<![CDATA[
.preheader:55 %local_A_pong_V_load_2 = load i9 %local_A_pong_V_addr_99

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_2"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="256" op_0_bw="9">
<![CDATA[
.preheader:57 %local_A_pong_V_load_3 = load i9 %local_A_pong_V_addr_100

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader:18 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 2, i6 %select_ln890_711

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:19 %local_A_pong_V_addr_101 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_101"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:20 %add_ln13375_2 = add i8 %zext_ln13375_1, i8 160

]]></Node>
<StgValue><ssdm name="add_ln13375_2"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="8">
<![CDATA[
.preheader:21 %zext_ln13375_5 = zext i8 %add_ln13375_2

]]></Node>
<StgValue><ssdm name="zext_ln13375_5"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:22 %local_A_pong_V_addr_102 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln13375_5

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_102"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="256" op_0_bw="9">
<![CDATA[
.preheader:53 %local_A_pong_V_load_1 = load i9 %local_A_pong_V_addr_98

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_1"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:54 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_8_0_x240, i256 %local_A_pong_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="256" op_0_bw="9">
<![CDATA[
.preheader:57 %local_A_pong_V_load_3 = load i9 %local_A_pong_V_addr_100

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_3"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="256" op_0_bw="9">
<![CDATA[
.preheader:59 %local_A_pong_V_load_4 = load i9 %local_A_pong_V_addr_101

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_4"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="256" op_0_bw="9">
<![CDATA[
.preheader:61 %local_A_pong_V_load_5 = load i9 %local_A_pong_V_addr_102

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="6">
<![CDATA[
.preheader:6 %zext_ln13375 = zext i6 %select_ln890_711

]]></Node>
<StgValue><ssdm name="zext_ln13375"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader:23 %tmp_1581 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 3, i6 %select_ln890_711

]]></Node>
<StgValue><ssdm name="tmp_1581"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:24 %local_A_pong_V_addr_103 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp_1581

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_103"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:25 %add_ln13375_3 = add i9 %zext_ln13375, i9 224

]]></Node>
<StgValue><ssdm name="add_ln13375_3"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="9">
<![CDATA[
.preheader:26 %zext_ln13375_6 = zext i9 %add_ln13375_3

]]></Node>
<StgValue><ssdm name="zext_ln13375_6"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:27 %local_A_pong_V_addr_104 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln13375_6

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_104"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:56 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_8_0_x240, i256 %local_A_pong_V_load_2

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="256" op_0_bw="9">
<![CDATA[
.preheader:59 %local_A_pong_V_load_4 = load i9 %local_A_pong_V_addr_101

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_4"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="256" op_0_bw="9">
<![CDATA[
.preheader:61 %local_A_pong_V_load_5 = load i9 %local_A_pong_V_addr_102

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_5"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="256" op_0_bw="9">
<![CDATA[
.preheader:63 %local_A_pong_V_load_6 = load i9 %local_A_pong_V_addr_103

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_6"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="256" op_0_bw="9">
<![CDATA[
.preheader:65 %local_A_pong_V_load_7 = load i9 %local_A_pong_V_addr_104

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader:28 %tmp_1582 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 4, i6 %select_ln890_711

]]></Node>
<StgValue><ssdm name="tmp_1582"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:29 %local_A_pong_V_addr_105 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp_1582

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_105"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:30 %add_ln13375_4 = add i9 %zext_ln13375, i9 288

]]></Node>
<StgValue><ssdm name="add_ln13375_4"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="9">
<![CDATA[
.preheader:31 %zext_ln13375_7 = zext i9 %add_ln13375_4

]]></Node>
<StgValue><ssdm name="zext_ln13375_7"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:32 %local_A_pong_V_addr_106 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln13375_7

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_106"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:58 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_8_0_x240, i256 %local_A_pong_V_load_3

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="256" op_0_bw="9">
<![CDATA[
.preheader:63 %local_A_pong_V_load_6 = load i9 %local_A_pong_V_addr_103

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_6"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="256" op_0_bw="9">
<![CDATA[
.preheader:65 %local_A_pong_V_load_7 = load i9 %local_A_pong_V_addr_104

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_7"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="256" op_0_bw="9">
<![CDATA[
.preheader:67 %local_A_pong_V_load_8 = load i9 %local_A_pong_V_addr_105

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_8"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="256" op_0_bw="9">
<![CDATA[
.preheader:69 %local_A_pong_V_load_9 = load i9 %local_A_pong_V_addr_106

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader:33 %tmp_1583 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 5, i6 %select_ln890_711

]]></Node>
<StgValue><ssdm name="tmp_1583"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:34 %local_A_pong_V_addr_107 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp_1583

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_107"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:35 %add_ln13375_5 = add i9 %zext_ln13375, i9 352

]]></Node>
<StgValue><ssdm name="add_ln13375_5"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="9">
<![CDATA[
.preheader:36 %zext_ln13375_8 = zext i9 %add_ln13375_5

]]></Node>
<StgValue><ssdm name="zext_ln13375_8"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:37 %local_A_pong_V_addr_108 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln13375_8

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_108"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:60 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_8_0_x240, i256 %local_A_pong_V_load_4

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="256" op_0_bw="9">
<![CDATA[
.preheader:67 %local_A_pong_V_load_8 = load i9 %local_A_pong_V_addr_105

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_8"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="256" op_0_bw="9">
<![CDATA[
.preheader:69 %local_A_pong_V_load_9 = load i9 %local_A_pong_V_addr_106

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_9"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="256" op_0_bw="9">
<![CDATA[
.preheader:71 %local_A_pong_V_load_10 = load i9 %local_A_pong_V_addr_107

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_10"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="256" op_0_bw="9">
<![CDATA[
.preheader:73 %local_A_pong_V_load_11 = load i9 %local_A_pong_V_addr_108

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_11"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader:38 %tmp_1584 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 6, i6 %select_ln890_711

]]></Node>
<StgValue><ssdm name="tmp_1584"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:39 %local_A_pong_V_addr_109 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp_1584

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_109"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="8">
<![CDATA[
.preheader:40 %sext_ln13375 = sext i8 %add_ln13375_2

]]></Node>
<StgValue><ssdm name="sext_ln13375"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="9">
<![CDATA[
.preheader:41 %zext_ln13375_9 = zext i9 %sext_ln13375

]]></Node>
<StgValue><ssdm name="zext_ln13375_9"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:42 %local_A_pong_V_addr_110 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln13375_9

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_110"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:62 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_8_0_x240, i256 %local_A_pong_V_load_5

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="256" op_0_bw="9">
<![CDATA[
.preheader:71 %local_A_pong_V_load_10 = load i9 %local_A_pong_V_addr_107

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_10"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="256" op_0_bw="9">
<![CDATA[
.preheader:73 %local_A_pong_V_load_11 = load i9 %local_A_pong_V_addr_108

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_11"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="256" op_0_bw="9">
<![CDATA[
.preheader:75 %local_A_pong_V_load_12 = load i9 %local_A_pong_V_addr_109

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_12"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="256" op_0_bw="9">
<![CDATA[
.preheader:77 %local_A_pong_V_load_13 = load i9 %local_A_pong_V_addr_110

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_13"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader:43 %tmp_1585 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 7, i6 %select_ln890_711

]]></Node>
<StgValue><ssdm name="tmp_1585"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:44 %local_A_pong_V_addr_111 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp_1585

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_111"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:45 %xor_ln13375 = xor i6 %select_ln890_711, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln13375"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="6">
<![CDATA[
.preheader:46 %sext_ln13375_1 = sext i6 %xor_ln13375

]]></Node>
<StgValue><ssdm name="sext_ln13375_1"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="9">
<![CDATA[
.preheader:47 %zext_ln13375_10 = zext i9 %sext_ln13375_1

]]></Node>
<StgValue><ssdm name="zext_ln13375_10"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:48 %local_A_pong_V_addr_112 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln13375_10

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_112"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:64 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_8_0_x240, i256 %local_A_pong_V_load_6

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="256" op_0_bw="9">
<![CDATA[
.preheader:75 %local_A_pong_V_load_12 = load i9 %local_A_pong_V_addr_109

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_12"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="256" op_0_bw="9">
<![CDATA[
.preheader:77 %local_A_pong_V_load_13 = load i9 %local_A_pong_V_addr_110

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_13"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="256" op_0_bw="9">
<![CDATA[
.preheader:79 %local_A_pong_V_load_14 = load i9 %local_A_pong_V_addr_111

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_14"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="256" op_0_bw="9">
<![CDATA[
.preheader:81 %local_A_pong_V_load_15 = load i9 %local_A_pong_V_addr_112

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_15"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="169" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:66 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_8_0_x240, i256 %local_A_pong_V_load_7

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="256" op_0_bw="9">
<![CDATA[
.preheader:79 %local_A_pong_V_load_14 = load i9 %local_A_pong_V_addr_111

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_14"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="256" op_0_bw="9">
<![CDATA[
.preheader:81 %local_A_pong_V_load_15 = load i9 %local_A_pong_V_addr_112

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_15"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="172" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:68 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_8_0_x240, i256 %local_A_pong_V_load_8

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="173" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:70 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_8_0_x240, i256 %local_A_pong_V_load_9

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="174" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:72 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_8_0_x240, i256 %local_A_pong_V_load_10

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="175" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:74 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_8_0_x240, i256 %local_A_pong_V_load_11

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="176" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:76 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_8_0_x240, i256 %local_A_pong_V_load_12

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="177" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:78 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_8_0_x240, i256 %local_A_pong_V_load_13

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="178" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:80 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_8_0_x240, i256 %local_A_pong_V_load_14

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="179" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_8_x2_loop_4_A_IO_L2_in_8_x2_loop_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="180" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="181" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:49 %specpipeline_ln13370 = specpipeline void @_ssdm_op_SpecPipeline, i32 16, i32 0, i32 0, i32 0, void @empty_401

]]></Node>
<StgValue><ssdm name="specpipeline_ln13370"/></StgValue>
</operation>

<operation id="182" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:50 %specloopname_ln13370 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln13370"/></StgValue>
</operation>

<operation id="183" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:82 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_8_0_x240, i256 %local_A_pong_V_load_15

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="184" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
.preheader:85 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="185" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0">
<![CDATA[
:0 %ret_ln13380 = ret

]]></Node>
<StgValue><ssdm name="ret_ln13380"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
