Analysis & Elaboration report for Projeto02_ULA8Bits
Mon Sep 18 16:16:11 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "bbcd:U2|binbcd:U4|addc:U5"
  6. Port Connectivity Checks: "bbcd:U2|binbcd:U4|addc:U4"
  7. Port Connectivity Checks: "bbcd:U2|binbcd:U4|addc:U1"
  8. Port Connectivity Checks: "ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX0|MUX8:MUXoutput"
  9. Port Connectivity Checks: "ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX0|MUX8:MUX1|MUX4:MUXoutput"
 10. Port Connectivity Checks: "ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16"
 11. Port Connectivity Checks: "ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7"
 12. Port Connectivity Checks: "ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7"
 13. Port Connectivity Checks: "ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6"
 14. Port Connectivity Checks: "ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5"
 15. Port Connectivity Checks: "ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4"
 16. Port Connectivity Checks: "ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3"
 17. Port Connectivity Checks: "ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2"
 18. Port Connectivity Checks: "ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1"
 19. Port Connectivity Checks: "ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1"
 20. Port Connectivity Checks: "ULA8Bits:U1"
 21. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+------------------------------------+--------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Mon Sep 18 16:16:11 2023      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; Projeto02_ULA8Bits                         ;
; Top-level Entity Name              ; Projeto02_ULA8Bits                         ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                  ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                  ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                  ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; Projeto02_ULA8Bits ; Projeto02_ULA8Bits ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bbcd:U2|binbcd:U4|addc:U5"                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; s[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "bbcd:U2|binbcd:U4|addc:U4" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; a[3] ; Input ; Info     ; Stuck at GND                ;
+------+-------+----------+-----------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "bbcd:U2|binbcd:U4|addc:U1" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; a[3] ; Input ; Info     ; Stuck at GND                ;
+------+-------+----------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX0|MUX8:MUXoutput" ;
+---------+-------+----------+---------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------+
; i[6..1] ; Input ; Info     ; Stuck at GND                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX0|MUX8:MUX1|MUX4:MUXoutput" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                   ;
+---------+-------+----------+-------------------------------------------------------------------------------------------+
; i[2..1] ; Input ; Info     ; Stuck at GND                                                                              ;
+---------+-------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; i13  ; Input ; Info     ; Stuck at GND                                  ;
; i14  ; Input ; Info     ; Stuck at GND                                  ;
; i15  ; Input ; Info     ; Stuck at GND                                  ;
+------+-------+----------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD7"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL7" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                       ;
+------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL6" ;
+---------+-------+----------+-------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                         ;
+---------+-------+----------+-------------------------------------------------+
; b[2..1] ; Input ; Info     ; Stuck at VCC                                    ;
; b[0]    ; Input ; Info     ; Stuck at GND                                    ;
+---------+-------+----------+-------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL5" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; b[2] ; Input ; Info     ; Stuck at VCC                                       ;
; b[1] ; Input ; Info     ; Stuck at GND                                       ;
; b[0] ; Input ; Info     ; Stuck at VCC                                       ;
+------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL4" ;
+---------+-------+----------+-------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                         ;
+---------+-------+----------+-------------------------------------------------+
; b[1..0] ; Input ; Info     ; Stuck at GND                                    ;
; b[2]    ; Input ; Info     ; Stuck at VCC                                    ;
+---------+-------+----------+-------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL3" ;
+---------+-------+----------+-------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                         ;
+---------+-------+----------+-------------------------------------------------+
; b[1..0] ; Input ; Info     ; Stuck at VCC                                    ;
; b[2]    ; Input ; Info     ; Stuck at GND                                    ;
+---------+-------+----------+-------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL2" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; b[2] ; Input ; Info     ; Stuck at GND                                       ;
; b[1] ; Input ; Info     ; Stuck at VCC                                       ;
; b[0] ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "ULA8Bits:U1|Multiplicador:U5|FullAdder8Bit:ADD1" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1" ;
+---------+-------+----------+-------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                         ;
+---------+-------+----------+-------------------------------------------------+
; b[2..1] ; Input ; Info     ; Stuck at GND                                    ;
; b[0]    ; Input ; Info     ; Stuck at VCC                                    ;
+---------+-------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ULA8Bits:U1"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Elaboration
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Sep 18 16:16:05 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto02_ULA8Bits -c Projeto02_ULA8Bits --analysis_and_elaboration
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file halfadder.vhd
    Info (12022): Found design unit 1: halfAdder-main
    Info (12023): Found entity 1: halfAdder
Info (12021): Found 2 design units, including 1 entities, in source file fulladder1bit.vhd
    Info (12022): Found design unit 1: FullAdder1Bit-Main
    Info (12023): Found entity 1: FullAdder1Bit
Info (12021): Found 2 design units, including 1 entities, in source file projeto02_ula8bits.vhd
    Info (12022): Found design unit 1: Projeto02_ULA8Bits-ckt
    Info (12023): Found entity 1: Projeto02_ULA8Bits
Info (12021): Found 2 design units, including 1 entities, in source file fulladder4bit.vhd
    Info (12022): Found design unit 1: FullAdder4Bit-ckt
    Info (12023): Found entity 1: FullAdder4Bit
Info (12021): Found 2 design units, including 1 entities, in source file fulladder8bit.vhd
    Info (12022): Found design unit 1: FullAdder8Bit-ckt
    Info (12023): Found entity 1: FullAdder8Bit
Info (12021): Found 2 design units, including 1 entities, in source file seletoraritmetico.vhd
    Info (12022): Found design unit 1: SeletorAritmetico-ckt
    Info (12023): Found entity 1: SeletorAritmetico
Info (12021): Found 2 design units, including 1 entities, in source file extensoratitmetico.vhd
    Info (12022): Found design unit 1: ExtensorAtitmetico-ckt
    Info (12023): Found entity 1: ExtensorAtitmetico
Info (12021): Found 2 design units, including 1 entities, in source file multiplexador1bit.vhd
    Info (12022): Found design unit 1: Multiplexador1Bit-ckt
    Info (12023): Found entity 1: Multiplexador1Bit
Info (12021): Found 2 design units, including 1 entities, in source file shl8bits1.vhd
    Info (12022): Found design unit 1: SHL8bits1-ckt
    Info (12023): Found entity 1: SHL8bits1
Info (12021): Found 2 design units, including 1 entities, in source file shl8bits2.vhd
    Info (12022): Found design unit 1: SHL8bits2-ckt
    Info (12023): Found entity 1: SHL8bits2
Info (12021): Found 2 design units, including 1 entities, in source file shl8bits4.vhd
    Info (12022): Found design unit 1: SHL8bits4-ckt
    Info (12023): Found entity 1: SHL8bits4
Info (12021): Found 2 design units, including 1 entities, in source file shl8bitsbarrel.vhd
    Info (12022): Found design unit 1: SHL8bitsBarrel-ckt
    Info (12023): Found entity 1: SHL8bitsBarrel
Info (12021): Found 2 design units, including 1 entities, in source file swa.vhd
    Info (12022): Found design unit 1: SWA-log
    Info (12023): Found entity 1: SWA
Info (12021): Found 2 design units, including 1 entities, in source file swp.vhd
    Info (12022): Found design unit 1: SWP-log
    Info (12023): Found entity 1: SWP
Info (12021): Found 2 design units, including 1 entities, in source file shr8bitsbarrel.vhd
    Info (12022): Found design unit 1: SHR8bitsBarrel-ckt
    Info (12023): Found entity 1: SHR8bitsBarrel
Info (12021): Found 2 design units, including 1 entities, in source file multiplicador.vhd
    Info (12022): Found design unit 1: Multiplicador-ckt
    Info (12023): Found entity 1: Multiplicador
Info (12021): Found 2 design units, including 1 entities, in source file seg7.vhd
    Info (12022): Found design unit 1: seg7-ckt
    Info (12023): Found entity 1: seg7
Info (12021): Found 2 design units, including 1 entities, in source file addc.vhd
    Info (12022): Found design unit 1: addc-ckt
    Info (12023): Found entity 1: addc
Info (12021): Found 2 design units, including 1 entities, in source file bbcd.vhd
    Info (12022): Found design unit 1: bbcd-ckt
    Info (12023): Found entity 1: bbcd
Info (12021): Found 2 design units, including 1 entities, in source file binbcd.vhd
    Info (12022): Found design unit 1: binbcd-ckt
    Info (12023): Found entity 1: binbcd
Info (12021): Found 2 design units, including 1 entities, in source file multiplexer16to1.vhd
    Info (12022): Found design unit 1: Multiplexer16To1-Main
    Info (12023): Found entity 1: Multiplexer16To1
Info (12021): Found 2 design units, including 1 entities, in source file mux4.vhd
    Info (12022): Found design unit 1: MUX4-Main
    Info (12023): Found entity 1: MUX4
Info (12021): Found 2 design units, including 1 entities, in source file mux8.vhd
    Info (12022): Found design unit 1: MUX8-Main
    Info (12023): Found entity 1: MUX8
Info (12021): Found 2 design units, including 1 entities, in source file multiplexer16to8bits.vhd
    Info (12022): Found design unit 1: Multiplexer16To8Bits-Main
    Info (12023): Found entity 1: Multiplexer16To8Bits
Info (12021): Found 2 design units, including 1 entities, in source file ula8bits.vhd
    Info (12022): Found design unit 1: ULA8Bits-ckt
    Info (12023): Found entity 1: ULA8Bits
Info (12021): Found 2 design units, including 1 entities, in source file portand.vhd
    Info (12022): Found design unit 1: portAND-log
    Info (12023): Found entity 1: portAND
Info (12021): Found 2 design units, including 1 entities, in source file portor.vhd
    Info (12022): Found design unit 1: portOR-log
    Info (12023): Found entity 1: portOR
Info (12021): Found 2 design units, including 1 entities, in source file portnot.vhd
    Info (12022): Found design unit 1: portNOT-log
    Info (12023): Found entity 1: portNOT
Info (12021): Found 2 design units, including 1 entities, in source file portxor.vhd
    Info (12022): Found design unit 1: portXOR-log
    Info (12023): Found entity 1: portXOR
Info (12127): Elaborating entity "Projeto02_ULA8Bits" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Projeto02_ULA8Bits.vhd(15): object "Co" assigned a value but never read
Info (12128): Elaborating entity "ULA8Bits" for hierarchy "ULA8Bits:U1"
Warning (10873): Using initial value X (don't care) for net "Co[4]" at ULA8Bits.vhd(9)
Info (12128): Elaborating entity "ExtensorAtitmetico" for hierarchy "ULA8Bits:U1|ExtensorAtitmetico:U1"
Info (12128): Elaborating entity "FullAdder8Bit" for hierarchy "ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1"
Info (12128): Elaborating entity "FullAdder4Bit" for hierarchy "ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U1"
Info (12128): Elaborating entity "FullAdder1Bit" for hierarchy "ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U1"
Info (12128): Elaborating entity "halfAdder" for hierarchy "ULA8Bits:U1|ExtensorAtitmetico:U1|FullAdder8Bit:U1|FullAdder4Bit:U1|FullAdder1Bit:U1|halfAdder:HalfAdder1"
Info (12128): Elaborating entity "SeletorAritmetico" for hierarchy "ULA8Bits:U1|ExtensorAtitmetico:U1|SeletorAritmetico:Selector0"
Info (12128): Elaborating entity "Multiplicador" for hierarchy "ULA8Bits:U1|Multiplicador:U5"
Info (12128): Elaborating entity "SHL8bitsBarrel" for hierarchy "ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1"
Info (12128): Elaborating entity "SHL8bits1" for hierarchy "ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits1:SHL1"
Info (12128): Elaborating entity "Multiplexador1Bit" for hierarchy "ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits1:SHL1|Multiplexador1Bit:M0"
Info (12128): Elaborating entity "SHL8bits2" for hierarchy "ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits2:SHL2"
Info (12128): Elaborating entity "SHL8bits4" for hierarchy "ULA8Bits:U1|Multiplicador:U5|SHL8bitsBarrel:SHL1|SHL8bits4:SHL4"
Info (12128): Elaborating entity "SHR8bitsBarrel" for hierarchy "ULA8Bits:U1|SHR8bitsBarrel:U7"
Info (12128): Elaborating entity "SWA" for hierarchy "ULA8Bits:U1|SHR8bitsBarrel:U7|SWA:inv1"
Info (12128): Elaborating entity "SWP" for hierarchy "ULA8Bits:U1|SWP:U8"
Info (12128): Elaborating entity "portAND" for hierarchy "ULA8Bits:U1|portAND:U10"
Info (12128): Elaborating entity "portOR" for hierarchy "ULA8Bits:U1|portOR:U11"
Info (12128): Elaborating entity "portXOR" for hierarchy "ULA8Bits:U1|portXOR:U12"
Info (12128): Elaborating entity "portNOT" for hierarchy "ULA8Bits:U1|portNOT:U13"
Info (12128): Elaborating entity "Multiplexer16To8Bits" for hierarchy "ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16"
Info (12128): Elaborating entity "Multiplexer16To1" for hierarchy "ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX0"
Info (12128): Elaborating entity "MUX8" for hierarchy "ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX0|MUX8:MUX1"
Info (12128): Elaborating entity "MUX4" for hierarchy "ULA8Bits:U1|Multiplexer16To8Bits:MUX8Bits16|Multiplexer16To1:MUX0|MUX8:MUX1|MUX4:MUX1"
Info (12128): Elaborating entity "bbcd" for hierarchy "bbcd:U2"
Info (12128): Elaborating entity "seg7" for hierarchy "bbcd:U2|seg7:U1"
Info (12128): Elaborating entity "binbcd" for hierarchy "bbcd:U2|binbcd:U4"
Info (12128): Elaborating entity "addc" for hierarchy "bbcd:U2|binbcd:U4|addc:U1"
Info: Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4722 megabytes
    Info: Processing ended: Mon Sep 18 16:16:11 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


