

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_49_2'
================================================================
* Date:           Sun Feb  1 00:37:02 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_49_2  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.98>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:47]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 7 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx = alloca i32 1" [top.cpp:49]   --->   Operation 8 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:46]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln49_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln49"   --->   Operation 10 'read' 'sext_ln49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln49_cast = sext i62 %sext_ln49_read"   --->   Operation 11 'sext' 'sext_ln49_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %denom_row, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln46 = store i32 0, i32 %i" [top.cpp:46]   --->   Operation 22 'store' 'store_ln46' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%store_ln49 = store i15 0, i15 %idx" [top.cpp:49]   --->   Operation 23 'store' 'store_ln49' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 24 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln47 = store i32 0, i32 %j" [top.cpp:47]   --->   Operation 25 'store' 'store_ln47' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body7"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%idx_3 = load i15 %idx" [top.cpp:49]   --->   Operation 27 'load' 'idx_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%icmp_ln49 = icmp_eq  i15 %idx_3, i15 16384" [top.cpp:49]   --->   Operation 29 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%add_ln49 = add i15 %idx_3, i15 1" [top.cpp:49]   --->   Operation 30 'add' 'add_ln49' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.body7.split, void %for.body28.preheader.exitStub" [top.cpp:49]   --->   Operation 31 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i15 %idx_3" [top.cpp:49]   --->   Operation 32 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %idx_3, i32 3, i32 13" [top.cpp:49]   --->   Operation 33 'partselect' 'lshr_ln' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.74ns)   --->   "%switch_ln52 = switch i3 %trunc_ln49, void %arrayidx118.case.7, i3 0, void %arrayidx118.case.0, i3 1, void %arrayidx118.case.1, i3 2, void %arrayidx118.case.2, i3 3, void %arrayidx118.case.3, i3 4, void %arrayidx118.case.4, i3 5, void %arrayidx118.case.5, i3 6, void %arrayidx118.case.6" [top.cpp:52]   --->   Operation 34 'switch' 'switch_ln52' <Predicate = (!icmp_ln49)> <Delay = 0.74>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%store_ln49 = store i15 %add_ln49, i15 %idx" [top.cpp:49]   --->   Operation 35 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.48>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.body7" [top.cpp:49]   --->   Operation 36 'br' 'br_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln49_cast" [top.cpp:49]   --->   Operation 37 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (7.30ns)   --->   "%A_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:51]   --->   Operation 38 'read' 'A_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%a = trunc i32 %A_addr_read" [top.cpp:51]   --->   Operation 39 'trunc' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx118.exit" [top.cpp:52]   --->   Operation 40 'br' 'br_ln52' <Predicate = (trunc_ln49 == 6)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx118.exit" [top.cpp:52]   --->   Operation 41 'br' 'br_ln52' <Predicate = (trunc_ln49 == 5)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx118.exit" [top.cpp:52]   --->   Operation 42 'br' 'br_ln52' <Predicate = (trunc_ln49 == 4)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx118.exit" [top.cpp:52]   --->   Operation 43 'br' 'br_ln52' <Predicate = (trunc_ln49 == 3)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx118.exit" [top.cpp:52]   --->   Operation 44 'br' 'br_ln52' <Predicate = (trunc_ln49 == 2)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx118.exit" [top.cpp:52]   --->   Operation 45 'br' 'br_ln52' <Predicate = (trunc_ln49 == 1)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx118.exit" [top.cpp:52]   --->   Operation 46 'br' 'br_ln52' <Predicate = (trunc_ln49 == 0)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx118.exit" [top.cpp:52]   --->   Operation 47 'br' 'br_ln52' <Predicate = (trunc_ln49 == 7)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 106 'ret' 'ret_ln0' <Predicate = (icmp_ln49)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 4.44>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [top.cpp:50]   --->   Operation 48 'specpipeline' 'specpipeline_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384" [top.cpp:49]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [top.cpp:49]   --->   Operation 50 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i11 %lshr_ln" [top.cpp:49]   --->   Operation 51 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i64 0, i64 %zext_ln49" [top.cpp:52]   --->   Operation 52 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i64 0, i64 %zext_ln49" [top.cpp:52]   --->   Operation 53 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i64 0, i64 %zext_ln49" [top.cpp:52]   --->   Operation 54 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i64 0, i64 %zext_ln49" [top.cpp:52]   --->   Operation 55 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i64 0, i64 %zext_ln49" [top.cpp:52]   --->   Operation 56 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i64 0, i64 %zext_ln49" [top.cpp:52]   --->   Operation 57 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i64 0, i64 %zext_ln49" [top.cpp:52]   --->   Operation 58 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i64 0, i64 %zext_ln49" [top.cpp:52]   --->   Operation 59 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln52 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr" [top.cpp:52]   --->   Operation 60 'store' 'store_ln52' <Predicate = (trunc_ln49 == 6)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 61 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln52 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr" [top.cpp:52]   --->   Operation 61 'store' 'store_ln52' <Predicate = (trunc_ln49 == 5)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 62 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln52 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr" [top.cpp:52]   --->   Operation 62 'store' 'store_ln52' <Predicate = (trunc_ln49 == 4)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 63 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln52 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr" [top.cpp:52]   --->   Operation 63 'store' 'store_ln52' <Predicate = (trunc_ln49 == 3)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 64 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln52 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr" [top.cpp:52]   --->   Operation 64 'store' 'store_ln52' <Predicate = (trunc_ln49 == 2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 65 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln52 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr" [top.cpp:52]   --->   Operation 65 'store' 'store_ln52' <Predicate = (trunc_ln49 == 1)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 66 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln52 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr" [top.cpp:52]   --->   Operation 66 'store' 'store_ln52' <Predicate = (trunc_ln49 == 0)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 67 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln52 = store i24 %a, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr" [top.cpp:52]   --->   Operation 67 'store' 'store_ln52' <Predicate = (trunc_ln49 == 7)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [top.cpp:54]   --->   Operation 68 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:53]   --->   Operation 69 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i24 %p_load" [top.cpp:53]   --->   Operation 70 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln53_1 = sext i24 %a" [top.cpp:53]   --->   Operation 71 'sext' 'sext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.10ns)   --->   "%add_ln53 = add i24 %a, i24 %p_load" [top.cpp:53]   --->   Operation 72 'add' 'add_ln53' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.10ns)   --->   "%add_ln53_1 = add i25 %sext_ln53_1, i25 %sext_ln53" [top.cpp:53]   --->   Operation 73 'add' 'add_ln53_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln53_1, i32 24" [top.cpp:53]   --->   Operation 74 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln53, i32 23" [top.cpp:53]   --->   Operation 75 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_1)   --->   "%xor_ln53 = xor i1 %tmp, i1 1" [top.cpp:53]   --->   Operation 76 'xor' 'xor_ln53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_1)   --->   "%and_ln53 = and i1 %tmp_74, i1 %xor_ln53" [top.cpp:53]   --->   Operation 77 'and' 'and_ln53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_1)   --->   "%xor_ln53_1 = xor i1 %tmp, i1 %tmp_74" [top.cpp:53]   --->   Operation 78 'xor' 'xor_ln53_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_1)   --->   "%select_ln53 = select i1 %and_ln53, i24 8388607, i24 8388608" [top.cpp:53]   --->   Operation 79 'select' 'select_ln53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln53_1 = select i1 %xor_ln53_1, i24 %select_ln53, i24 %add_ln53" [top.cpp:53]   --->   Operation 80 'select' 'select_ln53_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.20ns)   --->   "%j_2 = add i32 %j_load, i32 1" [top.cpp:54]   --->   Operation 81 'add' 'j_2' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.20ns)   --->   "%icmp_ln55 = icmp_eq  i32 %j_2, i32 64" [top.cpp:55]   --->   Operation 82 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %arrayidx118.exit.for.inc21_crit_edge, void %_ZN13ap_fixed_baseILi25ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [top.cpp:55]   --->   Operation 83 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.48ns)   --->   "%store_ln53 = store i24 %select_ln53_1, i24 %empty" [top.cpp:53]   --->   Operation 84 'store' 'store_ln53' <Predicate = (!icmp_ln55)> <Delay = 0.48>
ST_3 : Operation 85 [1/1] (0.48ns)   --->   "%store_ln47 = store i32 %j_2, i32 %j" [top.cpp:47]   --->   Operation 85 'store' 'store_ln47' <Predicate = (!icmp_ln55)> <Delay = 0.48>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln55 = br void %for.inc21" [top.cpp:55]   --->   Operation 86 'br' 'br_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [top.cpp:57]   --->   Operation 87 'load' 'i_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i24 %select_ln53_1" [top.cpp:56]   --->   Operation 88 'sext' 'sext_ln56' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.10ns)   --->   "%add_ln56 = add i25 %sext_ln56, i25 16384" [top.cpp:56]   --->   Operation 89 'add' 'add_ln56' <Predicate = (icmp_ln55)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln56, i32 24" [top.cpp:56]   --->   Operation 90 'bitselect' 'tmp_75' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%trunc_ln56 = trunc i25 %add_ln56" [top.cpp:56]   --->   Operation 91 'trunc' 'trunc_ln56' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln56, i32 23" [top.cpp:56]   --->   Operation 92 'bitselect' 'tmp_76' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%xor_ln56 = xor i1 %tmp_75, i1 1" [top.cpp:56]   --->   Operation 93 'xor' 'xor_ln56' <Predicate = (icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%and_ln56 = and i1 %tmp_76, i1 %xor_ln56" [top.cpp:56]   --->   Operation 94 'and' 'and_ln56' <Predicate = (icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%xor_ln56_1 = xor i1 %tmp_75, i1 %tmp_76" [top.cpp:56]   --->   Operation 95 'xor' 'xor_ln56_1' <Predicate = (icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%select_ln56 = select i1 %and_ln56, i24 8388607, i24 8388608" [top.cpp:56]   --->   Operation 96 'select' 'select_ln56' <Predicate = (icmp_ln55)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln56_1 = select i1 %xor_ln56_1, i24 %select_ln56, i24 %trunc_ln56" [top.cpp:56]   --->   Operation 97 'select' 'select_ln56_1' <Predicate = (icmp_ln55)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i32 %i_load" [top.cpp:56]   --->   Operation 98 'zext' 'zext_ln56' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%denom_row_addr = getelementptr i24 %denom_row, i64 0, i64 %zext_ln56" [top.cpp:56]   --->   Operation 99 'getelementptr' 'denom_row_addr' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln56 = store i24 %select_ln56_1, i8 %denom_row_addr" [top.cpp:56]   --->   Operation 100 'store' 'store_ln56' <Predicate = (icmp_ln55)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 101 [1/1] (1.20ns)   --->   "%i_1 = add i32 %i_load, i32 1" [top.cpp:57]   --->   Operation 101 'add' 'i_1' <Predicate = (icmp_ln55)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.48ns)   --->   "%store_ln46 = store i32 %i_1, i32 %i" [top.cpp:46]   --->   Operation 102 'store' 'store_ln46' <Predicate = (icmp_ln55)> <Delay = 0.48>
ST_3 : Operation 103 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 103 'store' 'store_ln0' <Predicate = (icmp_ln55)> <Delay = 0.48>
ST_3 : Operation 104 [1/1] (0.48ns)   --->   "%store_ln47 = store i32 0, i32 %j" [top.cpp:47]   --->   Operation 104 'store' 'store_ln47' <Predicate = (icmp_ln55)> <Delay = 0.48>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.inc21" [top.cpp:60]   --->   Operation 105 'br' 'br_ln60' <Predicate = (icmp_ln55)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln49]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ denom_row]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                                       (alloca           ) [ 0111]
empty                                                   (alloca           ) [ 0111]
idx                                                     (alloca           ) [ 0100]
i                                                       (alloca           ) [ 0111]
sext_ln49_read                                          (read             ) [ 0000]
sext_ln49_cast                                          (sext             ) [ 0110]
specmemcore_ln0                                         (specmemcore      ) [ 0000]
specmemcore_ln0                                         (specmemcore      ) [ 0000]
specmemcore_ln0                                         (specmemcore      ) [ 0000]
specmemcore_ln0                                         (specmemcore      ) [ 0000]
specmemcore_ln0                                         (specmemcore      ) [ 0000]
specmemcore_ln0                                         (specmemcore      ) [ 0000]
specmemcore_ln0                                         (specmemcore      ) [ 0000]
specmemcore_ln0                                         (specmemcore      ) [ 0000]
specmemcore_ln0                                         (specmemcore      ) [ 0000]
specinterface_ln0                                       (specinterface    ) [ 0000]
store_ln46                                              (store            ) [ 0000]
store_ln49                                              (store            ) [ 0000]
store_ln0                                               (store            ) [ 0000]
store_ln47                                              (store            ) [ 0000]
br_ln0                                                  (br               ) [ 0000]
idx_3                                                   (load             ) [ 0000]
specbitsmap_ln0                                         (specbitsmap      ) [ 0000]
icmp_ln49                                               (icmp             ) [ 0110]
add_ln49                                                (add              ) [ 0000]
br_ln49                                                 (br               ) [ 0000]
trunc_ln49                                              (trunc            ) [ 0111]
lshr_ln                                                 (partselect       ) [ 0111]
switch_ln52                                             (switch           ) [ 0000]
store_ln49                                              (store            ) [ 0000]
br_ln49                                                 (br               ) [ 0000]
A_addr                                                  (getelementptr    ) [ 0000]
A_addr_read                                             (read             ) [ 0000]
a                                                       (trunc            ) [ 0101]
br_ln52                                                 (br               ) [ 0000]
br_ln52                                                 (br               ) [ 0000]
br_ln52                                                 (br               ) [ 0000]
br_ln52                                                 (br               ) [ 0000]
br_ln52                                                 (br               ) [ 0000]
br_ln52                                                 (br               ) [ 0000]
br_ln52                                                 (br               ) [ 0000]
br_ln52                                                 (br               ) [ 0000]
specpipeline_ln50                                       (specpipeline     ) [ 0000]
speclooptripcount_ln49                                  (speclooptripcount) [ 0000]
specloopname_ln49                                       (specloopname     ) [ 0000]
zext_ln49                                               (zext             ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr (getelementptr    ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr (getelementptr    ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr (getelementptr    ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr (getelementptr    ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr (getelementptr    ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr (getelementptr    ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr (getelementptr    ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr   (getelementptr    ) [ 0000]
store_ln52                                              (store            ) [ 0000]
store_ln52                                              (store            ) [ 0000]
store_ln52                                              (store            ) [ 0000]
store_ln52                                              (store            ) [ 0000]
store_ln52                                              (store            ) [ 0000]
store_ln52                                              (store            ) [ 0000]
store_ln52                                              (store            ) [ 0000]
store_ln52                                              (store            ) [ 0000]
j_load                                                  (load             ) [ 0000]
p_load                                                  (load             ) [ 0000]
sext_ln53                                               (sext             ) [ 0000]
sext_ln53_1                                             (sext             ) [ 0000]
add_ln53                                                (add              ) [ 0000]
add_ln53_1                                              (add              ) [ 0000]
tmp                                                     (bitselect        ) [ 0000]
tmp_74                                                  (bitselect        ) [ 0000]
xor_ln53                                                (xor              ) [ 0000]
and_ln53                                                (and              ) [ 0000]
xor_ln53_1                                              (xor              ) [ 0000]
select_ln53                                             (select           ) [ 0000]
select_ln53_1                                           (select           ) [ 0000]
j_2                                                     (add              ) [ 0000]
icmp_ln55                                               (icmp             ) [ 0101]
br_ln55                                                 (br               ) [ 0000]
store_ln53                                              (store            ) [ 0000]
store_ln47                                              (store            ) [ 0000]
br_ln55                                                 (br               ) [ 0000]
i_load                                                  (load             ) [ 0000]
sext_ln56                                               (sext             ) [ 0000]
add_ln56                                                (add              ) [ 0000]
tmp_75                                                  (bitselect        ) [ 0000]
trunc_ln56                                              (trunc            ) [ 0000]
tmp_76                                                  (bitselect        ) [ 0000]
xor_ln56                                                (xor              ) [ 0000]
and_ln56                                                (and              ) [ 0000]
xor_ln56_1                                              (xor              ) [ 0000]
select_ln56                                             (select           ) [ 0000]
select_ln56_1                                           (select           ) [ 0000]
zext_ln56                                               (zext             ) [ 0000]
denom_row_addr                                          (getelementptr    ) [ 0000]
store_ln56                                              (store            ) [ 0000]
i_1                                                     (add              ) [ 0000]
store_ln46                                              (store            ) [ 0000]
store_ln0                                               (store            ) [ 0000]
store_ln47                                              (store            ) [ 0000]
br_ln60                                                 (br               ) [ 0000]
ret_ln0                                                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln49">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln49"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="denom_row">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="denom_row"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="j_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="empty_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="idx_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sext_ln49_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="62" slack="0"/>
<pin id="132" dir="0" index="1" bw="62" slack="0"/>
<pin id="133" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln49_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="24" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="11" slack="0"/>
<pin id="140" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="24" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="11" slack="0"/>
<pin id="147" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="24" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="11" slack="0"/>
<pin id="154" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="24" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="11" slack="0"/>
<pin id="161" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="24" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="11" slack="0"/>
<pin id="168" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="24" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="11" slack="0"/>
<pin id="175" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="24" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="11" slack="0"/>
<pin id="182" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="24" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="11" slack="0"/>
<pin id="189" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln52_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="11" slack="0"/>
<pin id="194" dir="0" index="1" bw="24" slack="1"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln52_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="0"/>
<pin id="200" dir="0" index="1" bw="24" slack="1"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln52_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="0"/>
<pin id="206" dir="0" index="1" bw="24" slack="1"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln52_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="0"/>
<pin id="212" dir="0" index="1" bw="24" slack="1"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln52_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="11" slack="0"/>
<pin id="218" dir="0" index="1" bw="24" slack="1"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln52_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="11" slack="0"/>
<pin id="224" dir="0" index="1" bw="24" slack="1"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln52_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="11" slack="0"/>
<pin id="230" dir="0" index="1" bw="24" slack="1"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln52_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="11" slack="0"/>
<pin id="236" dir="0" index="1" bw="24" slack="1"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="denom_row_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="24" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="32" slack="0"/>
<pin id="244" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="denom_row_addr/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln56_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="24" slack="0"/>
<pin id="250" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="A_addr_read_read_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_addr_read/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="sext_ln49_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="62" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49_cast/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln46_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln49_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="15" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln0_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="24" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln47_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="idx_3_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="15" slack="0"/>
<pin id="284" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_3/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln49_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="15" slack="0"/>
<pin id="287" dir="0" index="1" bw="15" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln49_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="15" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="trunc_ln49_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="15" slack="0"/>
<pin id="299" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="lshr_ln_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="11" slack="0"/>
<pin id="303" dir="0" index="1" bw="15" slack="0"/>
<pin id="304" dir="0" index="2" bw="3" slack="0"/>
<pin id="305" dir="0" index="3" bw="5" slack="0"/>
<pin id="306" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="switch_ln52_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="0" index="3" bw="3" slack="0"/>
<pin id="316" dir="0" index="4" bw="3" slack="0"/>
<pin id="317" dir="0" index="5" bw="3" slack="0"/>
<pin id="318" dir="0" index="6" bw="3" slack="0"/>
<pin id="319" dir="0" index="7" bw="2" slack="0"/>
<pin id="320" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln52/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln49_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="15" slack="0"/>
<pin id="331" dir="0" index="1" bw="15" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="A_addr_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="62" slack="1"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="a_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln49_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="11" slack="2"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="j_load_load_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="2"/>
<pin id="357" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_load_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="24" slack="2"/>
<pin id="360" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sext_ln53_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="24" slack="0"/>
<pin id="363" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sext_ln53_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="24" slack="1"/>
<pin id="367" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53_1/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln53_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="24" slack="1"/>
<pin id="370" dir="0" index="1" bw="24" slack="0"/>
<pin id="371" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln53_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="24" slack="0"/>
<pin id="375" dir="0" index="1" bw="24" slack="0"/>
<pin id="376" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_1/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="25" slack="0"/>
<pin id="382" dir="0" index="2" bw="6" slack="0"/>
<pin id="383" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_74_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="24" slack="0"/>
<pin id="390" dir="0" index="2" bw="6" slack="0"/>
<pin id="391" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_74/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="xor_ln53_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="and_ln53_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln53/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="xor_ln53_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53_1/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="select_ln53_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="24" slack="0"/>
<pin id="416" dir="0" index="2" bw="24" slack="0"/>
<pin id="417" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="select_ln53_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="24" slack="0"/>
<pin id="424" dir="0" index="2" bw="24" slack="0"/>
<pin id="425" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_1/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="j_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln55_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln53_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="24" slack="0"/>
<pin id="443" dir="0" index="1" bw="24" slack="2"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln47_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="2"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="i_load_load_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="2"/>
<pin id="453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sext_ln56_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="24" slack="0"/>
<pin id="456" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln56_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="24" slack="0"/>
<pin id="460" dir="0" index="1" bw="16" slack="0"/>
<pin id="461" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_75_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="25" slack="0"/>
<pin id="467" dir="0" index="2" bw="6" slack="0"/>
<pin id="468" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_75/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="trunc_ln56_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="25" slack="0"/>
<pin id="474" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_76_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="25" slack="0"/>
<pin id="479" dir="0" index="2" bw="6" slack="0"/>
<pin id="480" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_76/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="xor_ln56_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="and_ln56_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln56/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="xor_ln56_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_1/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="select_ln56_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="24" slack="0"/>
<pin id="505" dir="0" index="2" bw="24" slack="0"/>
<pin id="506" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="select_ln56_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="24" slack="0"/>
<pin id="513" dir="0" index="2" bw="24" slack="0"/>
<pin id="514" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56_1/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln56_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="i_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="store_ln46_store_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="2"/>
<pin id="533" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="store_ln0_store_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="24" slack="2"/>
<pin id="538" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln47_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="2"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/3 "/>
</bind>
</comp>

<comp id="545" class="1005" name="j_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="553" class="1005" name="empty_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="24" slack="0"/>
<pin id="555" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="561" class="1005" name="idx_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="15" slack="0"/>
<pin id="563" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="568" class="1005" name="i_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="575" class="1005" name="sext_ln49_cast_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="64" slack="1"/>
<pin id="577" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln49_cast "/>
</bind>
</comp>

<comp id="580" class="1005" name="icmp_ln49_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln49 "/>
</bind>
</comp>

<comp id="584" class="1005" name="trunc_ln49_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="3" slack="1"/>
<pin id="586" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln49 "/>
</bind>
</comp>

<comp id="588" class="1005" name="lshr_ln_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="11" slack="2"/>
<pin id="590" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="593" class="1005" name="a_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="24" slack="1"/>
<pin id="595" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="94" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="94" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="94" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="94" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="94" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="94" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="94" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="94" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="178" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="171" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="164" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="157" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="150" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="143" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="136" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="185" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="20" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="94" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="240" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="82" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="130" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="40" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="54" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="289"><net_src comp="282" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="58" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="282" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="60" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="282" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="62" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="282" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="64" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="66" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="321"><net_src comp="297" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="322"><net_src comp="68" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="70" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="324"><net_src comp="72" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="325"><net_src comp="74" pin="0"/><net_sink comp="311" pin=4"/></net>

<net id="326"><net_src comp="76" pin="0"/><net_sink comp="311" pin=5"/></net>

<net id="327"><net_src comp="78" pin="0"/><net_sink comp="311" pin=6"/></net>

<net id="328"><net_src comp="80" pin="0"/><net_sink comp="311" pin=7"/></net>

<net id="333"><net_src comp="291" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="0" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="334" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="343"><net_src comp="253" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="344" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="351"><net_src comp="344" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="353"><net_src comp="344" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="372"><net_src comp="358" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="365" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="361" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="96" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="373" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="98" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="392"><net_src comp="100" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="368" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="102" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="399"><net_src comp="379" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="104" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="387" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="395" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="379" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="387" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="401" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="106" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="108" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="426"><net_src comp="407" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="413" pin="3"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="368" pin="2"/><net_sink comp="421" pin=2"/></net>

<net id="433"><net_src comp="355" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="22" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="110" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="421" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="429" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="457"><net_src comp="421" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="112" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="96" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="458" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="98" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="458" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="96" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="458" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="102" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="464" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="104" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="476" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="464" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="476" pin="3"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="490" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="106" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="108" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="515"><net_src comp="496" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="502" pin="3"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="472" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="518"><net_src comp="510" pin="3"/><net_sink comp="247" pin=1"/></net>

<net id="522"><net_src comp="451" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="528"><net_src comp="451" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="22" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="524" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="539"><net_src comp="54" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="544"><net_src comp="40" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="114" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="551"><net_src comp="545" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="552"><net_src comp="545" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="556"><net_src comp="118" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="560"><net_src comp="553" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="564"><net_src comp="122" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="567"><net_src comp="561" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="571"><net_src comp="126" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="574"><net_src comp="568" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="578"><net_src comp="258" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="583"><net_src comp="285" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="297" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="301" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="596"><net_src comp="340" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="599"><net_src comp="593" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="600"><net_src comp="593" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="601"><net_src comp="593" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="602"><net_src comp="593" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="603"><net_src comp="593" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="604"><net_src comp="593" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="605"><net_src comp="593" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="606"><net_src comp="593" pin="1"/><net_sink comp="368" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7 | {3 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6 | {3 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5 | {3 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4 | {3 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3 | {3 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2 | {3 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1 | {3 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A | {3 }
	Port: denom_row | {3 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_49_2 : A | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_49_2 : sext_ln49 | {1 }
  - Chain level:
	State 1
		store_ln46 : 1
		store_ln49 : 1
		store_ln0 : 1
		store_ln47 : 1
		idx_3 : 1
		icmp_ln49 : 2
		add_ln49 : 2
		br_ln49 : 3
		trunc_ln49 : 2
		lshr_ln : 2
		switch_ln52 : 3
		store_ln49 : 3
	State 2
		A_addr_read : 1
		a : 1
	State 3
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr : 1
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr : 1
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr : 1
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr : 1
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr : 1
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr : 1
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr : 1
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr : 1
		store_ln52 : 2
		store_ln52 : 2
		store_ln52 : 2
		store_ln52 : 2
		store_ln52 : 2
		store_ln52 : 2
		store_ln52 : 2
		store_ln52 : 2
		sext_ln53 : 1
		add_ln53 : 1
		add_ln53_1 : 2
		tmp : 3
		tmp_74 : 2
		xor_ln53 : 4
		and_ln53 : 4
		xor_ln53_1 : 4
		select_ln53 : 4
		select_ln53_1 : 5
		j_2 : 1
		icmp_ln55 : 2
		br_ln55 : 3
		store_ln53 : 6
		store_ln47 : 2
		sext_ln56 : 6
		add_ln56 : 7
		tmp_75 : 8
		trunc_ln56 : 8
		tmp_76 : 8
		xor_ln56 : 9
		and_ln56 : 9
		xor_ln56_1 : 9
		select_ln56 : 9
		select_ln56_1 : 10
		zext_ln56 : 1
		denom_row_addr : 2
		store_ln56 : 11
		i_1 : 1
		store_ln46 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln49_fu_291      |    0    |    22   |
|          |       add_ln53_fu_368      |    0    |    31   |
|    add   |      add_ln53_1_fu_373     |    0    |    31   |
|          |         j_2_fu_429         |    0    |    39   |
|          |       add_ln56_fu_458      |    0    |    31   |
|          |         i_1_fu_524         |    0    |    39   |
|----------|----------------------------|---------|---------|
|          |     select_ln53_fu_413     |    0    |    24   |
|  select  |    select_ln53_1_fu_421    |    0    |    24   |
|          |     select_ln56_fu_502     |    0    |    24   |
|          |    select_ln56_1_fu_510    |    0    |    24   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln49_fu_285      |    0    |    22   |
|          |      icmp_ln55_fu_435      |    0    |    39   |
|----------|----------------------------|---------|---------|
|          |       xor_ln53_fu_395      |    0    |    2    |
|    xor   |      xor_ln53_1_fu_407     |    0    |    2    |
|          |       xor_ln56_fu_484      |    0    |    2    |
|          |      xor_ln56_1_fu_496     |    0    |    2    |
|----------|----------------------------|---------|---------|
|    and   |       and_ln53_fu_401      |    0    |    2    |
|          |       and_ln56_fu_490      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | sext_ln49_read_read_fu_130 |    0    |    0    |
|          |   A_addr_read_read_fu_253  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    sext_ln49_cast_fu_258   |    0    |    0    |
|   sext   |      sext_ln53_fu_361      |    0    |    0    |
|          |     sext_ln53_1_fu_365     |    0    |    0    |
|          |      sext_ln56_fu_454      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      trunc_ln49_fu_297     |    0    |    0    |
|   trunc  |          a_fu_340          |    0    |    0    |
|          |      trunc_ln56_fu_472     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       lshr_ln_fu_301       |    0    |    0    |
|----------|----------------------------|---------|---------|
|  switch  |     switch_ln52_fu_311     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln49_fu_344      |    0    |    0    |
|          |      zext_ln56_fu_519      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_379         |    0    |    0    |
| bitselect|        tmp_74_fu_387       |    0    |    0    |
|          |        tmp_75_fu_464       |    0    |    0    |
|          |        tmp_76_fu_476       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   362   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       a_reg_593      |   24   |
|     empty_reg_553    |   24   |
|       i_reg_568      |   32   |
|   icmp_ln49_reg_580  |    1   |
|      idx_reg_561     |   15   |
|       j_reg_545      |   32   |
|    lshr_ln_reg_588   |   11   |
|sext_ln49_cast_reg_575|   64   |
|  trunc_ln49_reg_584  |    3   |
+----------------------+--------+
|         Total        |   206  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   362  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   206  |    -   |
+-----------+--------+--------+
|   Total   |   206  |   362  |
+-----------+--------+--------+
