##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for PlayerBT1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (PlayerBT1_IntClock:R vs. PlayerBT1_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. PlayerBT1_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK           | Frequency: 28.21 MHz  | Target: 24.00 MHz  | 
Clock: CyILO               | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO               | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK        | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT           | N/A                   | Target: 24.00 MHz  | 
Clock: PlayerBT1_IntClock  | Frequency: 28.21 MHz  | Target: 0.31 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK           PlayerBT1_IntClock  41666.7          6219        N/A              N/A         N/A              N/A         N/A              N/A         
PlayerBT1_IntClock  PlayerBT1_IntClock  3.25e+006        3226672     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase      
------------------  ------------  --------------------  
PlayerBTTx1(0)_PAD  34281         PlayerBT1_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 28.21 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PlayerBT1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6219p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#78 vs. PlayerBT1_IntClock:R#2)   41667
- Setup time                                                 -5210
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30238
-------------------------------------   ----- 
End-of-path arrival time (ps)           30238
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                            iocell1        18404  18404   6219  RISE       1
\PlayerBT1:BUART:rx_postpoll\/main_1         macrocell10     6194  24598   6219  RISE       1
\PlayerBT1:BUART:rx_postpoll\/q              macrocell10     3350  27948   6219  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2289  30238   6219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for PlayerBT1_IntClock
************************************************
Clock: PlayerBT1_IntClock
Frequency: 28.21 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PlayerBT1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6219p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#78 vs. PlayerBT1_IntClock:R#2)   41667
- Setup time                                                 -5210
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30238
-------------------------------------   ----- 
End-of-path arrival time (ps)           30238
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                            iocell1        18404  18404   6219  RISE       1
\PlayerBT1:BUART:rx_postpoll\/main_1         macrocell10     6194  24598   6219  RISE       1
\PlayerBT1:BUART:rx_postpoll\/q              macrocell10     3350  27948   6219  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2289  30238   6219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (PlayerBT1_IntClock:R vs. PlayerBT1_IntClock:R)
*****************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_2\/q
Path End       : \PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3226672p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                          -11520
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11808
-------------------------------------   ----- 
End-of-path arrival time (ps)           11808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_2\/q                      macrocell22     1250   1250  3226672  RISE       1
\PlayerBT1:BUART:counter_load_not\/main_2           macrocell2      4964   6214  3226672  RISE       1
\PlayerBT1:BUART:counter_load_not\/q                macrocell2      3350   9564  3226672  RISE       1
\PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2244  11808  3226672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. PlayerBT1_IntClock:R)
********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PlayerBT1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6219p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#78 vs. PlayerBT1_IntClock:R#2)   41667
- Setup time                                                 -5210
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30238
-------------------------------------   ----- 
End-of-path arrival time (ps)           30238
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                            iocell1        18404  18404   6219  RISE       1
\PlayerBT1:BUART:rx_postpoll\/main_1         macrocell10     6194  24598   6219  RISE       1
\PlayerBT1:BUART:rx_postpoll\/q              macrocell10     3350  27948   6219  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2289  30238   6219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PlayerBT1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6219p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#78 vs. PlayerBT1_IntClock:R#2)   41667
- Setup time                                                 -5210
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30238
-------------------------------------   ----- 
End-of-path arrival time (ps)           30238
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                            iocell1        18404  18404   6219  RISE       1
\PlayerBT1:BUART:rx_postpoll\/main_1         macrocell10     6194  24598   6219  RISE       1
\PlayerBT1:BUART:rx_postpoll\/q              macrocell10     3350  27948   6219  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2289  30238   6219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:rx_state_2\/main_8
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 12781p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#78 vs. PlayerBT1_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25376
-------------------------------------   ----- 
End-of-path arrival time (ps)           25376
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                    iocell1      18404  18404   6219  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_8  macrocell12   6972  25376  12781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:rx_state_0\/main_9
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 13270p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#78 vs. PlayerBT1_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24886
-------------------------------------   ----- 
End-of-path arrival time (ps)           24886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                    iocell1      18404  18404   6219  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_9  macrocell11   6482  24886  13270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:pollcount_1\/main_3
Capture Clock  : \PlayerBT1:BUART:pollcount_1\/clock_0
Path slack     : 14100p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#78 vs. PlayerBT1_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24057
-------------------------------------   ----- 
End-of-path arrival time (ps)           24057
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                     iocell1      18404  18404   6219  RISE       1
\PlayerBT1:BUART:pollcount_1\/main_3  macrocell4    5653  24057  14100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:rx_status_3\/main_6
Capture Clock  : \PlayerBT1:BUART:rx_status_3\/clock_0
Path slack     : 14100p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#78 vs. PlayerBT1_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24057
-------------------------------------   ----- 
End-of-path arrival time (ps)           24057
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                     iocell1      18404  18404   6219  RISE       1
\PlayerBT1:BUART:rx_status_3\/main_6  macrocell15   5653  24057  14100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:pollcount_0\/main_2
Capture Clock  : \PlayerBT1:BUART:pollcount_0\/clock_0
Path slack     : 14109p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#78 vs. PlayerBT1_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24047
-------------------------------------   ----- 
End-of-path arrival time (ps)           24047
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                     iocell1      18404  18404   6219  RISE       1
\PlayerBT1:BUART:pollcount_0\/main_2  macrocell3    5643  24047  14109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PlayerBTRx1(0)/fb
Path End       : \PlayerBT1:BUART:rx_last\/main_0
Capture Clock  : \PlayerBT1:BUART:rx_last\/clock_0
Path slack     : 14109p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#78 vs. PlayerBT1_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24047
-------------------------------------   ----- 
End-of-path arrival time (ps)           24047
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PlayerBTRx1(0)/in_clock                                     iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
PlayerBTRx1(0)/fb                 iocell1      18404  18404   6219  RISE       1
\PlayerBT1:BUART:rx_last\/main_0  macrocell8    5643  24047  14109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_last\/clock_0                          macrocell8          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_2\/q
Path End       : \PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3226672p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                          -11520
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11808
-------------------------------------   ----- 
End-of-path arrival time (ps)           11808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_2\/q                      macrocell22     1250   1250  3226672  RISE       1
\PlayerBT1:BUART:counter_load_not\/main_2           macrocell2      4964   6214  3226672  RISE       1
\PlayerBT1:BUART:counter_load_not\/q                macrocell2      3350   9564  3226672  RISE       1
\PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2244  11808  3226672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \PlayerBT1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \PlayerBT1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3229250p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3243710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14460
-------------------------------------   ----- 
End-of-path arrival time (ps)           14460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  3229250  RISE       1
\PlayerBT1:BUART:tx_bitclk_enable_pre\/main_0      macrocell19     3122   8802  3229250  RISE       1
\PlayerBT1:BUART:tx_bitclk_enable_pre\/q           macrocell19     3350  12152  3229250  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   2309  14460  3229250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_0\/q
Path End       : \PlayerBT1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \PlayerBT1:BUART:sRX:RxBitCounter\/clock
Path slack     : 3230743p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -4220
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3245780

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15037
-------------------------------------   ----- 
End-of-path arrival time (ps)           15037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_0\/q            macrocell11   1250   1250  3230743  RISE       1
\PlayerBT1:BUART:rx_counter_load\/main_1  macrocell7    6822   8072  3230743  RISE       1
\PlayerBT1:BUART:rx_counter_load\/q       macrocell7    3350  11422  3230743  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/load   count7cell    3615  15037  3230743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PlayerBT1:BUART:sTX:TxSts\/status_0
Capture Clock  : \PlayerBT1:BUART:sTX:TxSts\/clock
Path slack     : 3231558p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16872
-------------------------------------   ----- 
End-of-path arrival time (ps)           16872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  3231558  RISE       1
\PlayerBT1:BUART:tx_status_0\/main_2                 macrocell23     5977  11257  3231558  RISE       1
\PlayerBT1:BUART:tx_status_0\/q                      macrocell23     3350  14607  3231558  RISE       1
\PlayerBT1:BUART:sTX:TxSts\/status_0                 statusicell2    2265  16872  3231558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:TxSts\/clock                          statusicell2        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PlayerBT1:BUART:tx_state_0\/main_2
Capture Clock  : \PlayerBT1:BUART:tx_state_0\/clock_0
Path slack     : 3233733p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12757
-------------------------------------   ----- 
End-of-path arrival time (ps)           12757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  3231558  RISE       1
\PlayerBT1:BUART:tx_state_0\/main_2                  macrocell20     7477  12757  3233733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \PlayerBT1:BUART:sRX:RxSts\/status_4
Capture Clock  : \PlayerBT1:BUART:sRX:RxSts\/clock
Path slack     : 3234587p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13843
-------------------------------------   ----- 
End-of-path arrival time (ps)           13843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  3234587  RISE       1
\PlayerBT1:BUART:rx_status_4\/main_1                 macrocell16     2895   8175  3234587  RISE       1
\PlayerBT1:BUART:rx_status_4\/q                      macrocell16     3350  11525  3234587  RISE       1
\PlayerBT1:BUART:sRX:RxSts\/status_4                 statusicell1    2318  13843  3234587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxSts\/clock                          statusicell1        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_address_detected\/q
Path End       : \PlayerBT1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \PlayerBT1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3235789p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7911
-------------------------------------   ---- 
End-of-path arrival time (ps)           7911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_address_detected\/q       macrocell5      1250   1250  3233325  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   6661   7911  3235789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_0\/q
Path End       : \PlayerBT1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \PlayerBT1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3236280p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7420
-------------------------------------   ---- 
End-of-path arrival time (ps)           7420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_0\/q                macrocell11     1250   1250  3230743  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   6170   7420  3236280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_bitclk_enable\/q
Path End       : \PlayerBT1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \PlayerBT1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3236579p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7121
-------------------------------------   ---- 
End-of-path arrival time (ps)           7121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_bitclk_enable\/q          macrocell6      1250   1250  3236579  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   5871   7121  3236579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \PlayerBT1:BUART:txn\/main_3
Capture Clock  : \PlayerBT1:BUART:txn\/clock_0
Path slack     : 3236884p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9606
-------------------------------------   ---- 
End-of-path arrival time (ps)           9606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  3236884  RISE       1
\PlayerBT1:BUART:txn\/main_3                macrocell25     2326   9606  3236884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_address_detected\/q
Path End       : \PlayerBT1:BUART:rx_load_fifo\/main_0
Capture Clock  : \PlayerBT1:BUART:rx_load_fifo\/clock_0
Path slack     : 3236960p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9530
-------------------------------------   ---- 
End-of-path arrival time (ps)           9530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_address_detected\/q  macrocell5    1250   1250  3233325  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/main_0    macrocell9    8280   9530  3236960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_address_detected\/q
Path End       : \PlayerBT1:BUART:rx_state_2\/main_0
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3236960p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9530
-------------------------------------   ---- 
End-of-path arrival time (ps)           9530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_address_detected\/q  macrocell5    1250   1250  3233325  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_0      macrocell12   8280   9530  3236960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_0\/q
Path End       : \PlayerBT1:BUART:rx_status_3\/main_1
Capture Clock  : \PlayerBT1:BUART:rx_status_3\/clock_0
Path slack     : 3236963p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9527
-------------------------------------   ---- 
End-of-path arrival time (ps)           9527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_0\/q        macrocell11   1250   1250  3230743  RISE       1
\PlayerBT1:BUART:rx_status_3\/main_1  macrocell15   8277   9527  3236963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_bitclk_enable\/q
Path End       : \PlayerBT1:BUART:rx_status_3\/main_2
Capture Clock  : \PlayerBT1:BUART:rx_status_3\/clock_0
Path slack     : 3236964p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9526
-------------------------------------   ---- 
End-of-path arrival time (ps)           9526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  3236579  RISE       1
\PlayerBT1:BUART:rx_status_3\/main_2  macrocell15   8276   9526  3236964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_address_detected\/q
Path End       : \PlayerBT1:BUART:rx_state_3\/main_0
Capture Clock  : \PlayerBT1:BUART:rx_state_3\/clock_0
Path slack     : 3236980p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9510
-------------------------------------   ---- 
End-of-path arrival time (ps)           9510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_address_detected\/q  macrocell5    1250   1250  3233325  RISE       1
\PlayerBT1:BUART:rx_state_3\/main_0      macrocell13   8260   9510  3236980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_bitclk_enable\/q
Path End       : \PlayerBT1:BUART:rx_state_0\/main_2
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3237707p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8783
-------------------------------------   ---- 
End-of-path arrival time (ps)           8783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  3236579  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_2   macrocell11   7533   8783  3237707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_address_detected\/q
Path End       : \PlayerBT1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \PlayerBT1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3238030p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8460
-------------------------------------   ---- 
End-of-path arrival time (ps)           8460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_address_detected\/q      macrocell5    1250   1250  3233325  RISE       1
\PlayerBT1:BUART:rx_state_stop1_reg\/main_0  macrocell14   7210   8460  3238030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_stop1_reg\/clock_0               macrocell14         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_0\/q
Path End       : \PlayerBT1:BUART:rx_state_3\/main_1
Capture Clock  : \PlayerBT1:BUART:rx_state_3\/clock_0
Path slack     : 3238181p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8309
-------------------------------------   ---- 
End-of-path arrival time (ps)           8309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_0\/q       macrocell11   1250   1250  3230743  RISE       1
\PlayerBT1:BUART:rx_state_3\/main_1  macrocell13   7059   8309  3238181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_1\/q
Path End       : \PlayerBT1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \PlayerBT1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3238230p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_1\/q                macrocell21     1250   1250  3229110  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   4230   5480  3238230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_2\/q
Path End       : \PlayerBT1:BUART:rx_status_3\/main_4
Capture Clock  : \PlayerBT1:BUART:rx_status_3\/clock_0
Path slack     : 3238429p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8061
-------------------------------------   ---- 
End-of-path arrival time (ps)           8061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_2\/q        macrocell12   1250   1250  3231281  RISE       1
\PlayerBT1:BUART:rx_status_3\/main_4  macrocell15   6811   8061  3238429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_2\/q
Path End       : \PlayerBT1:BUART:rx_load_fifo\/main_4
Capture Clock  : \PlayerBT1:BUART:rx_load_fifo\/clock_0
Path slack     : 3238471p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8019
-------------------------------------   ---- 
End-of-path arrival time (ps)           8019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_2\/q         macrocell12   1250   1250  3231281  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/main_4  macrocell9    6769   8019  3238471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_2\/q
Path End       : \PlayerBT1:BUART:rx_state_2\/main_4
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3238471p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8019
-------------------------------------   ---- 
End-of-path arrival time (ps)           8019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_2\/q       macrocell12   1250   1250  3231281  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_4  macrocell12   6769   8019  3238471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \PlayerBT1:BUART:tx_bitclk\/main_0
Capture Clock  : \PlayerBT1:BUART:tx_bitclk\/clock_0
Path slack     : 3238568p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7922
-------------------------------------   ---- 
End-of-path arrival time (ps)           7922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  3229250  RISE       1
\PlayerBT1:BUART:tx_bitclk\/main_0                 macrocell18     2242   7922  3238568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_bitclk\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_0\/q
Path End       : \PlayerBT1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \PlayerBT1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3238844p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_0\/q                macrocell20     1250   1250  3229103  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3616   4866  3238844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_1
Path End       : \PlayerBT1:BUART:pollcount_1\/main_1
Capture Clock  : \PlayerBT1:BUART:pollcount_1\/clock_0
Path slack     : 3238845p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7645
-------------------------------------   ---- 
End-of-path arrival time (ps)           7645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3238845  RISE       1
\PlayerBT1:BUART:pollcount_1\/main_1        macrocell4    5535   7645  3238845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_2\/q
Path End       : \PlayerBT1:BUART:txn\/main_4
Capture Clock  : \PlayerBT1:BUART:txn\/clock_0
Path slack     : 3238851p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7639
-------------------------------------   ---- 
End-of-path arrival time (ps)           7639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_2\/q  macrocell22   1250   1250  3226672  RISE       1
\PlayerBT1:BUART:txn\/main_4    macrocell25   6389   7639  3238851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_2
Path End       : \PlayerBT1:BUART:pollcount_1\/main_0
Capture Clock  : \PlayerBT1:BUART:pollcount_1\/clock_0
Path slack     : 3239029p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7461
-------------------------------------   ---- 
End-of-path arrival time (ps)           7461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3239029  RISE       1
\PlayerBT1:BUART:pollcount_1\/main_0        macrocell4    5351   7461  3239029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_0\/q
Path End       : \PlayerBT1:BUART:rx_state_0\/main_1
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3239044p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7446
-------------------------------------   ---- 
End-of-path arrival time (ps)           7446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_0\/q       macrocell11   1250   1250  3230743  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_1  macrocell11   6196   7446  3239044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_address_detected\/q
Path End       : \PlayerBT1:BUART:rx_state_0\/main_0
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3239060p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7430
-------------------------------------   ---- 
End-of-path arrival time (ps)           7430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_address_detected\/q  macrocell5    1250   1250  3233325  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_0      macrocell11   6180   7430  3239060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_2\/q
Path End       : \PlayerBT1:BUART:rx_state_0\/main_4
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3239335p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7155
-------------------------------------   ---- 
End-of-path arrival time (ps)           7155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_2\/q       macrocell12   1250   1250  3231281  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_4  macrocell11   5905   7155  3239335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_1
Path End       : \PlayerBT1:BUART:pollcount_0\/main_1
Capture Clock  : \PlayerBT1:BUART:pollcount_0\/clock_0
Path slack     : 3239371p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3238845  RISE       1
\PlayerBT1:BUART:pollcount_0\/main_1        macrocell3    5009   7119  3239371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_2
Path End       : \PlayerBT1:BUART:pollcount_0\/main_0
Capture Clock  : \PlayerBT1:BUART:pollcount_0\/clock_0
Path slack     : 3239556p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6934
-------------------------------------   ---- 
End-of-path arrival time (ps)           6934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3239029  RISE       1
\PlayerBT1:BUART:pollcount_0\/main_0        macrocell3    4824   6934  3239556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_bitclk\/q
Path End       : \PlayerBT1:BUART:tx_state_2\/main_3
Capture Clock  : \PlayerBT1:BUART:tx_state_2\/clock_0
Path slack     : 3239574p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6916
-------------------------------------   ---- 
End-of-path arrival time (ps)           6916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_bitclk\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_bitclk\/q        macrocell18   1250   1250  3228161  RISE       1
\PlayerBT1:BUART:tx_state_2\/main_3  macrocell22   5666   6916  3239574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_1\/q
Path End       : \PlayerBT1:BUART:tx_state_2\/main_0
Capture Clock  : \PlayerBT1:BUART:tx_state_2\/clock_0
Path slack     : 3239704p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6786
-------------------------------------   ---- 
End-of-path arrival time (ps)           6786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_1\/q       macrocell21   1250   1250  3229110  RISE       1
\PlayerBT1:BUART:tx_state_2\/main_0  macrocell22   5536   6786  3239704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_2\/q
Path End       : \PlayerBT1:BUART:tx_state_0\/main_3
Capture Clock  : \PlayerBT1:BUART:tx_state_0\/clock_0
Path slack     : 3240276p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6214
-------------------------------------   ---- 
End-of-path arrival time (ps)           6214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_2\/q       macrocell22   1250   1250  3226672  RISE       1
\PlayerBT1:BUART:tx_state_0\/main_3  macrocell20   4964   6214  3240276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_2\/q
Path End       : \PlayerBT1:BUART:tx_state_1\/main_2
Capture Clock  : \PlayerBT1:BUART:tx_state_1\/clock_0
Path slack     : 3240276p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6214
-------------------------------------   ---- 
End-of-path arrival time (ps)           6214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_2\/q       macrocell22   1250   1250  3226672  RISE       1
\PlayerBT1:BUART:tx_state_1\/main_2  macrocell21   4964   6214  3240276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_5
Path End       : \PlayerBT1:BUART:rx_state_0\/main_6
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3240464p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6026
-------------------------------------   ---- 
End-of-path arrival time (ps)           6026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3240464  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_6         macrocell11   3916   6026  3240464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:pollcount_1\/q
Path End       : \PlayerBT1:BUART:rx_state_0\/main_8
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3240469p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6021
-------------------------------------   ---- 
End-of-path arrival time (ps)           6021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:pollcount_1\/q      macrocell4    1250   1250  3233691  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_8  macrocell11   4771   6021  3240469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_address_detected\/q
Path End       : \PlayerBT1:BUART:rx_status_3\/main_0
Capture Clock  : \PlayerBT1:BUART:rx_status_3\/clock_0
Path slack     : 3240472p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6018
-------------------------------------   ---- 
End-of-path arrival time (ps)           6018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_address_detected\/clock_0              macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_address_detected\/q  macrocell5    1250   1250  3233325  RISE       1
\PlayerBT1:BUART:rx_status_3\/main_0     macrocell15   4768   6018  3240472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_bitclk\/q
Path End       : \PlayerBT1:BUART:txn\/main_5
Capture Clock  : \PlayerBT1:BUART:txn\/clock_0
Path slack     : 3240482p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6008
-------------------------------------   ---- 
End-of-path arrival time (ps)           6008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_bitclk\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_bitclk\/q  macrocell18   1250   1250  3228161  RISE       1
\PlayerBT1:BUART:txn\/main_5   macrocell25   4758   6008  3240482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_3\/q
Path End       : \PlayerBT1:BUART:rx_status_3\/main_3
Capture Clock  : \PlayerBT1:BUART:rx_status_3\/clock_0
Path slack     : 3240487p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6003
-------------------------------------   ---- 
End-of-path arrival time (ps)           6003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_3\/q        macrocell13   1250   1250  3232821  RISE       1
\PlayerBT1:BUART:rx_status_3\/main_3  macrocell15   4753   6003  3240487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_0\/q
Path End       : \PlayerBT1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \PlayerBT1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3240510p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5980
-------------------------------------   ---- 
End-of-path arrival time (ps)           5980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_0\/q               macrocell11   1250   1250  3230743  RISE       1
\PlayerBT1:BUART:rx_state_stop1_reg\/main_1  macrocell14   4730   5980  3240510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_stop1_reg\/clock_0               macrocell14         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_4
Path End       : \PlayerBT1:BUART:rx_state_0\/main_7
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3240645p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5845
-------------------------------------   ---- 
End-of-path arrival time (ps)           5845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3240645  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_7         macrocell11   3735   5845  3240645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_0\/q
Path End       : \PlayerBT1:BUART:rx_load_fifo\/main_1
Capture Clock  : \PlayerBT1:BUART:rx_load_fifo\/clock_0
Path slack     : 3240693p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5797
-------------------------------------   ---- 
End-of-path arrival time (ps)           5797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_0\/q         macrocell11   1250   1250  3230743  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/main_1  macrocell9    4547   5797  3240693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_0\/q
Path End       : \PlayerBT1:BUART:rx_state_2\/main_1
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3240693p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5797
-------------------------------------   ---- 
End-of-path arrival time (ps)           5797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_0\/q       macrocell11   1250   1250  3230743  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_1  macrocell12   4547   5797  3240693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_2\/q
Path End       : \PlayerBT1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \PlayerBT1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3240716p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5774
-------------------------------------   ---- 
End-of-path arrival time (ps)           5774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_2\/q               macrocell12   1250   1250  3231281  RISE       1
\PlayerBT1:BUART:rx_state_stop1_reg\/main_3  macrocell14   4524   5774  3240716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_stop1_reg\/clock_0               macrocell14         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_bitclk_enable\/q
Path End       : \PlayerBT1:BUART:rx_state_3\/main_2
Capture Clock  : \PlayerBT1:BUART:rx_state_3\/clock_0
Path slack     : 3240719p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  3236579  RISE       1
\PlayerBT1:BUART:rx_state_3\/main_2   macrocell13   4521   5771  3240719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_0\/q
Path End       : \PlayerBT1:BUART:tx_state_2\/main_1
Capture Clock  : \PlayerBT1:BUART:tx_state_2\/clock_0
Path slack     : 3240729p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5761
-------------------------------------   ---- 
End-of-path arrival time (ps)           5761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_0\/q       macrocell20   1250   1250  3229103  RISE       1
\PlayerBT1:BUART:tx_state_2\/main_1  macrocell22   4511   5761  3240729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_6
Path End       : \PlayerBT1:BUART:rx_state_0\/main_5
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3240820p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5670
-------------------------------------   ---- 
End-of-path arrival time (ps)           5670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3240820  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_5         macrocell11   3560   5670  3240820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_5
Path End       : \PlayerBT1:BUART:rx_state_3\/main_6
Capture Clock  : \PlayerBT1:BUART:rx_state_3\/clock_0
Path slack     : 3241259p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3240464  RISE       1
\PlayerBT1:BUART:rx_state_3\/main_6         macrocell13   3121   5231  3241259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_5
Path End       : \PlayerBT1:BUART:rx_load_fifo\/main_6
Capture Clock  : \PlayerBT1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241259p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3240464  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/main_6       macrocell9    3121   5231  3241259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_5
Path End       : \PlayerBT1:BUART:rx_state_2\/main_6
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3241259p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3240464  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_6         macrocell12   3121   5231  3241259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_1\/q
Path End       : \PlayerBT1:BUART:txn\/main_1
Capture Clock  : \PlayerBT1:BUART:txn\/clock_0
Path slack     : 3241330p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_1\/q  macrocell21   1250   1250  3229110  RISE       1
\PlayerBT1:BUART:txn\/main_1    macrocell25   3910   5160  3241330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:pollcount_0\/q
Path End       : \PlayerBT1:BUART:rx_state_0\/main_10
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3241518p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4972
-------------------------------------   ---- 
End-of-path arrival time (ps)           4972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:pollcount_0\/q       macrocell3    1250   1250  3234439  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_10  macrocell11   3722   4972  3241518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_3\/q
Path End       : \PlayerBT1:BUART:rx_state_0\/main_3
Capture Clock  : \PlayerBT1:BUART:rx_state_0\/clock_0
Path slack     : 3241550p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_3\/q       macrocell13   1250   1250  3232821  RISE       1
\PlayerBT1:BUART:rx_state_0\/main_3  macrocell11   3690   4940  3241550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_0\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_3\/q
Path End       : \PlayerBT1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \PlayerBT1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241561p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_3\/q               macrocell13   1250   1250  3232821  RISE       1
\PlayerBT1:BUART:rx_state_stop1_reg\/main_2  macrocell14   3679   4929  3241561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_stop1_reg\/clock_0               macrocell14         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_4
Path End       : \PlayerBT1:BUART:rx_state_3\/main_7
Capture Clock  : \PlayerBT1:BUART:rx_state_3\/clock_0
Path slack     : 3241570p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4920
-------------------------------------   ---- 
End-of-path arrival time (ps)           4920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3240645  RISE       1
\PlayerBT1:BUART:rx_state_3\/main_7         macrocell13   2810   4920  3241570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_4
Path End       : \PlayerBT1:BUART:rx_load_fifo\/main_7
Capture Clock  : \PlayerBT1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241588p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3240645  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/main_7       macrocell9    2792   4902  3241588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_4
Path End       : \PlayerBT1:BUART:rx_state_2\/main_7
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3241588p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3240645  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_7         macrocell12   2792   4902  3241588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_last\/q
Path End       : \PlayerBT1:BUART:rx_state_2\/main_9
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3241627p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_last\/clock_0                          macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_last\/q          macrocell8    1250   1250  3241627  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_9  macrocell12   3613   4863  3241627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_0\/q
Path End       : \PlayerBT1:BUART:txn\/main_2
Capture Clock  : \PlayerBT1:BUART:txn\/clock_0
Path slack     : 3241647p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_0\/q  macrocell20   1250   1250  3229103  RISE       1
\PlayerBT1:BUART:txn\/main_2    macrocell25   3593   4843  3241647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_bitclk_enable\/q
Path End       : \PlayerBT1:BUART:rx_load_fifo\/main_2
Capture Clock  : \PlayerBT1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241701p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_bitclk_enable\/q   macrocell6    1250   1250  3236579  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/main_2  macrocell9    3539   4789  3241701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_bitclk_enable\/q
Path End       : \PlayerBT1:BUART:rx_state_2\/main_2
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3241701p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  3236579  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_2   macrocell12   3539   4789  3241701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_1
Path End       : \PlayerBT1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \PlayerBT1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241723p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3238845  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/main_1   macrocell6    2657   4767  3241723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_6
Path End       : \PlayerBT1:BUART:rx_state_3\/main_5
Capture Clock  : \PlayerBT1:BUART:rx_state_3\/clock_0
Path slack     : 3241744p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3240820  RISE       1
\PlayerBT1:BUART:rx_state_3\/main_5         macrocell13   2636   4746  3241744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_6
Path End       : \PlayerBT1:BUART:rx_load_fifo\/main_5
Capture Clock  : \PlayerBT1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241754p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3240820  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/main_5       macrocell9    2626   4736  3241754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_6
Path End       : \PlayerBT1:BUART:rx_state_2\/main_5
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3241754p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3240820  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_5         macrocell12   2626   4736  3241754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_bitclk\/q
Path End       : \PlayerBT1:BUART:tx_state_0\/main_4
Capture Clock  : \PlayerBT1:BUART:tx_state_0\/clock_0
Path slack     : 3241766p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_bitclk\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_bitclk\/q        macrocell18   1250   1250  3228161  RISE       1
\PlayerBT1:BUART:tx_state_0\/main_4  macrocell20   3474   4724  3241766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_bitclk\/q
Path End       : \PlayerBT1:BUART:tx_state_1\/main_3
Capture Clock  : \PlayerBT1:BUART:tx_state_1\/clock_0
Path slack     : 3241766p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_bitclk\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_bitclk\/q        macrocell18   1250   1250  3228161  RISE       1
\PlayerBT1:BUART:tx_state_1\/main_3  macrocell21   3474   4724  3241766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_0
Path End       : \PlayerBT1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \PlayerBT1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242055p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  3242055  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/main_2   macrocell6    2325   4435  3242055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:sRX:RxBitCounter\/count_2
Path End       : \PlayerBT1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \PlayerBT1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242060p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3239029  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/main_0   macrocell6    2320   4430  3242060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_bitclk_enable\/clock_0                 macrocell6          0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_load_fifo\/q
Path End       : \PlayerBT1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \PlayerBT1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3242324p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -1930
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3248070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5746
-------------------------------------   ---- 
End-of-path arrival time (ps)           5746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_load_fifo\/q            macrocell9      1250   1250  3238358  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   4496   5746  3242324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:pollcount_0\/q
Path End       : \PlayerBT1:BUART:pollcount_0\/main_3
Capture Clock  : \PlayerBT1:BUART:pollcount_0\/clock_0
Path slack     : 3242419p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4071
-------------------------------------   ---- 
End-of-path arrival time (ps)           4071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:pollcount_0\/q       macrocell3    1250   1250  3234439  RISE       1
\PlayerBT1:BUART:pollcount_0\/main_3  macrocell3    2821   4071  3242419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:pollcount_0\/q
Path End       : \PlayerBT1:BUART:pollcount_1\/main_4
Capture Clock  : \PlayerBT1:BUART:pollcount_1\/clock_0
Path slack     : 3242422p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4068
-------------------------------------   ---- 
End-of-path arrival time (ps)           4068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:pollcount_0\/q       macrocell3    1250   1250  3234439  RISE       1
\PlayerBT1:BUART:pollcount_1\/main_4  macrocell4    2818   4068  3242422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:pollcount_0\/q
Path End       : \PlayerBT1:BUART:rx_status_3\/main_7
Capture Clock  : \PlayerBT1:BUART:rx_status_3\/clock_0
Path slack     : 3242422p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4068
-------------------------------------   ---- 
End-of-path arrival time (ps)           4068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_0\/clock_0                      macrocell3          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:pollcount_0\/q       macrocell3    1250   1250  3234439  RISE       1
\PlayerBT1:BUART:rx_status_3\/main_7  macrocell15   2818   4068  3242422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_2\/q
Path End       : \PlayerBT1:BUART:rx_state_3\/main_4
Capture Clock  : \PlayerBT1:BUART:rx_state_3\/clock_0
Path slack     : 3242596p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_2\/q       macrocell12   1250   1250  3231281  RISE       1
\PlayerBT1:BUART:rx_state_3\/main_4  macrocell13   2644   3894  3242596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_2\/q
Path End       : \PlayerBT1:BUART:tx_state_2\/main_2
Capture Clock  : \PlayerBT1:BUART:tx_state_2\/clock_0
Path slack     : 3242604p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_2\/q       macrocell22   1250   1250  3226672  RISE       1
\PlayerBT1:BUART:tx_state_2\/main_2  macrocell22   2636   3886  3242604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:txn\/q
Path End       : \PlayerBT1:BUART:txn\/main_0
Capture Clock  : \PlayerBT1:BUART:txn\/clock_0
Path slack     : 3242635p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:txn\/q       macrocell25   1250   1250  3242635  RISE       1
\PlayerBT1:BUART:txn\/main_0  macrocell25   2605   3855  3242635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:txn\/clock_0                              macrocell25         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_3\/q
Path End       : \PlayerBT1:BUART:rx_load_fifo\/main_3
Capture Clock  : \PlayerBT1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242644p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_3\/q         macrocell13   1250   1250  3232821  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/main_3  macrocell9    2596   3846  3242644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_load_fifo\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_3\/q
Path End       : \PlayerBT1:BUART:rx_state_2\/main_3
Capture Clock  : \PlayerBT1:BUART:rx_state_2\/clock_0
Path slack     : 3242644p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_3\/q       macrocell13   1250   1250  3232821  RISE       1
\PlayerBT1:BUART:rx_state_2\/main_3  macrocell12   2596   3846  3242644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_state_3\/q
Path End       : \PlayerBT1:BUART:rx_state_3\/main_3
Capture Clock  : \PlayerBT1:BUART:rx_state_3\/clock_0
Path slack     : 3242650p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_state_3\/q       macrocell13   1250   1250  3232821  RISE       1
\PlayerBT1:BUART:rx_state_3\/main_3  macrocell13   2590   3840  3242650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_state_3\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_0\/q
Path End       : \PlayerBT1:BUART:tx_state_0\/main_1
Capture Clock  : \PlayerBT1:BUART:tx_state_0\/clock_0
Path slack     : 3242707p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_0\/q       macrocell20   1250   1250  3229103  RISE       1
\PlayerBT1:BUART:tx_state_0\/main_1  macrocell20   2533   3783  3242707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_0\/q
Path End       : \PlayerBT1:BUART:tx_state_1\/main_1
Capture Clock  : \PlayerBT1:BUART:tx_state_1\/clock_0
Path slack     : 3242707p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_0\/q       macrocell20   1250   1250  3229103  RISE       1
\PlayerBT1:BUART:tx_state_1\/main_1  macrocell21   2533   3783  3242707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:pollcount_1\/q
Path End       : \PlayerBT1:BUART:pollcount_1\/main_2
Capture Clock  : \PlayerBT1:BUART:pollcount_1\/clock_0
Path slack     : 3242710p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:pollcount_1\/q       macrocell4    1250   1250  3233691  RISE       1
\PlayerBT1:BUART:pollcount_1\/main_2  macrocell4    2530   3780  3242710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:pollcount_1\/q
Path End       : \PlayerBT1:BUART:rx_status_3\/main_5
Capture Clock  : \PlayerBT1:BUART:rx_status_3\/clock_0
Path slack     : 3242710p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:pollcount_1\/clock_0                      macrocell4          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:pollcount_1\/q       macrocell4    1250   1250  3233691  RISE       1
\PlayerBT1:BUART:rx_status_3\/main_5  macrocell15   2530   3780  3242710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_1\/q
Path End       : \PlayerBT1:BUART:tx_state_0\/main_0
Capture Clock  : \PlayerBT1:BUART:tx_state_0\/clock_0
Path slack     : 3242714p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_1\/q       macrocell21   1250   1250  3229110  RISE       1
\PlayerBT1:BUART:tx_state_0\/main_0  macrocell20   2526   3776  3242714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_0\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:tx_state_1\/q
Path End       : \PlayerBT1:BUART:tx_state_1\/main_0
Capture Clock  : \PlayerBT1:BUART:tx_state_1\/clock_0
Path slack     : 3242714p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:tx_state_1\/q       macrocell21   1250   1250  3229110  RISE       1
\PlayerBT1:BUART:tx_state_1\/main_0  macrocell21   2526   3776  3242714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:tx_state_1\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PlayerBT1:BUART:rx_status_3\/q
Path End       : \PlayerBT1:BUART:sRX:RxSts\/status_3
Capture Clock  : \PlayerBT1:BUART:sRX:RxSts\/clock
Path slack     : 3243561p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (PlayerBT1_IntClock:R#1 vs. PlayerBT1_IntClock:R#2)   3250000
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       3248430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:rx_status_3\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PlayerBT1:BUART:rx_status_3\/q       macrocell15    1250   1250  3243561  RISE       1
\PlayerBT1:BUART:sRX:RxSts\/status_3  statusicell1   3619   4869  3243561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PlayerBT1:BUART:sRX:RxSts\/clock                          statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

