<!DOCTYPE html>

<html lang="en" data-content_root="../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />
<meta content="This document contains coding and documentation guidelines which must be followed by all HDL testbenches." name="description" />

    <title>ADI Testbenches coding guidelines &#8212; Testbenches  documentation</title>
    <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=8e8a900e" />
    <link rel="stylesheet" type="text/css" href="../_static/app.min.css?v=22cbc7d3" />
    <link rel="stylesheet" type="text/css" href="../_static/custom.css" />
    <script async="async" src="../_static/app.umd.js?v=46a18818"></script>
    <link rel="icon" href="../_static/icon.svg"/>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Debugging a testbench" href="debug_tb.html" />
    <link rel="prev" title="Creation and Editing of HDL Testbenches" href="create_edit_tb.html" />
   
  
  
  <meta name="repository" content="testbenches">
  <meta name="version" content="">
  
    <meta name="page_source_suffix" content=".rst">
  
  
  


<style>
  body {
    
  }

  body.dark {
    
  }

  @media (prefers-color-scheme: dark) {
    body:not(.light) {
      
    }
  }
</style>
  </head>
  
    <body>
  
  <input type="checkbox" id="input-show-toc">
  <input type="checkbox" id="input-show-localtoc">
  <input type="checkbox" id="input-show-repotoc">

  
  <div class="search-area">
    <form action="" method="get">
      <input type="text" name="q" aria-labelledby="search-documentation" value="" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false" role="search" placeholder="Search"/>
      <button class="icon"></button>
    </form>
  </div>
  

  <header>
    <div id="left">
      <label id="show-sidebar" class="icon" for="input-show-toc" title="Show/hide index"></label>
    </div>
    <div id="right">
      <span>
        <a id="logo-org" href="https://analog.com" aria-label="Analog Devices Inc. landing page"></a>
        <div class="vertical-divider"></div>
        
        <label id="show-repotoc" for="input-show-repotoc" title="Show/hide docs" tabindex="0">Docs</label>
        
        <a id="logo" href="../index.html">
          <div>HDL Testbenches</div>
        </a>
      </span>
      <span class="reverse">
        <label id="show-localtoc" class="icon" for="input-show-localtoc" title="Show/hide contents"></label>
      </span>
    </div>
  </header>


  <div class="repotoc-tree overlay">
    <root>
  <a href="../index.html" class="current">HDL Testbenches</a>
</root>

  </div>
    <div class="localtoc">
      <div class="tocwrapper">
        <div class="header localtoc-header">
          <a id="scroll-up" href="#top-anchor" title="Back to top"></a>
        </div>
        <nav>
          <ul>
<li><a class="reference internal" href="#">ADI Testbenches coding guidelines</a><ul>
<li><a class="reference internal" href="#introduction">1. Introduction</a></li>
<li><a class="reference internal" href="#coding-style">2. Coding style</a><ul>
<li><a class="reference internal" href="#a-naming">A. Naming</a></li>
<li><a class="reference internal" href="#b-general">B. General</a></li>
<li><a class="reference internal" href="#c-design-under-test">C. Design Under Test</a></li>
<li><a class="reference internal" href="#d-methods">D. Methods</a></li>
<li><a class="reference internal" href="#e-event-scheduling">E. Event scheduling</a></li>
<li><a class="reference internal" href="#f-reporting">F. Reporting</a></li>
<li><a class="reference internal" href="#g-classes">G. Classes</a></li>
<li><a class="reference internal" href="#h-vip">H. VIP</a></li>
<li><a class="reference internal" href="#i-api">I. API</a></li>
<li><a class="reference internal" href="#j-environment">J. Environment</a></li>
<li><a class="reference internal" href="#k-randomization">K. Randomization</a></li>
</ul>
</li>
<li><a class="reference internal" href="#annexes">3. Annexes</a><ul>
<li><a class="reference internal" href="#annex-1-system-verilog-file-format-different-use-cases">Annex 1 System Verilog file format (different use-cases)</a></li>
</ul>
</li>
<li><a class="reference internal" href="#references">4. References</a></li>
</ul>
</li>
</ul>

        </nav>
      </div>
    </div>

  
      <div class="sphinxsidebar" role="navigation" aria-label="Main">
        <div class="sphinxsidebarwrapper">
    <a id="no-logo" href="../index.html">
      Testbenches
    </a><input id="input-switch-toc" type="checkbox">
<label id="show-repotoc" for="input-switch-toc">
All content
</label>
<label id="show-toc" for="input-switch-toc">
Content on this topic
</label>
<div class="repotoc-tree">
  <root>
  <a href="../index.html" class="current">HDL Testbenches</a>
</root>

</div>
<div class="toc-tree">
  <html>
  <body><ul class="current">
<li class="toctree-l1 current"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-1" id="toctree-collapse-1" checked=""/><div class="collapse"><a class="reference internal" href="index.html">User Guide</a><label for="toctree-collapse-1"><div class="icon"></div></label></div><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="introduction.html">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="git_repository.html">Git repository</a></li>
<li class="toctree-l2"><a class="reference internal" href="releases.html">Releases</a></li>
<li class="toctree-l2"><a class="reference internal" href="build_tb.html">Build a testbench</a></li>
<li class="toctree-l2"><a class="reference internal" href="hierarchy.html">Repository hierarchy</a></li>
<li class="toctree-l2"><a class="reference internal" href="create_edit_tb.html">Creation and editing of HDL testbenches</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">Testbenches coding guidelines</a></li>
<li class="toctree-l2"><a class="reference internal" href="debug_tb.html">Debugging a testbench</a></li>
<li class="toctree-l2"><a class="reference internal" href="docs_guidelines.html">Documentation guidelines</a></li>
</ul>
</li>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2" id="toctree-collapse-2"/><div class="collapse"><a class="reference internal" href="../library/index.html">Library</a><label for="toctree-collapse-2"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-1" id="toctree-collapse-2-1"/><div class="collapse"><a class="reference internal" href="../library/drivers/index.html">Drivers</a><label for="toctree-collapse-2-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-1-1" id="toctree-collapse-2-1-1"/><div class="collapse"><a class="reference internal" href="../library/drivers/common/index.html">Common</a><label for="toctree-collapse-2-1-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l4"><a class="reference internal" href="../library/drivers/common/scoreboard/index.html">Scoreboard</a></li>
<li class="toctree-l4"><a class="reference internal" href="../library/drivers/common/watchdog/index.html">Watchdog</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../library/drivers/data_offload/index.html">Data Offload</a></li>
<li class="toctree-l3"><a class="reference internal" href="../library/drivers/dmac/index.html">DMAC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../library/drivers/jesd/index.html">JESD</a></li>
<li class="toctree-l3"><a class="reference internal" href="../library/drivers/spi_engine/index.html">SPI Engine</a></li>
<li class="toctree-l3"><a class="reference internal" href="../library/drivers/xcvr/index.html">XCVR</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../library/regmaps/index.html">Registermaps</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-2" id="toctree-collapse-2-2"/><div class="collapse"><a class="reference internal" href="../library/utilities/index.html">Utilities</a><label for="toctree-collapse-2-2"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../library/utilities/irq_handler/index.html">IRQ Handler</a></li>
<li class="toctree-l3"><a class="reference internal" href="../library/utilities/test_harness/index.html">Test Harness</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-3" id="toctree-collapse-2-3"/><div class="collapse"><a class="reference internal" href="../library/vip/index.html">Verification IPs (VIP)</a><label for="toctree-collapse-2-3"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-3-1" id="toctree-collapse-2-3-1"/><div class="collapse"><a class="reference internal" href="../library/vip/adi/index.html">ADI</a><label for="toctree-collapse-2-3-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l4"><a class="reference internal" href="../library/vip/adi/io_vip/index.html">IO VIP</a></li>
<li class="toctree-l4"><a class="reference internal" href="../library/vip/adi/spi_vip/index.html">SPI VIP</a></li>
</ul>
</li>
<li class="toctree-l3"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-3-2" id="toctree-collapse-2-3-2"/><div class="collapse"><a class="reference internal" href="../library/vip/amd/index.html">AMD</a><label for="toctree-collapse-2-3-2"><div class="icon"></div></label></div><ul>
<li class="toctree-l4"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-3-2-1" id="toctree-collapse-2-3-2-1"/><div class="collapse"><a class="reference internal" href="../library/vip/amd/axi_vip/index.html">AXI VIP</a><label for="toctree-collapse-2-3-2-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l5"><a class="reference internal" href="../library/vip/amd/axi_vip/adi_axi_agent.html">ADI AXI Agent</a></li>
<li class="toctree-l5"><a class="reference internal" href="../library/vip/amd/axi_vip/m_axi_sequencer.html">ADI AXI Master Sequencer</a></li>
<li class="toctree-l5"><a class="reference internal" href="../library/vip/amd/axi_vip/s_axi_sequencer.html">ADI AXI Slave Sequencer</a></li>
<li class="toctree-l5"><a class="reference internal" href="../library/vip/amd/axi_vip/adi_axi_monitor.html">ADI AXI Monitor</a></li>
</ul>
</li>
<li class="toctree-l4"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-3-2-2" id="toctree-collapse-2-3-2-2"/><div class="collapse"><a class="reference internal" href="../library/vip/amd/axis_vip/index.html">AXIS VIP</a><label for="toctree-collapse-2-3-2-2"><div class="icon"></div></label></div><ul>
<li class="toctree-l5"><a class="reference internal" href="../library/vip/amd/axis_vip/adi_axis_agent.html">ADI AXIS Agent</a></li>
<li class="toctree-l5"><a class="reference internal" href="../library/vip/amd/axis_vip/m_axis_sequencer.html">ADI AXIS Master Sequencer</a></li>
<li class="toctree-l5"><a class="reference internal" href="../library/vip/amd/axis_vip/s_axis_sequencer.html">ADI AXIS Slave Sequencer</a></li>
<li class="toctree-l5"><a class="reference internal" href="../library/vip/amd/axis_vip/adi_axis_monitor.html">ADI AXIS Monitor</a></li>
</ul>
</li>
<li class="toctree-l4"><a class="reference internal" href="../library/vip/amd/clk_vip/index.html">Clock VIP</a></li>
<li class="toctree-l4"><a class="reference internal" href="../library/vip/amd/rst_vip/index.html">Reset VIP</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-3" id="toctree-collapse-3"/><div class="collapse"><a class="reference internal" href="../testbenches/index.html">Testbenches</a><label for="toctree-collapse-3"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-3-1" id="toctree-collapse-3-1"/><div class="collapse"><a class="reference internal" href="../testbenches/ip_based/index.html">IP Based</a><label for="toctree-collapse-3-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../testbenches/ip_based/axis_sequencers/index.html">AXIS Sequencers</a></li>
<li class="toctree-l3"><a class="reference internal" href="../testbenches/ip_based/base/index.html">Base</a></li>
<li class="toctree-l3"><a class="reference internal" href="../testbenches/ip_based/dma_flock/index.html">DMA Framelock</a></li>
<li class="toctree-l3"><a class="reference internal" href="../testbenches/ip_based/dma_loopback/index.html">DMA Loopback</a></li>
<li class="toctree-l3"><a class="reference internal" href="../testbenches/ip_based/dma_sg/index.html">DMA Scatter-Gather</a></li>
<li class="toctree-l3"><a class="reference internal" href="../testbenches/ip_based/i3c_controller/index.html">I3C Controller</a></li>
<li class="toctree-l3"><a class="reference internal" href="../testbenches/ip_based/irq_handler/index.html">IRQ handler</a></li>
<li class="toctree-l3"><a class="reference internal" href="../testbenches/ip_based/jesd_loopback/index.html">JESD Loopback</a></li>
<li class="toctree-l3"><a class="reference internal" href="../testbenches/ip_based/util_axis_fifo/index.html">Util AXIS FIFO</a></li>
<li class="toctree-l3"><a class="reference internal" href="../testbenches/ip_based/util_axis_fifo_asym/index.html">Util AXIS FIFO Asymmetric</a></li>
<li class="toctree-l3"><a class="reference internal" href="../testbenches/ip_based/util_pack/index.html">Util Pack</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-3-2" id="toctree-collapse-3-2"/><div class="collapse"><a class="reference internal" href="../testbenches/project_based/index.html">Project Based</a><label for="toctree-collapse-3-2"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../testbenches/project_based/ad463x/index.html">AD463x</a></li>
<li class="toctree-l3"><a class="reference internal" href="../testbenches/project_based/ad57xx/index.html">AD57XX</a></li>
<li class="toctree-l3"><a class="reference internal" href="../testbenches/project_based/ad738x/index.html">AD738x</a></li>
<li class="toctree-l3"><a class="reference internal" href="../testbenches/project_based/ad7606/index.html">AD7606</a></li>
<li class="toctree-l3"><a class="reference internal" href="../testbenches/project_based/ad7616/index.html">AD7616</a></li>
<li class="toctree-l3"><a class="reference internal" href="../testbenches/project_based/ad9083/index.html">AD9083</a></li>
<li class="toctree-l3"><a class="reference internal" href="../testbenches/project_based/ada4355/index.html">ADA4355</a></li>
<li class="toctree-l3"><a class="reference internal" href="../testbenches/project_based/adrv9001/index.html">ADRV9001</a></li>
<li class="toctree-l3"><a class="reference internal" href="../testbenches/project_based/adrv9009/index.html">ADRV9009</a></li>
<li class="toctree-l3"><a class="reference internal" href="../testbenches/project_based/fmcomms2/index.html">FMCOMMS2</a></li>
<li class="toctree-l3"><a class="reference internal" href="../testbenches/project_based/ltc2378/index.html">LTC2378</a></li>
<li class="toctree-l3"><a class="reference internal" href="../testbenches/project_based/pluto/index.html">PLUTO</a></li>
<li class="toctree-l3"><a class="reference internal" href="../testbenches/project_based/pulsar_adc/index.html">PulSAR ADC PMDZ</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</body>
</html>

</div>
        </div>
      </div>

  <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper" id="top-anchor">
          <div class="body-header">
  <nav class="breadcrumb"><ol><li><a href="index.html">User Guide</a></li></ol></nav>
</div>
          <div class="body" role="main">
            
  <section id="adi-testbenches-coding-guidelines">
<span id="coding-guidelines"></span><h1>ADI Testbenches coding guidelines<a class="headerlink" href="#adi-testbenches-coding-guidelines" title="Link to this heading"></a></h1>
<section id="introduction">
<h2>1. Introduction<a class="headerlink" href="#introduction" title="Link to this heading"></a></h2>
<p>This document contains coding and documentation guidelines which must be
followed by all HDL testbenches.</p>
<p>The coding rules are intended to be applied to testbenches written using
System Verilog.</p>
<p>The HDL coding guidelines <a class="icon link reference external" href="https://analogdevicesinc.github.io/hdl/user_guide/hdl_coding_guidelines.html#hdl-coding-guidelines" target="_blank" title="(in HDL)"><span>ADI HDL coding guidelines</span></a> are also
applicable here. In addition, there are a set of rules for System Verilog,
listed below.</p>
</section>
<section id="coding-style">
<h2>2. Coding style<a class="headerlink" href="#coding-style" title="Link to this heading"></a></h2>
<section id="a-naming">
<h3>A. Naming<a class="headerlink" href="#a-naming" title="Link to this heading"></a></h3>
<p><strong>A1</strong></p>
<p>Class names should be composed in the following way:</p>
<ul class="simple">
<li><p>&lt;class_name&gt;_vif - Virtual Interface</p></li>
<li><p>&lt;class_name&gt;_env - Environment</p></li>
<li><p>&lt;class_name&gt;_wd - Watchdog</p></li>
<li><p>&lt;class_name&gt;_api - API class for an IP</p></li>
<li><p>&lt;class_name&gt;_agent - Agent class for an VIP</p></li>
<li><p>&lt;class_name&gt;_driver - Driver class for an VIP</p></li>
<li><p>&lt;class_name&gt;_monitor - Monitor class for an VIP</p></li>
<li><p>&lt;class_name&gt;_sequencer - Sequencer class for an VIP</p></li>
</ul>
<p><strong>A2</strong></p>
<p>File names should be composed in the following way:</p>
<ul class="simple">
<li><p>&lt;driver_name&gt;_api - API</p></li>
<li><p>Makeinclude_&lt;include_name&gt; - Makefile includes</p></li>
<li><p>sp_include_&lt;include_name&gt; - system_project.tcl includes</p></li>
<li><p>adi_regmap_&lt;ip_name&gt;_pkg - used in registermap class definitions</p></li>
<li><p>&lt;module_name&gt;_pkg - generic file name</p></li>
<li><p>adi_&lt;vip_name&gt;_vip.sv - packaged VIP module</p></li>
<li><p>adi_&lt;vip_name&gt;_vip_top.v - packaged VIP top module</p></li>
<li><p>adi_&lt;vip_name&gt;_vip_pkg - VIP agent, driver, monitor and sequencer containing
package</p></li>
<li><p>adi_&lt;vip_name&gt;_if - VIP interface</p></li>
<li><p>adi_&lt;vip_name&gt;_if_base_pkg - abstract interface class, to be used and
implemented in the VIP interface</p></li>
</ul>
</section>
<section id="b-general">
<h3>B. General<a class="headerlink" href="#b-general" title="Link to this heading"></a></h3>
<p><strong>B1</strong></p>
<p>Use safe-guarded thread construct when attempting to stop/kill a thread to
prevent unknown behavior.</p>
<p id="example-b1">Incorrect:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="k">fork</span>
<span class="w">  </span><span class="p">...</span>
<span class="k">join</span>
<span class="k">disable</span><span class="w"> </span><span class="k">fork</span><span class="p">;</span>
</pre></div>
</div>
<p>Correct:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="k">fork</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="k">fork</span>
<span class="w">    </span><span class="p">...</span>
<span class="w">  </span><span class="k">join</span>
<span class="w"> </span><span class="k">disable</span><span class="w"> </span><span class="k">fork</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">join</span>
</pre></div>
</div>
<p><strong>B2</strong></p>
<p>Include files should be used in Makefile and system_project.tcl scripts for
classes that have multiple dependencies.</p>
<p><strong>B3</strong></p>
<p>Testbench must finish with all threads stopped, testbench done message must be
printed and the <code class="docutils literal notranslate"><span class="pre">finish()</span></code> system function must be called afterwards.</p>
<p><strong>B4</strong></p>
<p>Forever statement must be used instead of while(1).</p>
<p id="example-b4">Incorrect:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="k">while</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="n">begin</span>
  <span class="o">...</span>
<span class="n">end</span>
</pre></div>
</div>
<p>Correct:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">forever</span> <span class="n">begin</span>
  <span class="o">...</span>
<span class="n">end</span>
</pre></div>
</div>
<p><strong>B5</strong></p>
<p>Repeat statement must be used instead of for loops, where the same operation
block is repeated with no changes.</p>
<p id="example-b5">Incorrect:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="kt">int</span><span class="w"> </span><span class="n">i</span><span class="p">;</span>
<span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">&lt;</span><span class="mi">5</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">++</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="p">...</span>
<span class="k">end</span>
</pre></div>
</div>
<p>Correct:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="k">repeat</span><span class="p">(</span><span class="mi">5</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">  </span><span class="p">...</span>
<span class="k">end</span>
</pre></div>
</div>
<p><strong>B6</strong></p>
<p>Watchdogs must be used to ensure that the simulation doesn’t get stuck during a
run.</p>
<p><strong>B7</strong></p>
<p>Test programs must use localparams instead of parameter.</p>
<p id="example-b7">Incorrect:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="k">parameter</span><span class="w"> </span><span class="n">VAL</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">3</span><span class="p">;</span>
</pre></div>
</div>
<p>Correct:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="k">localparam</span><span class="w"> </span><span class="n">VAL</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">3</span><span class="p">;</span>
</pre></div>
</div>
<p><strong>B8</strong></p>
<p>Use the proper equation type for various comparisons</p>
<ul class="simple">
<li><p>== for logical equality (1 and 0 comparison only)</p></li>
<li><p>=== for case equality (1, 0, x and z comparison)</p></li>
</ul>
</section>
<section id="c-design-under-test">
<h3>C. Design Under Test<a class="headerlink" href="#c-design-under-test" title="Link to this heading"></a></h3>
<p><strong>C1</strong></p>
<p>DUT IPs with a parameterizable registermap must be initialized using the macro
that is provided in the SystemVerilog header file next to the registermap.</p>
<p><strong>C2</strong></p>
<p>IP base addresses must be defined when the block design is created.</p>
<p id="example-c2">Case 1: AXI interface not yet connected.</p>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span><span class="k">set</span><span class="w"> </span>RX_DMA<span class="w"> </span><span class="mh">0x7C420000</span>
<span class="nv">ad_cpu_interconnect</span><span class="w"> </span><span class="nv">$RX_DMA</span><span class="w"> </span>dut_rx_dma
<span class="nv">adi_sim_add_define</span><span class="w"> </span><span class="s2">&quot;RX_DMA_BA=[format &quot;%d&quot; ${RX_DMA}]&quot;</span>
</pre></div>
</div>
<p>Case 2: AXI interface already connected.</p>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span><span class="k">set</span><span class="w"> </span>RX_DMA<span class="w"> </span><span class="mh">0x7C420000</span>
<span class="nv">set_property</span><span class="w"> </span>offset<span class="w"> </span><span class="nv">$RX_DMA</span><span class="w"> </span><span class="k">[</span><span class="nv">get_bd_addr_segs</span><span class="w"> </span><span class="k">{</span><span class="nv">mng_axi_vip</span><span class="o">/</span>Master_AXI<span class="o">/</span>SEG_data_dut_rx_dma<span class="k">}]</span>
<span class="nv">adi_sim_add_define</span><span class="w"> </span><span class="s2">&quot;RX_DMA_BA=[format &quot;%d&quot; ${RX_DMA}]&quot;</span>
</pre></div>
</div>
<p><strong>C3</strong></p>
<p>Project level testbench’s FPGA part must be compatible with one of the designs
of the HDL projects.</p>
<p id="example-c3">Set FPGA part number in system_project.tcl:</p>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span><span class="c"># VCU118 board example:</span>
<span class="nv">adi_sim_project_xilinx</span><span class="w"> </span><span class="nv">$project_name</span><span class="w"> </span><span class="s2">&quot;xcvu9p-flga2104-2L-e&quot;</span>

<span class="c"># Xilinx 7-series FPGA example:</span>
<span class="nv">adi_sim_project_xilinx</span><span class="w"> </span><span class="nv">$project_name</span><span class="w"> </span><span class="s2">&quot;xc7z007sclg400-1&quot;</span>
</pre></div>
</div>
<p><strong>C4</strong></p>
<p>All configuration parameters must be defined in the ad_project_params associative
array.</p>
<div class="highlight-default notranslate" id="example-c4"><div class="highlight"><pre><span></span>global ad_project_params

set ad_project_params(DATA_WIDTH) 16

set rx_dma_cfg [list \
  DMA_TYPE_SRC 1 \
  DMA_TYPE_DEST 0 \
  ID 0 \
  AXI_SLICE_SRC 1 \
  AXI_SLICE_DEST 1 \
  SYNC_TRANSFER_START 0 \
  DMA_LENGTH_WIDTH 24 \
  DMA_2D_TRANSFER 0 \
  MAX_BYTES_PER_BURST 4096 \
  CYCLIC 0 \
  DMA_DATA_WIDTH_SRC 32 \
  DMA_DATA_WIDTH_DEST 32 \
]

set ad_project_params(rx_dma_cfg) $rx_dma_cfg
</pre></div>
</div>
<p><strong>C5</strong></p>
<p>In project level testbenches, the DUT block design should come from the HDL
repository.</p>
<p><strong>C6</strong></p>
<p>If multiple test programs are created, the test program’s name should hint
towards the use-case of that test program.</p>
<p><strong>C7</strong></p>
<p>If multiple configurations are created, the configuration file’s name should
hint towards the use-case of that configuration file.</p>
</section>
<section id="d-methods">
<h3>D. Methods<a class="headerlink" href="#d-methods" title="Link to this heading"></a></h3>
<p><strong>D1</strong></p>
<p>Function method definition must be used for operations that have no relation
with simulation time.</p>
<p id="example-d1">Incorrect:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="k">task</span><span class="w"> </span><span class="n">add_function</span><span class="p">(</span>
<span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">a</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">b</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">c</span><span class="p">);</span>

<span class="w">  </span><span class="n">c</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="k">endtask</span><span class="o">:</span><span class="w"> </span><span class="n">add_function</span>
</pre></div>
</div>
<p>Correct:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="k">function</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">add_function</span><span class="p">(</span>
<span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">a</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">b</span><span class="p">);</span>

<span class="w">  </span><span class="k">return</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="k">endfunction</span><span class="o">:</span><span class="w"> </span><span class="n">add_function</span>
</pre></div>
</div>
<p><strong>D2</strong></p>
<p>Parenthesis must be present at method calls, even if these don’t require any
input values.</p>
<p id="example-d2">Incorrect:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="k">task</span><span class="w"> </span><span class="n">add_function</span><span class="p">;</span>
<span class="w">  </span><span class="p">...</span>
<span class="k">endtask</span><span class="o">:</span><span class="w"> </span><span class="n">add_function</span>
</pre></div>
</div>
<p>Correct:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="k">task</span><span class="w"> </span><span class="n">add_function</span><span class="p">();</span>
<span class="w">  </span><span class="p">...</span>
<span class="k">endtask</span><span class="o">:</span><span class="w"> </span><span class="n">add_function</span>
</pre></div>
</div>
<p><strong>D3</strong></p>
<p>All method arguments must have their direction specified as input, output,
inout or ref.</p>
<p><strong>D4</strong></p>
<p>Every named block must end with their identifier.</p>
<p id="example-d4">Incorrect:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="kd">class</span><span class="w"> </span><span class="nc">verifier</span><span class="p">();</span>
<span class="w">  </span><span class="p">...</span>
<span class="kd">endclass</span>
</pre></div>
</div>
<p>Correct:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="kd">class</span><span class="w"> </span><span class="nc">verifier</span><span class="p">();</span>
<span class="w">  </span><span class="p">...</span>
<span class="kd">endclass</span><span class="p">:</span><span class="w"> </span><span class="nc">verifier</span>
</pre></div>
</div>
</section>
<section id="e-event-scheduling">
<h3>E. Event scheduling<a class="headerlink" href="#e-event-scheduling" title="Link to this heading"></a></h3>
<p><strong>E1</strong></p>
<p>Event synchronization between multiple threads should be avoided, unless the user
is very familiar with the simulation scheduler and knows about all of the corner
cases that may arise using multiple threads or there is no other way around it.</p>
<p><strong>E2</strong></p>
<p>#0 must not be used. This would only mean that synchronization between events is
not properly handled and it’s prone to error if not used exactly the way it was
intended to be used.</p>
<p><strong>E3</strong></p>
<p>Time value and scale must be specified for delaying statements.</p>
<p id="example-e3">Incorrect:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="p">#</span><span class="mi">5</span><span class="p">;</span>
</pre></div>
</div>
<p>Correct:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="p">#</span><span class="mi">5</span><span class="n">us</span><span class="p">;</span>
<span class="p">#(</span><span class="mi">5</span><span class="o">*</span><span class="mi">1</span><span class="n">us</span><span class="p">);</span>
</pre></div>
</div>
</section>
<section id="f-reporting">
<h3>F. Reporting<a class="headerlink" href="#f-reporting" title="Link to this heading"></a></h3>
<p><strong>F1</strong></p>
<p>Reporting system functions calls from the standard must only be used in VIP
files related to the block design IP, including the interface and the base
interface class.</p>
<div class="highlight-systemverilog notranslate" id="example-f1"><div class="highlight"><pre><span></span><span class="p">$</span><span class="n">info</span><span class="p">(</span><span class="s">&quot;Info message example&quot;</span><span class="p">);</span>
</pre></div>
</div>
<p><strong>F2</strong></p>
<p>Reporting macros must only be used in the test programs.</p>
<div class="highlight-systemverilog notranslate" id="example-f2"><div class="highlight"><pre><span></span><span class="no">`INFO</span><span class="p">((</span><span class="s">&quot;Info message example&quot;</span><span class="p">),</span><span class="w"> </span><span class="n">ADI_VERBOSITY_LOW</span><span class="p">);</span>
</pre></div>
</div>
<p><strong>F3</strong></p>
<p>Reporting functions from the base reporting class must be used in classes that
inherit these functions.</p>
<div class="highlight-systemverilog notranslate" id="example-f3"><div class="highlight"><pre><span></span><span class="k">this</span><span class="p">.</span><span class="n">info</span><span class="p">($</span><span class="n">sformatf</span><span class="p">(</span><span class="s">&quot;Data received: %d&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">data</span><span class="p">),</span><span class="w"> </span><span class="n">ADI_VERBOSITY_MEDIUM</span><span class="p">);</span>
</pre></div>
</div>
<p><strong>F4</strong></p>
<p>Error messages should be used where the simulation may continue if something is
not working as expected. In every other instance, where the simulation must halt
immediately, use fatal messages.</p>
<div class="highlight-systemverilog notranslate" id="example-f4"><div class="highlight"><pre><span></span><span class="k">this</span><span class="p">.</span><span class="n">error</span><span class="p">($</span><span class="n">sformatf</span><span class="p">(</span><span class="s">&quot;Error, but can continue&quot;</span><span class="p">));</span>
<span class="k">this</span><span class="p">.</span><span class="n">fatal</span><span class="p">($</span><span class="n">sformatf</span><span class="p">(</span><span class="s">&quot;Error and cannot continue&quot;</span><span class="p">));</span>
</pre></div>
</div>
<p><strong>F5</strong></p>
<p>Verbosity settings must be set as follows:</p>
<ul class="simple">
<li><p>ADI_VERBOSITY_NONE: Only for simulation randomization state and simulation done messages</p></li>
<li><p>ADI_VERBOSITY_LOW: All info messages inside the test program, with the exceptions of ADI_VERBOSITY_NONE</p></li>
<li><p>ADI_VERBOSITY_MEDIUM: Inside drivers</p></li>
<li><p>ADI_VERBOSITY_HIGH: Inside VIP modules, regmaps, utilities</p></li>
</ul>
</section>
<section id="g-classes">
<h3>G. Classes<a class="headerlink" href="#g-classes" title="Link to this heading"></a></h3>
<p><strong>G1</strong></p>
<p>Checker and scoreboard modules must be written to be parameterizable, which
means that they should be able to work with any data type.</p>
<p><strong>G2</strong></p>
<p>Data and methods inside classes should be protected from outside access using
protected and local keywords where it makes sense.</p>
<p id="example-g2">Incorrect:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="kt">int</span><span class="w"> </span><span class="n">class_id</span><span class="p">;</span>
<span class="kt">int</span><span class="w"> </span><span class="n">device_address</span><span class="p">;</span>

<span class="k">task</span><span class="w"> </span><span class="n">access_device</span><span class="p">();</span>
<span class="w">  </span><span class="p">...</span>
<span class="k">endtask</span><span class="o">:</span><span class="w"> </span><span class="n">access_device</span>
</pre></div>
</div>
<p>Correct:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="c1">// always assigned by the parent, invisible to child classes</span>
<span class="k">localparam</span><span class="w"> </span><span class="n">class_id</span><span class="p">;</span>
<span class="c1">// both parent and child might need access to it, but prevent the outside from accessing it</span>
<span class="k">protected</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">device_address</span><span class="p">;</span>

<span class="k">task</span><span class="w"> </span><span class="n">access_device</span><span class="p">();</span>
<span class="w">  </span><span class="p">...</span>
<span class="k">endtask</span><span class="o">:</span><span class="w"> </span><span class="n">access_device</span>
</pre></div>
</div>
<p><strong>G3</strong></p>
<p>ADI_FIFO or ADI_LIFO must be used for queues to avoid push-pull/front-back style
differences and other issues.</p>
<div class="highlight-systemverilog notranslate" id="example-g3"><div class="highlight"><pre><span></span><span class="n">adi_fifo</span><span class="w"> </span><span class="p">#(</span><span class="n">data_length</span><span class="p">)</span><span class="w"> </span><span class="n">fifo_buffer</span><span class="p">;</span>

<span class="n">fifo_buffer</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="p">();</span>
</pre></div>
</div>
<p><strong>G4</strong></p>
<p>Checker or scoreboard class should be used whenever comparing data streams.</p>
<p><strong>G5</strong></p>
<p>Use the IRQ handler class when dealing with any interrupt requests from the DUT.</p>
<p><strong>G6</strong></p>
<p>Checker and scoreboard classes must use a subscriber class to get data.</p>
</section>
<section id="h-vip">
<h3>H. VIP<a class="headerlink" href="#h-vip" title="Link to this heading"></a></h3>
<p><strong>H1</strong></p>
<p>VIP agents must contain a driver, monitor and sequencer modules.</p>
<div class="highlight-systemverilog notranslate" id="example-h1"><div class="highlight"><pre><span></span><span class="kd">class</span><span class="w"> </span><span class="nc">vip_driver</span><span class="p">;</span>
<span class="w">  </span><span class="p">...</span>
<span class="kd">endclass</span><span class="p">:</span><span class="w"> </span><span class="nc">vip_driver</span>

<span class="kd">class</span><span class="w"> </span><span class="nc">vip_monitor</span><span class="p">;</span>
<span class="w">  </span><span class="p">...</span>
<span class="kd">endclass</span><span class="p">:</span><span class="w"> </span><span class="nc">vip_monitor</span>

<span class="kd">class</span><span class="w"> </span><span class="nc">vip_sequencer</span><span class="p">;</span>
<span class="w">  </span><span class="p">...</span>
<span class="kd">endclass</span><span class="p">:</span><span class="w"> </span><span class="nc">vip_sequencer</span>

<span class="kd">class</span><span class="w"> </span><span class="nc">vip_agent</span><span class="p">;</span>
<span class="w">  </span><span class="n">vip_driver</span><span class="w"> </span><span class="n">vip_drv</span><span class="p">;</span>
<span class="w">  </span><span class="n">vip_monitor</span><span class="w"> </span><span class="n">vip_mon</span><span class="p">;</span>
<span class="w">  </span><span class="n">vip_sequencer</span><span class="w"> </span><span class="n">vip_seq</span><span class="p">;</span>

<span class="w">  </span><span class="p">...</span>
<span class="kd">endclass</span><span class="p">:</span><span class="w"> </span><span class="nc">vip_agent</span>
</pre></div>
</div>
<p><strong>H2</strong></p>
<p>VIP monitors must contain a publisher module.</p>
<div class="highlight-systemverilog notranslate" id="example-h2"><div class="highlight"><pre><span></span><span class="kd">class</span><span class="w"> </span><span class="nc">vip_monitor</span><span class="p">;</span>
<span class="w">  </span><span class="n">adi_publisher</span><span class="w"> </span><span class="p">#(</span><span class="o">&lt;</span><span class="n">data_type</span><span class="o">&gt;</span><span class="p">)</span><span class="w"> </span><span class="n">publisher</span><span class="p">;</span>

<span class="w">  </span><span class="p">...</span>
<span class="kd">endclass</span><span class="p">:</span><span class="w"> </span><span class="nc">vip_monitor</span>
</pre></div>
</div>
<p><strong>H3</strong></p>
<p>VIP drivers, monitors and sequencers must have their agent parents set.</p>
<p id="example-h3">Incorrect:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="kd">class</span><span class="w"> </span><span class="nc">vip_agent</span><span class="p">;</span>
<span class="w">  </span><span class="n">vip_driver</span><span class="w"> </span><span class="n">vip_drv</span><span class="p">;</span>
<span class="w">  </span><span class="n">vip_monitor</span><span class="w"> </span><span class="n">vip_mon</span><span class="p">;</span>
<span class="w">  </span><span class="n">vip_sequencer</span><span class="w"> </span><span class="n">vip_seq</span><span class="p">;</span>

<span class="w">  </span><span class="k">function</span><span class="w"> </span><span class="k">new</span><span class="p">();</span>
<span class="w">    </span><span class="n">vip_drv</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="p">(</span><span class="s">&quot;Driver&quot;</span><span class="p">);</span>
<span class="w">    </span><span class="n">vip_mon</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="p">(</span><span class="s">&quot;Monitor&quot;</span><span class="p">);</span>
<span class="w">    </span><span class="n">vip_seq</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="p">(</span><span class="s">&quot;Sequencer&quot;</span><span class="p">);</span>
<span class="w">  </span><span class="k">endfunction</span><span class="o">:</span><span class="w"> </span><span class="k">new</span>
<span class="kd">endclass</span><span class="p">:</span><span class="w"> </span><span class="nc">vip_agent</span>
</pre></div>
</div>
<p>Correct:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="kd">class</span><span class="w"> </span><span class="nc">vip_agent</span><span class="p">;</span>
<span class="w">  </span><span class="n">vip_driver</span><span class="w"> </span><span class="n">vip_drv</span><span class="p">;</span>
<span class="w">  </span><span class="n">vip_monitor</span><span class="w"> </span><span class="n">vip_mon</span><span class="p">;</span>
<span class="w">  </span><span class="n">vip_sequencer</span><span class="w"> </span><span class="n">vip_seq</span><span class="p">;</span>

<span class="w">  </span><span class="k">function</span><span class="w"> </span><span class="k">new</span><span class="p">();</span>
<span class="w">    </span><span class="n">vip_drv</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="p">(</span><span class="s">&quot;Driver&quot;</span><span class="p">,</span><span class="w"> </span><span class="k">this</span><span class="p">);</span>
<span class="w">    </span><span class="n">vip_mon</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="p">(</span><span class="s">&quot;Monitor&quot;</span><span class="p">,</span><span class="w"> </span><span class="k">this</span><span class="p">);</span>
<span class="w">    </span><span class="n">vip_seq</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="p">(</span><span class="s">&quot;Sequencer&quot;</span><span class="p">,</span><span class="w"> </span><span class="k">this</span><span class="p">);</span>
<span class="w">  </span><span class="k">endfunction</span><span class="o">:</span><span class="w"> </span><span class="k">new</span>
<span class="kd">endclass</span><span class="p">:</span><span class="w"> </span><span class="nc">vip_agent</span>
</pre></div>
</div>
<p><strong>H4</strong></p>
<p>VIP drivers, monitors and sequencers must not be instantiated outside of the agent.</p>
<p><strong>H5</strong></p>
<p>VIP agents, drivers, monitors and sequencers should not be parameterizable.
These classes should read parameter values from the interface class, which has
direct access to the interface parameters if needed.</p>
<p><strong>H6</strong></p>
<p>VIP agents should have an environment as a parent.</p>
<p id="example-h6">Incorrect:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="kd">class</span><span class="w"> </span><span class="nc">environment</span><span class="p">;</span>
<span class="w">  </span><span class="n">vip_agent</span><span class="w"> </span><span class="n">vip_agnt</span><span class="p">;</span>

<span class="w">  </span><span class="k">function</span><span class="w"> </span><span class="k">new</span><span class="p">();</span>
<span class="w">    </span><span class="n">vip_agnt</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="p">(</span><span class="s">&quot;Agent&quot;</span><span class="p">);</span>
<span class="w">  </span><span class="k">endfunction</span><span class="o">:</span><span class="w"> </span><span class="k">new</span>
<span class="kd">endclass</span><span class="p">:</span><span class="w"> </span><span class="nc">environment</span>
</pre></div>
</div>
<p>Correct:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="kd">class</span><span class="w"> </span><span class="nc">environment</span><span class="p">;</span>
<span class="w">  </span><span class="n">vip_agent</span><span class="w"> </span><span class="n">vip_agnt</span><span class="p">;</span>

<span class="w">  </span><span class="k">function</span><span class="w"> </span><span class="k">new</span><span class="p">();</span>
<span class="w">    </span><span class="n">vip_agnt</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="p">(</span><span class="s">&quot;Agent&quot;</span><span class="p">,</span><span class="w"> </span><span class="k">this</span><span class="p">);</span>
<span class="w">  </span><span class="k">endfunction</span><span class="o">:</span><span class="w"> </span><span class="k">new</span>
<span class="kd">endclass</span><span class="p">:</span><span class="w"> </span><span class="nc">environment</span>
</pre></div>
</div>
<p><strong>H7</strong></p>
<p>VIP classes must be instantiated with an interface class and not with a virtual
interface. AMD VIPs are an exception from this rule.</p>
<p id="example-h7">Incorrect:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="kd">class</span><span class="w"> </span><span class="nc">vip_agent</span><span class="p">;</span>
<span class="w">  </span><span class="k">protected</span><span class="w"> </span><span class="n">vif</span><span class="w"> </span><span class="n">vif_proxy</span><span class="p">;</span>

<span class="w">  </span><span class="k">function</span><span class="w"> </span><span class="k">new</span><span class="p">(</span><span class="k">virtual</span><span class="w"> </span><span class="k">interface</span><span class="w"> </span><span class="n">vif_proxy</span><span class="p">);</span>
<span class="w">    </span><span class="k">this</span><span class="p">.</span><span class="n">vif_proxy</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">vif_proxy</span><span class="p">;</span>
<span class="w">  </span><span class="k">endfunction</span><span class="o">:</span><span class="w"> </span><span class="k">new</span>
<span class="kd">endclass</span><span class="p">:</span><span class="w"> </span><span class="nc">vip_agent</span>
</pre></div>
</div>
<p>Correct:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="kd">class</span><span class="w"> </span><span class="nc">vip_agent</span><span class="p">;</span>
<span class="w">  </span><span class="k">protected</span><span class="w"> </span><span class="n">vif_class</span><span class="w"> </span><span class="n">vif_class_proxy</span><span class="p">;</span>

<span class="w">  </span><span class="k">function</span><span class="w"> </span><span class="k">new</span><span class="p">(</span><span class="n">vif_class</span><span class="w"> </span><span class="n">vif_class_proxy</span><span class="p">);</span>
<span class="w">    </span><span class="k">this</span><span class="p">.</span><span class="n">vif_class_proxy</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">vif_class_proxy</span><span class="p">;</span>
<span class="w">  </span><span class="k">endfunction</span><span class="o">:</span><span class="w"> </span><span class="k">new</span>
<span class="kd">endclass</span><span class="p">:</span><span class="w"> </span><span class="nc">vip_agent</span>
</pre></div>
</div>
<p><strong>H8</strong></p>
<p>AMD AXI and AXI Streaming VIPs must be linked to ADI base class VIPs located
inside the environment.</p>
<div class="highlight-systemverilog notranslate" id="example-h8"><div class="highlight"><pre><span></span><span class="n">test_harness_env</span><span class="w"> </span><span class="n">base_env</span><span class="p">;</span>

<span class="n">base_env</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="p">(...);</span>

<span class="n">mng</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="p">(</span><span class="s">&quot;&quot;</span><span class="p">,</span><span class="w"> </span><span class="no">`TH</span><span class="p">.</span><span class="no">`MNG_AXI</span><span class="p">.</span><span class="n">inst</span><span class="p">.</span><span class="n">IF</span><span class="p">);</span>
<span class="n">ddr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="p">(</span><span class="s">&quot;&quot;</span><span class="p">,</span><span class="w"> </span><span class="no">`TH</span><span class="p">.</span><span class="no">`DDR_AXI</span><span class="p">.</span><span class="n">inst</span><span class="p">.</span><span class="n">IF</span><span class="p">);</span>

<span class="no">`LINK</span><span class="p">(</span><span class="n">mng</span><span class="p">,</span><span class="w"> </span><span class="n">base_env</span><span class="p">,</span><span class="w"> </span><span class="n">mng</span><span class="p">)</span>
<span class="no">`LINK</span><span class="p">(</span><span class="n">ddr</span><span class="p">,</span><span class="w"> </span><span class="n">base_env</span><span class="p">,</span><span class="w"> </span><span class="n">ddr</span><span class="p">)</span>
</pre></div>
</div>
</section>
<section id="i-api">
<h3>I. API<a class="headerlink" href="#i-api" title="Link to this heading"></a></h3>
<p><strong>I1</strong></p>
<p>APIs that can control an IP that has a parameterizable registermap must also be
parameterized with the same parameters using a macro.</p>
<p><strong>I2</strong></p>
<p>APIs with registermaps must have a sanity test implemented. Exceptions are those
that don’t have Version, Magic and Scratch registers.</p>
<div class="highlight-systemverilog notranslate" id="example-i2"><div class="highlight"><pre><span></span><span class="k">task</span><span class="w"> </span><span class="n">sanity_test</span><span class="p">();</span>
<span class="w">  </span><span class="c1">// check version compatibility</span>
<span class="w">  </span><span class="p">...</span>
<span class="w">  </span><span class="c1">// check magic number</span>
<span class="w">  </span><span class="p">...</span>
<span class="w">  </span><span class="c1">// check scratch register</span>
<span class="w">  </span><span class="p">...</span>
<span class="w">  </span><span class="no">`INFO</span><span class="p">((</span><span class="s">&quot;Sanity Test Done&quot;</span><span class="p">),</span><span class="w"> </span><span class="n">ADI_VERBOSITY_LOW</span><span class="p">);</span>
<span class="k">endtask</span>
</pre></div>
</div>
<p><strong>I3</strong></p>
<p>IP register access calls must only be written inside an API.</p>
<p><strong>I4</strong></p>
<p>Every ADI IP that has a registermap must have its own API driver class.</p>
<p><strong>I5</strong></p>
<p>IRQ handler class must be used when dealing with interrupt requests.</p>
</section>
<section id="j-environment">
<h3>J. Environment<a class="headerlink" href="#j-environment" title="Link to this heading"></a></h3>
<p><strong>J1</strong></p>
<p>An environment must only contain VIP agents, APIs and/or checkers.</p>
<p><strong>J2</strong></p>
<p>Test_harness_env should not be inherited by any environment.</p>
<p id="example-j2">Incorrect:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="kd">class</span><span class="w"> </span><span class="nc">test_harness_env</span><span class="w"> </span><span class="kd">extends</span><span class="w"> </span><span class="nc">adi_environment</span><span class="p">;</span>
<span class="w">  </span><span class="p">...</span>
<span class="kd">endclass</span><span class="p">:</span><span class="w"> </span><span class="nc">test_harness_env</span>

<span class="kd">class</span><span class="w"> </span><span class="nc">new_env</span><span class="w"> </span><span class="kd">extends</span><span class="w"> </span><span class="nc">test_harness_env</span><span class="p">;</span>
<span class="w">  </span><span class="p">...</span>
<span class="kd">endclass</span><span class="p">:</span><span class="w"> </span><span class="nc">new_env</span>
</pre></div>
</div>
<p>Correct:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="kd">class</span><span class="w"> </span><span class="nc">test_harness_env</span><span class="w"> </span><span class="kd">extends</span><span class="w"> </span><span class="nc">adi_environment</span><span class="p">;</span>
<span class="w">  </span><span class="p">...</span>
<span class="kd">endclass</span><span class="p">:</span><span class="w"> </span><span class="nc">test_harness_env</span>

<span class="kd">class</span><span class="w"> </span><span class="nc">new_env</span><span class="w"> </span><span class="kd">extends</span><span class="w"> </span><span class="nc">adi_environment</span><span class="p">;</span>
<span class="w">  </span><span class="p">...</span>
<span class="kd">endclass</span><span class="p">:</span><span class="w"> </span><span class="nc">new_env</span>
</pre></div>
</div>
<p><strong>J3</strong></p>
<p>New environments should be created with the intent to be reused in other
testbenches.</p>
</section>
<section id="k-randomization">
<h3>K. Randomization<a class="headerlink" href="#k-randomization" title="Link to this heading"></a></h3>
<p><strong>K1</strong></p>
<p>Constrained randomized values should be used for randomized testing.</p>
<p><strong>K2</strong></p>
<p>Variable randomization states must always be checked.</p>
<div class="highlight-systemverilog notranslate" id="example-k2"><div class="highlight"><pre><span></span><span class="kd">class</span><span class="w"> </span><span class="nc">randomizer_class</span><span class="p">;</span>
<span class="w">  </span><span class="k">rand</span><span class="w"> </span><span class="kt">bit</span><span class="w"> </span><span class="n">switch</span><span class="p">;</span>

<span class="w">  </span><span class="k">function</span><span class="w"> </span><span class="kt">void</span><span class="w"> </span><span class="n">randomize_switch</span><span class="p">();</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="k">this</span><span class="p">.</span><span class="n">switch</span><span class="p">.</span><span class="n">randomize</span><span class="p">())</span><span class="w"> </span><span class="k">begin</span>
<span class="w">      </span><span class="no">`FATAL</span><span class="p">((</span><span class="s">&quot;Randomization failed!&quot;</span><span class="p">));</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">endfunction</span><span class="o">:</span><span class="w"> </span><span class="n">randomize_switch</span>
<span class="kd">endclass</span><span class="p">:</span><span class="w"> </span><span class="nc">randomizer_class</span>
</pre></div>
</div>
<p><strong>K3</strong></p>
<p>All random variables must be randomized when the class creation occurs.</p>
<div class="highlight-systemverilog notranslate" id="example-k3"><div class="highlight"><pre><span></span><span class="kd">class</span><span class="w"> </span><span class="nc">randomizer_class</span><span class="p">;</span>
<span class="w">  </span><span class="k">rand</span><span class="w"> </span><span class="kt">bit</span><span class="w"> </span><span class="n">switch</span><span class="p">;</span>

<span class="w">  </span><span class="k">function</span><span class="w"> </span><span class="k">new</span><span class="p">();</span>
<span class="w">    </span><span class="k">this</span><span class="p">.</span><span class="n">randomize_init</span><span class="p">();</span>
<span class="w">  </span><span class="k">endfunction</span><span class="o">:</span><span class="w"> </span><span class="k">new</span>

<span class="w">  </span><span class="k">function</span><span class="w"> </span><span class="kt">void</span><span class="w"> </span><span class="n">randomize_init</span><span class="p">();</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="k">this</span><span class="p">.</span><span class="n">randomize</span><span class="p">())</span><span class="w"> </span><span class="k">begin</span>
<span class="w">      </span><span class="no">`FATAL</span><span class="p">((</span><span class="s">&quot;Randomization failed!&quot;</span><span class="p">));</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">endfunction</span><span class="o">:</span><span class="w"> </span><span class="n">randomize_init</span>
<span class="kd">endclass</span><span class="p">:</span><span class="w"> </span><span class="nc">randomizer_class</span>
</pre></div>
</div>
<p><strong>K4</strong></p>
<p>Test programs must output the simulation randomization state at the very
beginning of the simulation.</p>
<div class="highlight-systemverilog notranslate" id="example-k4"><div class="highlight"><pre><span></span><span class="n">process</span><span class="w"> </span><span class="n">current_process</span><span class="p">;</span>
<span class="kt">string</span><span class="w"> </span><span class="n">current_process_random_state</span><span class="p">;</span>

<span class="n">current_process</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">process</span><span class="o">::</span><span class="n">self</span><span class="p">();</span>
<span class="n">current_process_random_state</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">current_process</span><span class="p">.</span><span class="n">get_randstate</span><span class="p">();</span>
<span class="no">`INFO</span><span class="p">((</span><span class="s">&quot;Randomization state: %s&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">current_process_random_state</span><span class="p">),</span><span class="w"> </span><span class="n">ADI_VERBOSITY_NONE</span><span class="p">);</span>
</pre></div>
</div>
<p><strong>K5</strong></p>
<p>The testbench should have a randomized configuration file paired with a
randomized testbench.</p>
</section>
</section>
<section id="annexes">
<h2>3. Annexes<a class="headerlink" href="#annexes" title="Link to this heading"></a></h2>
<section id="annex-1-system-verilog-file-format-different-use-cases">
<h3>Annex 1 System Verilog file format (different use-cases)<a class="headerlink" href="#annex-1-system-verilog-file-format-different-use-cases" title="Link to this heading"></a></h3>
</section>
</section>
<section id="references">
<h2>4. References<a class="headerlink" href="#references" title="Link to this heading"></a></h2>
</section>
</section>


          </div>
              <div class="related">
                &nbsp;
    <a href="create_edit_tb.html" title="Previous document (Alt+Shift+LeftArrow)" class="prev">Creation and Editing of HDL Testbenches</a>
    <a href="debug_tb.html" title="Next document (Alt+Shift+RightArrow)" class="next">Debugging a testbench</a>
              </div>
          
        </div>
      </div>
  </div>

  <label id="cancel-area-show-toc" for="input-show-toc"></label>
  <label id="cancel-area-show-localtoc" for="input-show-localtoc"></label>
    <footer>
      &#169;2024-2025, Analog Devices, Inc.
      
      |
      Made with <a href="https://www.sphinx-doc.org/">Sphinx</a>
      &amp; <a href="https://github.com/analogdevicesinc/doctools">Doctools</a>
      
    </footer>
  </body>
</html>