{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677589621481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677589621482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 18:37:01 2023 " "Processing started: Tue Feb 28 18:37:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677589621482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677589621482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main_module_28_2_copy -c main_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off main_module_28_2_copy -c main_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677589621482 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677589621756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dancing_led.v 1 1 " "Found 1 design units, including 1 entities, in source file dancing_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 dancing_led " "Found entity 1: dancing_led" {  } { { "dancing_led.v" "" { Text "C:/ALTERA/13.0sp1/New folder/ping pong/dancing_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677589621790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677589621790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file clockconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockconverter " "Found entity 1: clockconverter" {  } { { "clockconverter.v" "" { Text "C:/ALTERA/13.0sp1/New folder/ping pong/clockconverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677589621792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677589621792 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "score_controller.v(17) " "Verilog HDL information at score_controller.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "score_controller.v" "" { Text "C:/ALTERA/13.0sp1/New folder/ping pong/score_controller.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677589621794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file score_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_controller " "Found entity 1: score_controller" {  } { { "score_controller.v" "" { Text "C:/ALTERA/13.0sp1/New folder/ping pong/score_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677589621794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677589621794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_seven.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_seven " "Found entity 1: bcd_to_seven" {  } { { "bcd_to_seven.v" "" { Text "C:/ALTERA/13.0sp1/New folder/ping pong/bcd_to_seven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677589621796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677589621796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_module.v 1 1 " "Found 1 design units, including 1 entities, in source file main_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_module_28_2_copy " "Found entity 1: main_module_28_2_copy" {  } { { "main_module.v" "" { Text "C:/ALTERA/13.0sp1/New folder/ping pong/main_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677589621797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677589621797 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk main_module.v(8) " "Verilog HDL Implicit Net warning at main_module.v(8): created implicit net for \"clk\"" {  } { { "main_module.v" "" { Text "C:/ALTERA/13.0sp1/New folder/ping pong/main_module.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677589621798 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "score_L main_module.v(10) " "Verilog HDL Implicit Net warning at main_module.v(10): created implicit net for \"score_L\"" {  } { { "main_module.v" "" { Text "C:/ALTERA/13.0sp1/New folder/ping pong/main_module.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677589621798 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "score_R main_module.v(10) " "Verilog HDL Implicit Net warning at main_module.v(10): created implicit net for \"score_R\"" {  } { { "main_module.v" "" { Text "C:/ALTERA/13.0sp1/New folder/ping pong/main_module.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677589621798 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_module.v(8) " "Verilog HDL Instantiation warning at main_module.v(8): instance has no name" {  } { { "main_module.v" "" { Text "C:/ALTERA/13.0sp1/New folder/ping pong/main_module.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1677589621798 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_module.v(9) " "Verilog HDL Instantiation warning at main_module.v(9): instance has no name" {  } { { "main_module.v" "" { Text "C:/ALTERA/13.0sp1/New folder/ping pong/main_module.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1677589621798 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_module.v(10) " "Verilog HDL Instantiation warning at main_module.v(10): instance has no name" {  } { { "main_module.v" "" { Text "C:/ALTERA/13.0sp1/New folder/ping pong/main_module.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1677589621798 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "main_module " "Top-level design entity \"main_module\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1677589621820 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ALTERA/13.0sp1/New folder/ping pong/output_files/main_module.map.smsg " "Generated suppressed messages file C:/ALTERA/13.0sp1/New folder/ping pong/output_files/main_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1677589621847 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677589621885 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 28 18:37:01 2023 " "Processing ended: Tue Feb 28 18:37:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677589621885 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677589621885 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677589621885 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677589621885 ""}
