#!/usr/bin/env python
# Copyright (c) 2015 Princeton University
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are met:
#     * Redistributions of source code must retain the above copyright
#       notice, this list of conditions and the following disclaimer.
#     * Redistributions in binary form must reproduce the above copyright
#       notice, this list of conditions and the following disclaimer in the
#       documentation and/or other materials provided with the distribution.
#     * Neither the name of Princeton University nor the
#       names of its contributors may be used to endorse or promote products
#       derived from this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY PRINCETON UNIVERSITY "AS IS" AND
# ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
# WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
# DISCLAIMED. IN NO EVENT SHALL PRINCETON UNIVERSITY BE LIABLE FOR ANY
# DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
# (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
# LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
# ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
# SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#####################################################################
#  Filename      : pitonstream
#  Version       : 1.0
#  Created On    : 2016-06-10
#  Author        : Alexey Lavrov
#  Company       : Princeton University
#  Email         : openpiton@princeton.edu
#
#  Description   : top level script for streaming data from PC to
#                  OpenPiton proto
#
#####################################################################

import time, re, sys, os, serial, shlex, subprocess, csv
import make_mem_map as mmm
import image2stream as i2s
from optparse import OptionParser
from time import sleep
DEBUG = False
INFO = False
from fpga_lib import *
from dbg import *

class bcolors:
    PASSED = '\033[32m'
    TIMEOUT = '\033[33m'
    FAILED = '\033[31m'
    ENDC = '\033[0m'


FLOG_NAME = os.path.join(MODEL_DIR, "uart_piton.log")

CFG_DONE_KEY        = "DONE"
TEST_PASSED_KEY     = "PASSED"
TEST_FAILED_KEY     = "FAILED"
TEST_TIMEOUT_KEY    = "TIMEOUT"

CFG_DONE_EVENT      = 0
TEST_PASSED_EVENT   = 1
TEST_FAILED_EVENT   = 2
TEST_TIMEOUT_EVENT  = 3

KEY_EVENT_MAP = {CFG_DONE_KEY:CFG_DONE_EVENT,
                 TEST_PASSED_KEY:TEST_PASSED_EVENT,
                 TEST_FAILED_KEY:TEST_FAILED_EVENT,
                 TEST_TIMEOUT_KEY:TEST_TIMEOUT_EVENT}

MEM_SIZE = 33554432 # 1 GB = 32B * 33554432

FNULL = open(os.devnull, 'w')

def usage():
    print >> sys.stderr
    print >> sys.stderr, "Usage:\npitonstream -b <board type> -f <filename> [--ustr]",
    print >> sys.stderr
    print >> sys.stderr, "\n       -b, --board  <board_type>"
    print >> sys.stderr, "              Name of a supported Xilinx's development board. Available options are:"
    print >> sys.stderr, "                  nexys4ddr*"
    print >> sys.stderr, "                  vc707"
    print >> sys.stderr, "                  genesys2"
    print >> sys.stderr, "                  nexysVideo"
    print >> sys.stderr, "\n                  * current configuration of design doesn't fit on this board"
    print >> sys.stderr, "\n       -d, --design <design>"
    print >> sys.stderr, "              Name of design used to determine frequency. Default is 'system'."
    print >> sys.stderr, "              See $DV_ROOT/tools/src/proto/block.list for supported design modules"
    print >> sys.stderr, "\n       -c, --core <core_config>"
    print >> sys.stderr, "              Name of a supported core configuration:"
    print >> sys.stderr, "                  sparc     (opensparc T1 core, default)"
    print >> sys.stderr, "                  ariane    (64bit RISCV core)"
    print >> sys.stderr, "\n       -f, --file <filename>"
    print >> sys.stderr, "              File name with test names. If option --ustr is not specified,"
    print >> sys.stderr, "              they should be assembly test names, otherwise list of generated"
    print >> sys.stderr, "              .ustr files"
    print >> sys.stderr, "\n       -p, --port <portname>"
    print >> sys.stderr, "              Port name for serial device of FPGA board. Default is 'ttyUSB0'"
    print >> sys.stderr, "              Check your /dev directory to determine serial device name"
    print >> sys.stderr, "\n       --precompiled"
    print >> sys.stderr, "              Optional.  This switch is needed to run precompiled RISCV asm tests."
    print >> sys.stderr, "\n       --x_tiles"
    print >> sys.stderr, "              Optional.  Needs to be specified if this parameter differs from the board default."
    print >> sys.stderr, "\n       --y_tiles"
    print >> sys.stderr, "              Optional.  Needs to be specified if this parameter differs from the board default."
    print >> sys.stderr, "\n       --midas_args <midas args>"
    print >> sys.stderr, "              Optional.  String containing arguments to midas to add during "
    print >> sys.stderr, "              compilation of the assembly test"
    print >> sys.stderr, "\n       --ustr"
    print >> sys.stderr, "              Specifies that test names in the file should be treated as .ustr file names"
    print >> sys.stderr, "\n       --no_wait_fpga_config"
    print >> sys.stderr, "              Do not wait for signal that FPGA is configured before running tests."
    print >> sys.stderr, "              Assume FPGA is configured at launch."
    print >> sys.stderr, "\n       -h, --help"
    print >> sys.stderr, "              Display this help message and exit"
    print >> sys.stderr, "\n"

def checkCmdOptions(options):
    if options.help:
        usage()
        return False

    if options.fname == None:
        print_error("File with assembly test is not given")
        usage()
        return False

    # Check if design is specified
    # (It has a default value so always should be)
    if (options.design == None):
        print_error("Invalid parameters")
        usage()
        return False

    # Check if design module is found
    design_data = find_design_block(options.design)
    if (design_data == None):
        print_error("Can not find design module '" + options.design + "'")
        usage()
        return False

    if not options.board:
        print_error("Board name is not provided")
        usage()
        return False

    # Check if board is supported
    if (options.board not in design_data["BOARDS"]):
        print_error("Unsupported board")
        usage()
        return False

    if options.storage not in ["bram", "ddr", None]:
        print_error("Unexpected storage type")
        usage()
        return False

    return True

def configureUART(port):
    print_info("UART will be configured for %d baud rate" % UART_BAUD_RATE)
    port_full = '/dev/' + port
    try:
        ser = serial.Serial (
            port=port_full,
            baudrate=UART_BAUD_RATE,
            bytesize=serial.EIGHTBITS,
            parity=serial.PARITY_NONE,
            stopbits=serial.STOPBITS_ONE,
            timeout=0
        )
    except:
        print_error("Can not open serial device %s" % port_full)
        print_error("Provide correct device name using -p option")
        return None

    return ser

def writeSTDOUT(s):
    sys.stdout.write(s)
    sys.stdout.flush()

def pollUART(ser):
    rdata_all = ""
    tstop = None
    while True:
        rdata = ser.read(2048)
        if len(rdata) > 0:
            # have to store all data in case of a key
            # is split between two different reads from serial device
            rdata_all += rdata

            was_key = False
            for key in KEY_EVENT_MAP.keys():
                # because of split keyword, have to search in all read data
                m = re.search("%s" % key, rdata_all)
                if m != None:
                    tstop = time.time()
                    event = KEY_EVENT_MAP[key]
                    # if keyword was in the current read chunk of data,
                    # we can remove it, since it's not test output
                    rdata = re.sub("%s" % key, "", rdata)
                    was_key = True
                    break

            writeSTDOUT("%s" % rdata)
            # exit polling as soon as key found
            if was_key:
                break

    return (event, tstop)

def loadTest(tname, ser):
    prev_dir = os.getcwd()
    os.chdir(MODEL_DIR)

    try:
        num_lines = sum(1 for line in open(tname))
    except IOError:
        print_error("File %s does not appear to exist" % tname)
        return (1, None)

    f = open(tname, 'r')

    writeSTDOUT("Loading a test...\n")
    line_cnt = 0
    prev_perc = 0
    for line in f:
        line_striped = line.strip()
        ser.write(line_striped.decode("hex"))
        line_cnt += 1
        perc = 100*line_cnt/num_lines
        if (perc > prev_perc):
            sys.stdout.write("%d%%\r" % perc)
            sys.stdout.flush()
            prev_perc = perc

    tstart = time.time()
    writeSTDOUT("\nTEST OUTPUT >>>\n")
    f.close()

    os.chdir(prev_dir)
    return (0, tstart)

def exitProgram(exit_code, ser, flog):
    writeSTDOUT("\nExiting...\n\n")
    flog.close()
    if ser != None:
        ser.close()
    exit(exit_code)

def processKeyboardInterrupt(ser, flog):
    writeSTDOUT("\nProgram was interrupted\n")
    exitProgram(1, ser, flog)
    return

def addrDataFromC(fname):
    f = open(fname, 'r')
    cont = f.read()
    f.close()

    # Make addr:data map for a test
    test_addr_data_map = dict()
    test_sec_list = re.findall(r"uint64_t MI_[0-9a-f]+.*\n[^}]+}", cont)
    print_info("Found %d sections" % len(test_sec_list))
    for sec in test_sec_list:
        m = re.search(r"MI_([0-9a-f]{16})", sec);
        if m == None:
            print_warning("Can no extract section address")
            return None
        sec_addr = int(m.group(1), 16)
        dw_list = re.findall(r"0x[0-9a-f]{16}", sec)
        dw_cnt = 0
        for dw in dw_list:
            addr = sec_addr + dw_cnt*8
            test_addr_data_map[addr] = dw[2:]
            dw_cnt += 1

    return test_addr_data_map

def compileASMTest(tname, uart_div_latch, st_brd, flog, midas_args=None, coreType="sparc", precompiled=False, x_tiles=1, y_tiles=1):
    prev_dir = os.getcwd()
    os.chdir(MODEL_DIR)
    print_info("Compiling %s" % tname)
    # Run midas only to get mem.image file
    rv = runMidas(tname, uart_div_latch, flog, midas_args, coreType, precompiled, x_tiles, y_tiles)
    if rv != 0:
        return rv

    # Generate mbfw_diag_memimage.c file with all uncompressed sections for a test
    print_info("Compiling C test from mem.image for %s" % tname)
    rv = runGenmemimage(tname, flog)
    if rv != 0:
        return rv

    # Extract sections and their size from C generated test
    print_info("Creating addr:data map for the test")
    addr_data_map = addrDataFromC("mbfw_diag_memimage.c")
    if rv == None:
        return None

    # Since we are using an existent synthesized mapping, we have to check
    # that all sections of new tests are mapped
    rv = isTranslatorOK(addr_data_map, flog, coreType=="ariane")
    if not rv:
        print_error("Can't use existent storage_addr_trans.tmp.v for %s" % tname)
        return 1

    # Use available functions in make_mem_map.py to generate sections
    # and map them to contiguos memory
    print_info("Extracting test sections") #NOTE: can be optimized and extracted from mem.image
    test_sections = mmm.memTestData(st_brd, addr_data_map, flog)
    # generates bram_map.log as one of outputs
    rv = mmm.mapToBram(test_sections, st_brd) #TODO: change mem_size for each board (although the limit is always never reached)
    if rv != 0:
        return 1

    # Generate universal stream for loading on FPGA from BRAM mapping
    # outputs test.ustr
    i2s.makeStreamFile("bram_map.log")

    os.chdir(prev_dir)
    return 0

def setParserOptions(parser):
    parser.add_option("-f", "--file", dest="fname", action="store", help="Name of an input file with list of assembly tests")
    parser.add_option("-s", "--storage", dest="storage", action="store", default="ddr")
    parser.add_option("-b", "--board", dest="board", action="store")
    parser.add_option("-d", "--design", dest="design", action="store", default="system")
    parser.add_option("-p", "--port", dest="port", action="store", default="ttyUSB0")
    parser.add_option("-c", "--core", dest="core", action="store", default="sparc")
    parser.add_option("--x_tiles", dest="x_tiles", action="store", default=1)
    parser.add_option("--y_tiles", dest="y_tiles", action="store", default=1)
    parser.add_option("--precompiled", dest="precompiled", action="store_true", default=False)
    parser.add_option("--midas_args", dest="midas_args", action="store")
    parser.add_option("--ustr", dest="ustr", action="store_true", default=False)
    parser.add_option("--no_wait_fpga_config", dest="no_wait_fpga_config", action="store_true", default=False)
    parser.add_option("-h", "--help", dest="help", action="store_true", default=False)

    return parser

def printDebug(s):
    if DEBUG:
        print >> sys.stderr, "DEBUG: " + s

def main():
    parser = OptionParser(add_help_option=False)
    parser = setParserOptions(parser)
    (options, args) = parser.parse_args()

    flog = open(FLOG_NAME, 'w')

    # Check input options
    rv = checkCmdOptions(options)
    if not rv:
        exitProgram(1, None, flog)

    if options.storage == "bram":
        st_brd = StorageBoard("bram", options.board)

    if options.storage == "ddr":
        st_brd = StorageBoard("dmw", options.board)

    # Get list of tests and board configuration
    tests = getTestList(options.fname, flog, options.ustr)
    # Calculate UART divider latch before test compilation
    design_data = find_design_block(options.design)
    uart_div_latch = calcUARTLatch(design_data, options.board)
    print_info("UART DIV Latch value: 0x%x" % uart_div_latch)


    print_info("Configuring port /dev/%s" % options.port)
    ser = configureUART(options.port)
    if ser == None:
        exitProgram(1, None, flog)

    # Wait until FPGA is configure
    if not options.no_wait_fpga_config:
    	writeSTDOUT("Press reset button on FPGA\n")
    	writeSTDOUT("Waiting...\n")
    	while True:
    	    try:
    	        event = pollUART(ser)[0]
    	        if event == CFG_DONE_EVENT:
    	            writeSTDOUT("\nConfiguration is complete\n\n")
    	            break
    	    except KeyboardInterrupt:
    	        processKeyboardInterrupt(ser, flog)
    	        return

    # Main test loop
    fp = open("pitonstream_summary.csv", "wb")
    csvwriter = csv.writer(fp, delimiter=',', quotechar='|')
    csvwriter.writerow(["seqID","test","status","walltime (seconds)"])
    test_num = len(tests)
    test_cnt = 0
    for tname in tests:
        test_cnt += 1
        print_info("Running %s: %d out of %d test" % (tname, test_cnt, test_num))
        if options.precompiled and options.core == "Ariane":
            print_info("Using precompiled RISCV test for Ariane.")
        # Compile .s tests to get .ustr
        if options.ustr == False:
            rv = compileASMTest(tname, uart_div_latch, st_brd, flog, options.midas_args, options.core, options.precompiled, options.x_tiles, options.y_tiles)
            if rv != 0:
                print_error("Test compilation failed")
                print_error("Skipping %s" % tname)
                print_error("See %s for more information\n\n" % FLOG_NAME)
                continue
            ustr_name = "test.ustr"
        # Use pregenerated .ustr files
        else:
            ustr_name = tname

        try:
            (rv, tstart) = loadTest(ustr_name, ser)
            if rv != 0:
                print_error("Can not upload a stream. Skipping %s" % tname)
                continue
            (event, tstop) = pollUART(ser)

            tstatus = "UNKNOWN"
            if event == CFG_DONE_EVENT:
                writeSTDOUT("\n<<< END OF TEST OUTPUT\n")
                writeSTDOUT("%s : %sInterrupted by HW reset%s\n\n" % (tname, bcolors.FAILED, bcolors.ENDC))
                tstatus = "HWRESET"

            if event == TEST_PASSED_EVENT:
                writeSTDOUT("\n<<< END OF TEST OUTPUT\n")
                writeSTDOUT("%s : %sPASSED%s\n" % (tname, bcolors.PASSED, bcolors.ENDC))
                tstatus = "PASS"

            if event == TEST_FAILED_EVENT:
                writeSTDOUT("\n<<< END OF TEST OUTPUT\n")
                writeSTDOUT("%s : %sFAILED%s\n\n" % (tname, bcolors.FAILED, bcolors.ENDC))
                tstatus = "FAIL"

            if event == TEST_TIMEOUT_EVENT:
                writeSTDOUT("\n<<< END OF TEST OUTPUT\n")
                writeSTDOUT("%s : %sTIMEOUT%s\n\n" % (tname, bcolors.TIMEOUT, bcolors.ENDC))
                tstatus = "TIMEOUT"

            test_time = tstop - tstart
            print_info("Execution time: %.8f sec\n\n" % test_time)
            csvwriter.writerow([test_cnt-1,tname,tstatus,"%.8f" % test_time])

        except KeyboardInterrupt:
            processKeyboardInterrupt(ser, flog)
            return
    fp.close()

    writeSTDOUT("\n==============================\n")
    writeSTDOUT("All tests finished\n")
    exitProgram(0, ser, flog)

if __name__ == '__main__':
    main()
