// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_2_HH_
#define _conv_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_2_fadd_32ns_cud.h"
#include "conv_2_fmul_32ns_dEe.h"
#include "conv_2_fcmp_32ns_eOg.h"
#include "conv_2_mac_muladdfYi.h"
#include "conv_2_conv_2_bias.h"
#include "conv_2_conv_2_weibkb.h"

namespace ap_rtl {

struct conv_2 : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<13> > max_pool_1_out_address0;
    sc_out< sc_logic > max_pool_1_out_ce0;
    sc_in< sc_lv<32> > max_pool_1_out_q0;
    sc_out< sc_lv<13> > conv_out_address0;
    sc_out< sc_logic > conv_out_ce0;
    sc_out< sc_logic > conv_out_we0;
    sc_out< sc_lv<32> > conv_out_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    conv_2(sc_module_name name);
    SC_HAS_PROCESS(conv_2);

    ~conv_2();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    conv_2_conv_2_bias* conv_2_bias_U;
    conv_2_conv_2_weibkb* conv_2_weights_U;
    conv_2_fadd_32ns_cud<1,2,32,32,32>* conv_2_fadd_32ns_cud_U1;
    conv_2_fmul_32ns_dEe<1,2,32,32,32>* conv_2_fmul_32ns_dEe_U2;
    conv_2_fcmp_32ns_eOg<1,1,32,32,1>* conv_2_fcmp_32ns_eOg_U3;
    conv_2_mac_muladdfYi<1,1,5,4,4,8>* conv_2_mac_muladdfYi_U4;
    conv_2_mac_muladdfYi<1,1,5,4,4,8>* conv_2_mac_muladdfYi_U5;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<6> > conv_2_bias_address0;
    sc_signal< sc_logic > conv_2_bias_ce0;
    sc_signal< sc_lv<32> > conv_2_bias_q0;
    sc_signal< sc_lv<15> > conv_2_weights_address0;
    sc_signal< sc_logic > conv_2_weights_ce0;
    sc_signal< sc_lv<32> > conv_2_weights_q0;
    sc_signal< sc_lv<22> > indvar_flatten195_reg_203;
    sc_signal< sc_lv<4> > r_0_reg_215;
    sc_signal< sc_lv<19> > indvar_flatten126_reg_226;
    sc_signal< sc_lv<4> > c_0_reg_237;
    sc_signal< sc_lv<16> > indvar_flatten68_reg_248;
    sc_signal< sc_lv<7> > f_0_reg_259;
    sc_signal< sc_lv<9> > indvar_flatten23_reg_270;
    sc_signal< sc_lv<2> > wr_0_reg_281;
    sc_signal< sc_lv<8> > indvar_flatten_reg_292;
    sc_signal< sc_lv<2> > wc_0_reg_303;
    sc_signal< sc_lv<6> > ch_0_reg_314;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln9_fu_377_p2;
    sc_signal< sc_lv<1> > icmp_ln9_reg_1200;
    sc_signal< sc_lv<1> > icmp_ln12_fu_389_p2;
    sc_signal< sc_lv<1> > icmp_ln12_reg_1204;
    sc_signal< sc_lv<4> > select_ln39_1_fu_403_p3;
    sc_signal< sc_lv<4> > select_ln39_1_reg_1209;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > or_ln39_fu_511_p2;
    sc_signal< sc_lv<1> > or_ln39_reg_1215;
    sc_signal< sc_lv<4> > select_ln39_5_fu_525_p3;
    sc_signal< sc_lv<4> > select_ln39_5_reg_1221;
    sc_signal< sc_lv<1> > and_ln39_10_fu_585_p2;
    sc_signal< sc_lv<1> > and_ln39_10_reg_1227;
    sc_signal< sc_lv<7> > f_fu_591_p2;
    sc_signal< sc_lv<7> > f_reg_1232;
    sc_signal< sc_lv<1> > or_ln31_1_fu_603_p2;
    sc_signal< sc_lv<1> > or_ln31_1_reg_1237;
    sc_signal< sc_lv<7> > select_ln31_1_fu_617_p3;
    sc_signal< sc_lv<7> > select_ln31_1_reg_1242;
    sc_signal< sc_lv<2> > select_ln19_1_fu_705_p3;
    sc_signal< sc_lv<2> > select_ln19_1_reg_1248;
    sc_signal< sc_lv<6> > select_ln22_fu_823_p3;
    sc_signal< sc_lv<6> > select_ln22_reg_1253;
    sc_signal< sc_lv<2> > select_ln22_1_fu_835_p3;
    sc_signal< sc_lv<2> > select_ln22_1_reg_1258;
    sc_signal< sc_lv<1> > icmp_ln27_fu_936_p2;
    sc_signal< sc_lv<1> > icmp_ln27_reg_1263;
    sc_signal< sc_lv<1> > and_ln33_1_fu_998_p2;
    sc_signal< sc_lv<1> > and_ln33_1_reg_1278;
    sc_signal< sc_lv<1> > and_ln33_1_reg_1278_pp0_iter1_reg;
    sc_signal< sc_lv<8> > select_ln22_4_fu_1010_p3;
    sc_signal< sc_lv<8> > select_ln22_4_reg_1282;
    sc_signal< sc_lv<9> > add_ln19_1_fu_1018_p2;
    sc_signal< sc_lv<9> > add_ln19_1_reg_1287;
    sc_signal< sc_lv<16> > add_ln15_1_fu_1024_p2;
    sc_signal< sc_lv<16> > add_ln15_1_reg_1292;
    sc_signal< sc_lv<19> > add_ln12_1_fu_1030_p2;
    sc_signal< sc_lv<19> > add_ln12_1_reg_1297;
    sc_signal< sc_lv<32> > conv_2_bias_load_reg_1302;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<22> > add_ln9_fu_1036_p2;
    sc_signal< sc_lv<22> > add_ln9_reg_1307;
    sc_signal< sc_lv<8> > grp_fu_1180_p3;
    sc_signal< sc_lv<8> > add_ln39_reg_1312;
    sc_signal< sc_lv<32> > select_ln31_2_fu_1061_p3;
    sc_signal< sc_lv<32> > select_ln31_2_reg_1332;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<32> > select_ln27_fu_1068_p3;
    sc_signal< sc_lv<32> > grp_fu_329_p2;
    sc_signal< sc_lv<16> > select_ln15_fu_1076_p3;
    sc_signal< sc_lv<16> > select_ln15_reg_1347;
    sc_signal< sc_lv<32> > grp_fu_325_p2;
    sc_signal< sc_lv<32> > w_sum_reg_1352;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<6> > ch_fu_1082_p2;
    sc_signal< sc_lv<6> > ch_reg_1357;
    sc_signal< sc_lv<9> > select_ln19_5_fu_1087_p3;
    sc_signal< sc_lv<9> > select_ln19_5_reg_1362;
    sc_signal< sc_lv<19> > select_ln12_fu_1093_p3;
    sc_signal< sc_lv<19> > select_ln12_reg_1367;
    sc_signal< sc_lv<13> > conv_out_addr_reg_1372;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_lv<22> > ap_phi_mux_indvar_flatten195_phi_fu_207_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_r_0_phi_fu_219_p4;
    sc_signal< sc_lv<19> > ap_phi_mux_indvar_flatten126_phi_fu_230_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_c_0_phi_fu_241_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_indvar_flatten68_phi_fu_252_p4;
    sc_signal< sc_lv<7> > ap_phi_mux_f_0_phi_fu_263_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_indvar_flatten23_phi_fu_274_p4;
    sc_signal< sc_lv<2> > ap_phi_mux_wr_0_phi_fu_285_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_indvar_flatten_phi_fu_296_p4;
    sc_signal< sc_lv<2> > ap_phi_mux_wc_0_phi_fu_307_p4;
    sc_signal< sc_lv<6> > ap_phi_mux_ch_0_phi_fu_318_p4;
    sc_signal< sc_lv<64> > zext_ln31_fu_352_p1;
    sc_signal< sc_lv<64> > zext_ln31_10_fu_970_p1;
    sc_signal< sc_lv<64> > zext_ln31_11_fu_981_p1;
    sc_signal< sc_lv<64> > zext_ln31_1_fu_1048_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln39_2_fu_1115_p1;
    sc_signal< sc_lv<32> > w_sum_3_fu_140;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<32> > grp_fu_325_p0;
    sc_signal< sc_lv<32> > grp_fu_325_p1;
    sc_signal< sc_lv<4> > zext_ln19_fu_357_p1;
    sc_signal< sc_lv<4> > zext_ln22_fu_367_p1;
    sc_signal< sc_lv<4> > r_fu_383_p2;
    sc_signal< sc_lv<4> > add_ln31_fu_361_p2;
    sc_signal< sc_lv<1> > icmp_ln33_fu_425_p2;
    sc_signal< sc_lv<1> > xor_ln39_fu_419_p2;
    sc_signal< sc_lv<4> > add_ln31_1_fu_371_p2;
    sc_signal< sc_lv<1> > icmp_ln33_1_fu_445_p2;
    sc_signal< sc_lv<1> > icmp_ln25_fu_457_p2;
    sc_signal< sc_lv<1> > icmp_ln22_fu_469_p2;
    sc_signal< sc_lv<1> > icmp_ln19_fu_481_p2;
    sc_signal< sc_lv<1> > icmp_ln15_fu_493_p2;
    sc_signal< sc_lv<4> > select_ln39_fu_395_p3;
    sc_signal< sc_lv<1> > and_ln39_5_fu_499_p2;
    sc_signal< sc_lv<4> > c_fu_505_p2;
    sc_signal< sc_lv<4> > select_ln39_2_fu_411_p3;
    sc_signal< sc_lv<1> > xor_ln39_1_fu_541_p2;
    sc_signal< sc_lv<1> > and_ln39_fu_431_p2;
    sc_signal< sc_lv<1> > or_ln39_1_fu_547_p2;
    sc_signal< sc_lv<4> > select_ln39_3_fu_437_p3;
    sc_signal< sc_lv<1> > and_ln39_1_fu_451_p2;
    sc_signal< sc_lv<1> > and_ln39_2_fu_463_p2;
    sc_signal< sc_lv<1> > and_ln39_3_fu_475_p2;
    sc_signal< sc_lv<1> > and_ln39_4_fu_487_p2;
    sc_signal< sc_lv<7> > select_ln39_4_fu_517_p3;
    sc_signal< sc_lv<1> > or_ln31_fu_597_p2;
    sc_signal< sc_lv<4> > select_ln39_7_fu_533_p3;
    sc_signal< sc_lv<1> > and_ln39_6_fu_553_p2;
    sc_signal< sc_lv<1> > xor_ln31_fu_637_p2;
    sc_signal< sc_lv<4> > select_ln39_8_fu_559_p3;
    sc_signal< sc_lv<1> > and_ln39_7_fu_567_p2;
    sc_signal< sc_lv<1> > and_ln39_8_fu_573_p2;
    sc_signal< sc_lv<1> > and_ln39_9_fu_579_p2;
    sc_signal< sc_lv<2> > select_ln31_fu_609_p3;
    sc_signal< sc_lv<1> > and_ln31_3_fu_669_p2;
    sc_signal< sc_lv<1> > or_ln19_fu_681_p2;
    sc_signal< sc_lv<1> > or_ln19_1_fu_687_p2;
    sc_signal< sc_lv<2> > wr_fu_675_p2;
    sc_signal< sc_lv<4> > tmp_1_fu_717_p3;
    sc_signal< sc_lv<10> > zext_ln31_6_fu_725_p1;
    sc_signal< sc_lv<10> > zext_ln31_4_fu_713_p1;
    sc_signal< sc_lv<4> > zext_ln19_1_fu_701_p1;
    sc_signal< sc_lv<4> > add_ln31_2_fu_735_p2;
    sc_signal< sc_lv<4> > select_ln31_3_fu_629_p3;
    sc_signal< sc_lv<4> > select_ln19_2_fu_741_p3;
    sc_signal< sc_lv<1> > icmp_ln33_3_fu_753_p2;
    sc_signal< sc_lv<1> > and_ln31_fu_643_p2;
    sc_signal< sc_lv<4> > select_ln31_4_fu_649_p3;
    sc_signal< sc_lv<1> > xor_ln19_fu_775_p2;
    sc_signal< sc_lv<1> > and_ln31_1_fu_657_p2;
    sc_signal< sc_lv<1> > or_ln19_2_fu_781_p2;
    sc_signal< sc_lv<1> > and_ln31_2_fu_663_p2;
    sc_signal< sc_lv<2> > select_ln19_fu_693_p3;
    sc_signal< sc_lv<1> > and_ln19_1_fu_793_p2;
    sc_signal< sc_lv<1> > or_ln22_fu_805_p2;
    sc_signal< sc_lv<1> > or_ln22_1_fu_811_p2;
    sc_signal< sc_lv<1> > or_ln22_2_fu_817_p2;
    sc_signal< sc_lv<2> > wc_fu_799_p2;
    sc_signal< sc_lv<10> > zext_ln31_8_fu_843_p1;
    sc_signal< sc_lv<10> > sub_ln31_fu_729_p2;
    sc_signal< sc_lv<10> > add_ln31_3_fu_847_p2;
    sc_signal< sc_lv<4> > zext_ln22_1_fu_831_p1;
    sc_signal< sc_lv<4> > add_ln31_4_fu_859_p2;
    sc_signal< sc_lv<4> > select_ln19_4_fu_767_p3;
    sc_signal< sc_lv<4> > select_ln22_2_fu_865_p3;
    sc_signal< sc_lv<8> > grp_fu_1171_p3;
    sc_signal< sc_lv<13> > tmp_2_fu_877_p3;
    sc_signal< sc_lv<1> > icmp_ln33_4_fu_888_p2;
    sc_signal< sc_lv<1> > and_ln19_fu_787_p2;
    sc_signal< sc_lv<2> > trunc_ln27_fu_902_p1;
    sc_signal< sc_lv<2> > or_ln27_fu_906_p2;
    sc_signal< sc_lv<3> > tmp_3_fu_912_p4;
    sc_signal< sc_lv<2> > or_ln27_2_fu_922_p2;
    sc_signal< sc_lv<5> > or_ln27_1_fu_928_p3;
    sc_signal< sc_lv<10> > zext_ln31_5_fu_942_p1;
    sc_signal< sc_lv<10> > shl_ln31_fu_853_p2;
    sc_signal< sc_lv<10> > add_ln31_6_fu_950_p2;
    sc_signal< sc_lv<16> > zext_ln31_2_fu_625_p1;
    sc_signal< sc_lv<16> > tmp_13_cast_fu_956_p3;
    sc_signal< sc_lv<16> > add_ln31_7_fu_964_p2;
    sc_signal< sc_lv<14> > zext_ln31_9_fu_946_p1;
    sc_signal< sc_lv<14> > zext_ln33_fu_884_p1;
    sc_signal< sc_lv<14> > add_ln31_8_fu_975_p2;
    sc_signal< sc_lv<1> > select_ln22_3_fu_894_p3;
    sc_signal< sc_lv<1> > icmp_ln33_2_fu_986_p2;
    sc_signal< sc_lv<1> > and_ln33_fu_992_p2;
    sc_signal< sc_lv<1> > select_ln19_3_fu_759_p3;
    sc_signal< sc_lv<8> > add_ln22_fu_1004_p2;
    sc_signal< sc_lv<32> > select_ln39_6_fu_1055_p3;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<14> > zext_ln31_3_fu_1106_p1;
    sc_signal< sc_lv<14> > tmp_2_cast_fu_1099_p3;
    sc_signal< sc_lv<14> > add_ln39_1_fu_1109_p2;
    sc_signal< sc_lv<32> > bitcast_ln38_fu_1120_p1;
    sc_signal< sc_lv<8> > tmp_8_fu_1124_p4;
    sc_signal< sc_lv<23> > trunc_ln38_fu_1134_p1;
    sc_signal< sc_lv<1> > icmp_ln38_1_fu_1144_p2;
    sc_signal< sc_lv<1> > icmp_ln38_fu_1138_p2;
    sc_signal< sc_lv<1> > or_ln38_fu_1150_p2;
    sc_signal< sc_lv<1> > tmp_9_fu_336_p2;
    sc_signal< sc_lv<1> > and_ln38_fu_1156_p2;
    sc_signal< sc_lv<5> > grp_fu_1171_p0;
    sc_signal< sc_lv<4> > grp_fu_1171_p1;
    sc_signal< sc_lv<4> > grp_fu_1171_p2;
    sc_signal< sc_lv<5> > grp_fu_1180_p0;
    sc_signal< sc_lv<4> > grp_fu_1180_p1;
    sc_signal< sc_lv<4> > grp_fu_1180_p2;
    sc_signal< bool > ap_block_pp0_stage1_00001;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<8> > grp_fu_1171_p10;
    sc_signal< sc_lv<8> > grp_fu_1171_p20;
    sc_signal< sc_lv<8> > grp_fu_1180_p10;
    sc_signal< sc_lv<8> > grp_fu_1180_p20;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_state8;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<22> ap_const_lv22_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<22> ap_const_lv22_220800;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<19> ap_const_lv19_31800;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<8> ap_const_lv8_60;
    static const sc_lv<9> ap_const_lv9_120;
    static const sc_lv<16> ap_const_lv16_4800;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<10> ap_const_lv10_5;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_1F;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<19> ap_const_lv19_1;
    static const sc_lv<22> ap_const_lv22_1;
    static const sc_lv<32> ap_const_lv32_BD16424C;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<8> ap_const_lv8_D;
    static const sc_lv<8> ap_const_lv8_B;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln12_1_fu_1030_p2();
    void thread_add_ln15_1_fu_1024_p2();
    void thread_add_ln19_1_fu_1018_p2();
    void thread_add_ln22_fu_1004_p2();
    void thread_add_ln31_1_fu_371_p2();
    void thread_add_ln31_2_fu_735_p2();
    void thread_add_ln31_3_fu_847_p2();
    void thread_add_ln31_4_fu_859_p2();
    void thread_add_ln31_6_fu_950_p2();
    void thread_add_ln31_7_fu_964_p2();
    void thread_add_ln31_8_fu_975_p2();
    void thread_add_ln31_fu_361_p2();
    void thread_add_ln39_1_fu_1109_p2();
    void thread_add_ln9_fu_1036_p2();
    void thread_and_ln19_1_fu_793_p2();
    void thread_and_ln19_fu_787_p2();
    void thread_and_ln31_1_fu_657_p2();
    void thread_and_ln31_2_fu_663_p2();
    void thread_and_ln31_3_fu_669_p2();
    void thread_and_ln31_fu_643_p2();
    void thread_and_ln33_1_fu_998_p2();
    void thread_and_ln33_fu_992_p2();
    void thread_and_ln38_fu_1156_p2();
    void thread_and_ln39_10_fu_585_p2();
    void thread_and_ln39_1_fu_451_p2();
    void thread_and_ln39_2_fu_463_p2();
    void thread_and_ln39_3_fu_475_p2();
    void thread_and_ln39_4_fu_487_p2();
    void thread_and_ln39_5_fu_499_p2();
    void thread_and_ln39_6_fu_553_p2();
    void thread_and_ln39_7_fu_567_p2();
    void thread_and_ln39_8_fu_573_p2();
    void thread_and_ln39_9_fu_579_p2();
    void thread_and_ln39_fu_431_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_00001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage1_iter1();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_c_0_phi_fu_241_p4();
    void thread_ap_phi_mux_ch_0_phi_fu_318_p4();
    void thread_ap_phi_mux_f_0_phi_fu_263_p4();
    void thread_ap_phi_mux_indvar_flatten126_phi_fu_230_p4();
    void thread_ap_phi_mux_indvar_flatten195_phi_fu_207_p4();
    void thread_ap_phi_mux_indvar_flatten23_phi_fu_274_p4();
    void thread_ap_phi_mux_indvar_flatten68_phi_fu_252_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_296_p4();
    void thread_ap_phi_mux_r_0_phi_fu_219_p4();
    void thread_ap_phi_mux_wc_0_phi_fu_307_p4();
    void thread_ap_phi_mux_wr_0_phi_fu_285_p4();
    void thread_ap_ready();
    void thread_bitcast_ln38_fu_1120_p1();
    void thread_c_fu_505_p2();
    void thread_ch_fu_1082_p2();
    void thread_conv_2_bias_address0();
    void thread_conv_2_bias_ce0();
    void thread_conv_2_weights_address0();
    void thread_conv_2_weights_ce0();
    void thread_conv_out_address0();
    void thread_conv_out_ce0();
    void thread_conv_out_d0();
    void thread_conv_out_we0();
    void thread_f_fu_591_p2();
    void thread_grp_fu_1171_p0();
    void thread_grp_fu_1171_p1();
    void thread_grp_fu_1171_p10();
    void thread_grp_fu_1171_p2();
    void thread_grp_fu_1171_p20();
    void thread_grp_fu_1180_p0();
    void thread_grp_fu_1180_p1();
    void thread_grp_fu_1180_p10();
    void thread_grp_fu_1180_p2();
    void thread_grp_fu_1180_p20();
    void thread_grp_fu_325_p0();
    void thread_grp_fu_325_p1();
    void thread_icmp_ln12_fu_389_p2();
    void thread_icmp_ln15_fu_493_p2();
    void thread_icmp_ln19_fu_481_p2();
    void thread_icmp_ln22_fu_469_p2();
    void thread_icmp_ln25_fu_457_p2();
    void thread_icmp_ln27_fu_936_p2();
    void thread_icmp_ln33_1_fu_445_p2();
    void thread_icmp_ln33_2_fu_986_p2();
    void thread_icmp_ln33_3_fu_753_p2();
    void thread_icmp_ln33_4_fu_888_p2();
    void thread_icmp_ln33_fu_425_p2();
    void thread_icmp_ln38_1_fu_1144_p2();
    void thread_icmp_ln38_fu_1138_p2();
    void thread_icmp_ln9_fu_377_p2();
    void thread_max_pool_1_out_address0();
    void thread_max_pool_1_out_ce0();
    void thread_or_ln19_1_fu_687_p2();
    void thread_or_ln19_2_fu_781_p2();
    void thread_or_ln19_fu_681_p2();
    void thread_or_ln22_1_fu_811_p2();
    void thread_or_ln22_2_fu_817_p2();
    void thread_or_ln22_fu_805_p2();
    void thread_or_ln27_1_fu_928_p3();
    void thread_or_ln27_2_fu_922_p2();
    void thread_or_ln27_fu_906_p2();
    void thread_or_ln31_1_fu_603_p2();
    void thread_or_ln31_fu_597_p2();
    void thread_or_ln38_fu_1150_p2();
    void thread_or_ln39_1_fu_547_p2();
    void thread_or_ln39_fu_511_p2();
    void thread_r_fu_383_p2();
    void thread_select_ln12_fu_1093_p3();
    void thread_select_ln15_fu_1076_p3();
    void thread_select_ln19_1_fu_705_p3();
    void thread_select_ln19_2_fu_741_p3();
    void thread_select_ln19_3_fu_759_p3();
    void thread_select_ln19_4_fu_767_p3();
    void thread_select_ln19_5_fu_1087_p3();
    void thread_select_ln19_fu_693_p3();
    void thread_select_ln22_1_fu_835_p3();
    void thread_select_ln22_2_fu_865_p3();
    void thread_select_ln22_3_fu_894_p3();
    void thread_select_ln22_4_fu_1010_p3();
    void thread_select_ln22_fu_823_p3();
    void thread_select_ln27_fu_1068_p3();
    void thread_select_ln31_1_fu_617_p3();
    void thread_select_ln31_2_fu_1061_p3();
    void thread_select_ln31_3_fu_629_p3();
    void thread_select_ln31_4_fu_649_p3();
    void thread_select_ln31_fu_609_p3();
    void thread_select_ln39_1_fu_403_p3();
    void thread_select_ln39_2_fu_411_p3();
    void thread_select_ln39_3_fu_437_p3();
    void thread_select_ln39_4_fu_517_p3();
    void thread_select_ln39_5_fu_525_p3();
    void thread_select_ln39_6_fu_1055_p3();
    void thread_select_ln39_7_fu_533_p3();
    void thread_select_ln39_8_fu_559_p3();
    void thread_select_ln39_fu_395_p3();
    void thread_shl_ln31_fu_853_p2();
    void thread_sub_ln31_fu_729_p2();
    void thread_tmp_13_cast_fu_956_p3();
    void thread_tmp_1_fu_717_p3();
    void thread_tmp_2_cast_fu_1099_p3();
    void thread_tmp_2_fu_877_p3();
    void thread_tmp_3_fu_912_p4();
    void thread_tmp_8_fu_1124_p4();
    void thread_trunc_ln27_fu_902_p1();
    void thread_trunc_ln38_fu_1134_p1();
    void thread_wc_fu_799_p2();
    void thread_wr_fu_675_p2();
    void thread_xor_ln19_fu_775_p2();
    void thread_xor_ln31_fu_637_p2();
    void thread_xor_ln39_1_fu_541_p2();
    void thread_xor_ln39_fu_419_p2();
    void thread_zext_ln19_1_fu_701_p1();
    void thread_zext_ln19_fu_357_p1();
    void thread_zext_ln22_1_fu_831_p1();
    void thread_zext_ln22_fu_367_p1();
    void thread_zext_ln31_10_fu_970_p1();
    void thread_zext_ln31_11_fu_981_p1();
    void thread_zext_ln31_1_fu_1048_p1();
    void thread_zext_ln31_2_fu_625_p1();
    void thread_zext_ln31_3_fu_1106_p1();
    void thread_zext_ln31_4_fu_713_p1();
    void thread_zext_ln31_5_fu_942_p1();
    void thread_zext_ln31_6_fu_725_p1();
    void thread_zext_ln31_8_fu_843_p1();
    void thread_zext_ln31_9_fu_946_p1();
    void thread_zext_ln31_fu_352_p1();
    void thread_zext_ln33_fu_884_p1();
    void thread_zext_ln39_2_fu_1115_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
