<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<raConfiguration version="12">
  <generalSettings>
    <option key="#Board#" value="board.ra8d1_cpkcor"/>
    <option key="CPU" value="RA8D1"/>
    <option key="Core" value="CM85"/>
    <option key="#TargetName#" value="R7FA8D1BHECBD"/>
    <option key="#TargetARCHITECTURE#" value="cortex-m85"/>
    <option key="#DeviceCommand#" value="R7FA8D1BH"/>
    <option key="#RTOS#" value="_none"/>
    <option key="#pinconfiguration#" value="R7FA8D1BHECBD.pincfg"/>
    <option key="#FSPVersion#" value="6.2.0"/>
    <option key="#ConfigurationFragments#" value="Renesas##BSP##Board##ra8d1_cpkcor##"/>
    <option key="#SELECTED_TOOLCHAIN#" value="clang_arm"/>
    <option key="#ToolchainVersion#" value="18.1.3"/>
  </generalSettings>
  <raBspConfiguration/>
  <raClockConfiguration>
    <node id="board.clock.xtal.freq" mul="24000000" option="_edit"/>
    <node id="board.clock.hoco.freq" option="board.clock.hoco.freq.48m"/>
    <node id="board.clock.loco.freq" option="board.clock.loco.freq.32768"/>
    <node id="board.clock.moco.freq" option="board.clock.moco.freq.8m"/>
    <node id="board.clock.subclk.freq" option="board.clock.subclk.freq.32768"/>
    <node id="board.clock.pll.source" option="board.clock.pll.source.xtal"/>
    <node id="board.clock.pll.div" option="board.clock.pll.div.4"/>
    <node id="board.clock.pll.mul" option="board.clock.pll.mul.160_00"/>
    <node id="board.clock.pll.display" option="board.clock.pll.display.value"/>
    <node id="board.clock.pll1p.div" option="board.clock.pll1p.div.2"/>
    <node id="board.clock.pll1p.display" option="board.clock.pll1p.display.value"/>
    <node id="board.clock.pll1q.div" option="board.clock.pll1q.div.2"/>
    <node id="board.clock.pll1q.display" option="board.clock.pll1q.display.value"/>
    <node id="board.clock.pll1r.div" option="board.clock.pll1r.div.4"/>
    <node id="board.clock.pll1r.display" option="board.clock.pll1r.display.value"/>
    <node id="board.clock.pll2.source" option="board.clock.pll2.source.xtal"/>
    <node id="board.clock.pll2.div" option="board.clock.pll2.div.3"/>
    <node id="board.clock.pll2.mul" option="board.clock.pll2.mul.100_00"/>
    <node id="board.clock.pll2.display" option="board.clock.pll2.display.value"/>
    <node id="board.clock.pll2p.div" option="board.clock.pll2p.div.4"/>
    <node id="board.clock.pll2p.display" option="board.clock.pll2p.display.value"/>
    <node id="board.clock.pll2q.div" option="board.clock.pll2q.div.4"/>
    <node id="board.clock.pll2q.display" option="board.clock.pll2q.display.value"/>
    <node id="board.clock.pll2r.div" option="board.clock.pll2r.div.4"/>
    <node id="board.clock.pll2r.display" option="board.clock.pll2r.display.value"/>
    <node id="board.clock.clock.source" option="board.clock.clock.source.pll1p"/>
    <node id="board.clock.clkout.source" option="board.clock.clkout.source.disabled"/>
    <node id="board.clock.sciclk.source" option="board.clock.sciclk.source.disabled"/>
    <node id="board.clock.spiclk.source" option="board.clock.spiclk.source.disabled"/>
    <node id="board.clock.canfdclk.source" option="board.clock.canfdclk.source.disabled"/>
    <node id="board.clock.lcdclk.source" option="board.clock.lcdclk.source.disabled"/>
    <node id="board.clock.i3cclk.source" option="board.clock.i3cclk.source.disabled"/>
    <node id="board.clock.uck.source" option="board.clock.uck.source.pll1r"/>
    <node id="board.clock.u60ck.source" option="board.clock.u60ck.source.disabled"/>
    <node id="board.clock.octaspiclk.source" option="board.clock.octaspiclk.source.pll2p"/>
    <node id="board.clock.cpuclk.div" option="board.clock.cpuclk.div.1"/>
    <node id="board.clock.iclk.div" option="board.clock.iclk.div.2"/>
    <node id="board.clock.pclka.div" option="board.clock.pclka.div.4"/>
    <node id="board.clock.pclkb.div" option="board.clock.pclkb.div.8"/>
    <node id="board.clock.pclkc.div" option="board.clock.pclkc.div.8"/>
    <node id="board.clock.pclkd.div" option="board.clock.pclkd.div.4"/>
    <node id="board.clock.pclke.div" option="board.clock.pclke.div.2"/>
    <node id="board.clock.sdclkout.enable" option="board.clock.sdclkout.enable.enabled"/>
    <node id="board.clock.bclk.div" option="board.clock.bclk.div.4"/>
    <node id="board.clock.bclkout.div" option="board.clock.bclkout.div.2"/>
    <node id="board.clock.fclk.div" option="board.clock.fclk.div.8"/>
    <node id="board.clock.clkout.div" option="board.clock.clkout.div.1"/>
    <node id="board.clock.sciclk.div" option="board.clock.sciclk.div.4"/>
    <node id="board.clock.spiclk.div" option="board.clock.spiclk.div.4"/>
    <node id="board.clock.canfdclk.div" option="board.clock.canfdclk.div.8"/>
    <node id="board.clock.lcdclk.div" option="board.clock.lcdclk.div.2"/>
    <node id="board.clock.i3cclk.div" option="board.clock.i3cclk.div.3"/>
    <node id="board.clock.uck.div" option="board.clock.uck.div.5"/>
    <node id="board.clock.u60ck.div" option="board.clock.u60ck.div.5"/>
    <node id="board.clock.octaspiclk.div" option="board.clock.octaspiclk.div.1"/>
    <node id="board.clock.cpuclk.display" option="board.clock.cpuclk.display.value"/>
    <node id="board.clock.iclk.display" option="board.clock.iclk.display.value"/>
    <node id="board.clock.pclka.display" option="board.clock.pclka.display.value"/>
    <node id="board.clock.pclkb.display" option="board.clock.pclkb.display.value"/>
    <node id="board.clock.pclkc.display" option="board.clock.pclkc.display.value"/>
    <node id="board.clock.pclkd.display" option="board.clock.pclkd.display.value"/>
    <node id="board.clock.pclke.display" option="board.clock.pclke.display.value"/>
    <node id="board.clock.sdclkout.display" option="board.clock.sdclkout.display.value"/>
    <node id="board.clock.bclk.display" option="board.clock.bclk.display.value"/>
    <node id="board.clock.bclkout.display" option="board.clock.bclkout.display.value"/>
    <node id="board.clock.fclk.display" option="board.clock.fclk.display.value"/>
    <node id="board.clock.clkout.display" option="board.clock.clkout.display.value"/>
    <node id="board.clock.sciclk.display" option="board.clock.sciclk.display.value"/>
    <node id="board.clock.spiclk.display" option="board.clock.spiclk.display.value"/>
    <node id="board.clock.canfdclk.display" option="board.clock.canfdclk.display.value"/>
    <node id="board.clock.lcdclk.display" option="board.clock.lcdclk.display.value"/>
    <node id="board.clock.i3cclk.display" option="board.clock.i3cclk.display.value"/>
    <node id="board.clock.uck.display" option="board.clock.uck.display.value"/>
    <node id="board.clock.u60ck.display" option="board.clock.u60ck.display.value"/>
    <node id="board.clock.octaspiclk.display" option="board.clock.octaspiclk.display.value"/>
    <node id="board.clock.octaspiclk.om_sclk.display" option="board.clock.octaspiclk.om_sclk.display.value"/>
  </raClockConfiguration>
  <raPinConfiguration>
    <pincfg active="true" name="" symbol="">
      <configSetting altId="irq12.irq12_dash_ds.p008" configurationId="irq12.irq12_dash_ds" peripheral="IRQ12"/>
      <configSetting altId="jtag_fslash_swd.swclk.p211" configurationId="jtag_fslash_swd.swclk" peripheral="JTAG/SWD"/>
      <configSetting altId="jtag_fslash_swd.swdio.p210" configurationId="jtag_fslash_swd.swdio" peripheral="JTAG/SWD"/>
      <configSetting altId="ospi.om_cs1.p104" configurationId="ospi.om_cs1" peripheral="OSPI"/>
      <configSetting altId="ospi.om_sclk.p808" configurationId="ospi.om_sclk" peripheral="OSPI"/>
      <configSetting altId="ospi.om_sio0.p100" configurationId="ospi.om_sio0" peripheral="OSPI"/>
      <configSetting altId="ospi.om_sio1.p803" configurationId="ospi.om_sio1" peripheral="OSPI"/>
      <configSetting altId="ospi.om_sio2.p103" configurationId="ospi.om_sio2" peripheral="OSPI"/>
      <configSetting altId="ospi.om_sio3.p101" configurationId="ospi.om_sio3" peripheral="OSPI"/>
      <configSetting altId="pa01.output.high" configurationId="pa01"/>
      <configSetting altId="sci3.rxd3.p408" configurationId="sci3.rxd3" peripheral="SCI3"/>
      <configSetting altId="sci3.txd3.p409" configurationId="sci3.txd3" peripheral="SCI3"/>
      <configSetting altId="sdhi1.sd1cd.p503" configurationId="sdhi1.sd1cd" peripheral="SDHI1"/>
      <configSetting altId="sdhi1.sd1clk.p810" configurationId="sdhi1.sd1clk" peripheral="SDHI1"/>
      <configSetting altId="sdhi1.sd1cmd.p811" configurationId="sdhi1.sd1cmd" peripheral="SDHI1"/>
      <configSetting altId="sdhi1.sd1dat0.p812" configurationId="sdhi1.sd1dat0" peripheral="SDHI1"/>
      <configSetting altId="sdhi1.sd1dat1.p500" configurationId="sdhi1.sd1dat1" peripheral="SDHI1"/>
      <configSetting altId="sdhi1.sd1dat2.p501" configurationId="sdhi1.sd1dat2" peripheral="SDHI1"/>
      <configSetting altId="sdhi1.sd1dat3.p502" configurationId="sdhi1.sd1dat3" peripheral="SDHI1"/>
      <configSetting altId="sdram.a1.p300" configurationId="sdram.a1" peripheral="SDRAM"/>
      <configSetting altId="sdram.a10.p309" configurationId="sdram.a10" peripheral="SDRAM"/>
      <configSetting altId="sdram.a11.p310" configurationId="sdram.a11" peripheral="SDRAM"/>
      <configSetting altId="sdram.a12.p311" configurationId="sdram.a12" peripheral="SDRAM"/>
      <configSetting altId="sdram.a13.p312" configurationId="sdram.a13" peripheral="SDRAM"/>
      <configSetting altId="sdram.a14.p905" configurationId="sdram.a14" peripheral="SDRAM"/>
      <configSetting altId="sdram.a15.p906" configurationId="sdram.a15" peripheral="SDRAM"/>
      <configSetting altId="sdram.a2.p301" configurationId="sdram.a2" peripheral="SDRAM"/>
      <configSetting altId="sdram.a3.p302" configurationId="sdram.a3" peripheral="SDRAM"/>
      <configSetting altId="sdram.a4.p303" configurationId="sdram.a4" peripheral="SDRAM"/>
      <configSetting altId="sdram.a5.p304" configurationId="sdram.a5" peripheral="SDRAM"/>
      <configSetting altId="sdram.a6.p305" configurationId="sdram.a6" peripheral="SDRAM"/>
      <configSetting altId="sdram.a7.p306" configurationId="sdram.a7" peripheral="SDRAM"/>
      <configSetting altId="sdram.a8.p307" configurationId="sdram.a8" peripheral="SDRAM"/>
      <configSetting altId="sdram.a9.p308" configurationId="sdram.a9" peripheral="SDRAM"/>
      <configSetting altId="sdram.cas.p909" configurationId="sdram.cas" peripheral="SDRAM"/>
      <configSetting altId="sdram.cke.p113" configurationId="sdram.cke" peripheral="SDRAM"/>
      <configSetting altId="sdram.dq0.p601" configurationId="sdram.dq0" peripheral="SDRAM"/>
      <configSetting altId="sdram.dq1.p602" configurationId="sdram.dq1" peripheral="SDRAM"/>
      <configSetting altId="sdram.dq10.p611" configurationId="sdram.dq10" peripheral="SDRAM"/>
      <configSetting altId="sdram.dq11.p612" configurationId="sdram.dq11" peripheral="SDRAM"/>
      <configSetting altId="sdram.dq12.p613" configurationId="sdram.dq12" peripheral="SDRAM"/>
      <configSetting altId="sdram.dq13.p614" configurationId="sdram.dq13" peripheral="SDRAM"/>
      <configSetting altId="sdram.dq14.p615" configurationId="sdram.dq14" peripheral="SDRAM"/>
      <configSetting altId="sdram.dq15.pa08" configurationId="sdram.dq15" peripheral="SDRAM"/>
      <configSetting altId="sdram.dq2.p603" configurationId="sdram.dq2" peripheral="SDRAM"/>
      <configSetting altId="sdram.dq3.p604" configurationId="sdram.dq3" peripheral="SDRAM"/>
      <configSetting altId="sdram.dq4.p605" configurationId="sdram.dq4" peripheral="SDRAM"/>
      <configSetting altId="sdram.dq5.p606" configurationId="sdram.dq5" peripheral="SDRAM"/>
      <configSetting altId="sdram.dq6.p607" configurationId="sdram.dq6" peripheral="SDRAM"/>
      <configSetting altId="sdram.dq7.pa00" configurationId="sdram.dq7" peripheral="SDRAM"/>
      <configSetting altId="sdram.dq8.p609" configurationId="sdram.dq8" peripheral="SDRAM"/>
      <configSetting altId="sdram.dq9.p610" configurationId="sdram.dq9" peripheral="SDRAM"/>
      <configSetting altId="sdram.dqm0.pa10" configurationId="sdram.dqm0" peripheral="SDRAM"/>
      <configSetting altId="sdram.dqm1.p112" configurationId="sdram.dqm1" peripheral="SDRAM"/>
      <configSetting altId="sdram.ras.p908" configurationId="sdram.ras" peripheral="SDRAM"/>
      <configSetting altId="sdram.sdclk.pa09" configurationId="sdram.sdclk" peripheral="SDRAM"/>
      <configSetting altId="sdram.sdcs.p115" configurationId="sdram.sdcs" peripheral="SDRAM"/>
      <configSetting altId="sdram.we.p114" configurationId="sdram.we" peripheral="SDRAM"/>
      <configSetting altId="usbhs.usbhs_vbus.pb01" configurationId="usbhs.usbhs_vbus" isUsedByDriver="true" peripheral="USB HS"/>
    </pincfg>
  </raPinConfiguration>
</raConfiguration>
