<stg><name>scheduler_hls</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln10"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_reset_n

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_reset_n, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cntrl_layer_idx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cntrl_layer_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_busy

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_busy, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_start_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_start_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_in_valid

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %axis_in_valid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_in_last

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %axis_in_last, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_in_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %axis_in_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %wl_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wl_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %wl_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wl_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_addr_sel

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_addr_sel, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_layer

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_layer, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_head

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_head, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_tile

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_tile, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dma_done

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dma_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_done

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_done

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compute_op

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compute_op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %requant_op

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %requant_op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:47 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:49 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:51 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_done

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:53 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %done

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:55 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %STATE

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %STATE, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:57 %stream_done_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %stream_done

]]></Node>
<StgValue><ssdm name="stream_done_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:58 %stream_ready_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %stream_ready

]]></Node>
<StgValue><ssdm name="stream_ready_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:59 %compute_done_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %compute_done

]]></Node>
<StgValue><ssdm name="compute_done_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:60 %compute_ready_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %compute_ready

]]></Node>
<StgValue><ssdm name="compute_ready_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:61 %dma_done_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dma_done

]]></Node>
<StgValue><ssdm name="dma_done_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:62 %wl_ready_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %wl_ready

]]></Node>
<StgValue><ssdm name="wl_ready_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:63 %axis_in_last_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axis_in_last

]]></Node>
<StgValue><ssdm name="axis_in_last_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:64 %axis_in_valid_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axis_in_valid

]]></Node>
<StgValue><ssdm name="axis_in_valid_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:65 %cntrl_reset_n_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cntrl_reset_n

]]></Node>
<StgValue><ssdm name="cntrl_reset_n_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:66 %cntrl_start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cntrl_start

]]></Node>
<StgValue><ssdm name="cntrl_start_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:67 %specreset_ln74 = specreset void @_ssdm_op_SpecReset, i4 %st, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln74"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:68 %specreset_ln76 = specreset void @_ssdm_op_SpecReset, i32 %layer_idx, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln76"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:69 %specreset_ln80 = specreset void @_ssdm_op_SpecReset, i1 %attn_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln80"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:70 %specreset_ln84 = specreset void @_ssdm_op_SpecReset, i1 %attn_compute_done, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln84"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:71 %specreset_ln86 = specreset void @_ssdm_op_SpecReset, i1 %concat_compute_done, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln86"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:72 %specreset_ln88 = specreset void @_ssdm_op_SpecReset, i1 %outproj_compute_done, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln88"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:73 %specreset_ln90 = specreset void @_ssdm_op_SpecReset, i1 %resid0_compute_done, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln90"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:74 %specreset_ln92 = specreset void @_ssdm_op_SpecReset, i1 %ln0_compute_done, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln92"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:75 %specreset_ln94 = specreset void @_ssdm_op_SpecReset, i1 %ffn_w1_compute_done, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln94"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:76 %specreset_ln96 = specreset void @_ssdm_op_SpecReset, i1 %ffn_act_compute_done, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln96"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:77 %specreset_ln98 = specreset void @_ssdm_op_SpecReset, i1 %ffn_w2_compute_done, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln98"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:78 %specreset_ln100 = specreset void @_ssdm_op_SpecReset, i1 %resid1_compute_done, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln100"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:79 %specreset_ln102 = specreset void @_ssdm_op_SpecReset, i1 %ln1_compute_done, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln102"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:80 %specreset_ln108 = specreset void @_ssdm_op_SpecReset, i1 %concat_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln108"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:81 %specreset_ln110 = specreset void @_ssdm_op_SpecReset, i1 %outproj_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln110"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:82 %specreset_ln112 = specreset void @_ssdm_op_SpecReset, i1 %resid0_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln112"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:83 %specreset_ln114 = specreset void @_ssdm_op_SpecReset, i1 %ln0_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln114"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:84 %specreset_ln117 = specreset void @_ssdm_op_SpecReset, i2 %ffn_stage, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln117"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:85 %specreset_ln119 = specreset void @_ssdm_op_SpecReset, i1 %ffn_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln119"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:86 %specreset_ln121 = specreset void @_ssdm_op_SpecReset, i1 %resid1_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln121"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:87 %specreset_ln123 = specreset void @_ssdm_op_SpecReset, i1 %ln1_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln123"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:88 %specreset_ln125 = specreset void @_ssdm_op_SpecReset, i1 %stream_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln125"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:89 %specreset_ln127 = specreset void @_ssdm_op_SpecReset, i32 %wo_tile, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln127"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:90 %specreset_ln129 = specreset void @_ssdm_op_SpecReset, i1 %wo_dma_busy, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln129"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:91 %specreset_ln131 = specreset void @_ssdm_op_SpecReset, i1 %wo_comp_busy, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln131"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:92 %specreset_ln133 = specreset void @_ssdm_op_SpecReset, i32 %w1_tile, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln133"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:93 %specreset_ln135 = specreset void @_ssdm_op_SpecReset, i1 %w1_dma_busy, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln135"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:94 %specreset_ln137 = specreset void @_ssdm_op_SpecReset, i1 %w1_comp_busy, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln137"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:95 %specreset_ln139 = specreset void @_ssdm_op_SpecReset, i32 %w2_tile, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln139"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:96 %specreset_ln141 = specreset void @_ssdm_op_SpecReset, i1 %w2_dma_busy, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln141"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:97 %specreset_ln143 = specreset void @_ssdm_op_SpecReset, i1 %w2_comp_busy, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln143"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:98 %write_ln206 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %requant_start, i1 0

]]></Node>
<StgValue><ssdm name="write_ln206"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:99 %write_ln207 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %requant_op, i32 0

]]></Node>
<StgValue><ssdm name="write_ln207"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1">
<![CDATA[
entry:100 %attn_started_load = load i1 %attn_started

]]></Node>
<StgValue><ssdm name="attn_started_load"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1">
<![CDATA[
entry:101 %attn_compute_done_load = load i1 %attn_compute_done

]]></Node>
<StgValue><ssdm name="attn_compute_done_load"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1">
<![CDATA[
entry:102 %concat_compute_done_load = load i1 %concat_compute_done

]]></Node>
<StgValue><ssdm name="concat_compute_done_load"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1">
<![CDATA[
entry:103 %concat_started_load = load i1 %concat_started

]]></Node>
<StgValue><ssdm name="concat_started_load"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1">
<![CDATA[
entry:104 %outproj_started_load = load i1 %outproj_started

]]></Node>
<StgValue><ssdm name="outproj_started_load"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1">
<![CDATA[
entry:105 %outproj_compute_done_load = load i1 %outproj_compute_done

]]></Node>
<StgValue><ssdm name="outproj_compute_done_load"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1">
<![CDATA[
entry:106 %resid0_started_load = load i1 %resid0_started

]]></Node>
<StgValue><ssdm name="resid0_started_load"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1">
<![CDATA[
entry:107 %resid0_compute_done_load = load i1 %resid0_compute_done

]]></Node>
<StgValue><ssdm name="resid0_compute_done_load"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1">
<![CDATA[
entry:108 %ln0_started_load = load i1 %ln0_started

]]></Node>
<StgValue><ssdm name="ln0_started_load"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1">
<![CDATA[
entry:109 %ln0_compute_done_load = load i1 %ln0_compute_done

]]></Node>
<StgValue><ssdm name="ln0_compute_done_load"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1">
<![CDATA[
entry:110 %ffn_w1_compute_done_load = load i1 %ffn_w1_compute_done

]]></Node>
<StgValue><ssdm name="ffn_w1_compute_done_load"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1">
<![CDATA[
entry:111 %ffn_act_compute_done_load = load i1 %ffn_act_compute_done

]]></Node>
<StgValue><ssdm name="ffn_act_compute_done_load"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1">
<![CDATA[
entry:112 %ffn_w2_compute_done_load = load i1 %ffn_w2_compute_done

]]></Node>
<StgValue><ssdm name="ffn_w2_compute_done_load"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="2">
<![CDATA[
entry:113 %ffn_stage_load = load i2 %ffn_stage

]]></Node>
<StgValue><ssdm name="ffn_stage_load"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1">
<![CDATA[
entry:114 %ffn_started_load = load i1 %ffn_started

]]></Node>
<StgValue><ssdm name="ffn_started_load"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1">
<![CDATA[
entry:115 %resid1_started_load = load i1 %resid1_started

]]></Node>
<StgValue><ssdm name="resid1_started_load"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1">
<![CDATA[
entry:116 %resid1_compute_done_load = load i1 %resid1_compute_done

]]></Node>
<StgValue><ssdm name="resid1_compute_done_load"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1">
<![CDATA[
entry:117 %ln1_started_load = load i1 %ln1_started

]]></Node>
<StgValue><ssdm name="ln1_started_load"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1">
<![CDATA[
entry:118 %ln1_compute_done_load = load i1 %ln1_compute_done

]]></Node>
<StgValue><ssdm name="ln1_compute_done_load"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:119 %br_ln146 = br i1 %cntrl_reset_n_read, void %if.end.thread, void %if.end3

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end.thread:0 %store_ln147 = store i4 0, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.thread:1 %store_ln148 = store i32 0, i32 %layer_idx

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.end.thread:2 %store_ln151 = store i1 0, i1 %attn_started

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.end.thread:3 %store_ln158 = store i1 0, i1 %concat_started

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.end.thread:4 %store_ln161 = store i1 0, i1 %outproj_started

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.end.thread:5 %store_ln165 = store i1 0, i1 %resid0_started

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.end.thread:6 %store_ln167 = store i1 0, i1 %ln0_started

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.end.thread:7 %store_ln174 = store i2 0, i2 %ffn_stage

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.end.thread:8 %store_ln175 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.end.thread:9 %store_ln178 = store i1 0, i1 %resid1_started

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.end.thread:10 %store_ln180 = store i1 0, i1 %ln1_started

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:11 %store_ln184 = store i1 0, i1 %stream_started

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.thread:12 %store_ln185 = store i32 0, i32 %wo_tile

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:13 %store_ln186 = store i1 0, i1 %wo_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:14 %store_ln187 = store i1 0, i1 %wo_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.thread:15 %store_ln188 = store i32 0, i32 %w1_tile

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:16 %store_ln189 = store i1 0, i1 %w1_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:17 %store_ln190 = store i1 0, i1 %w1_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.thread:18 %store_ln191 = store i32 0, i32 %w2_tile

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:19 %store_ln192 = store i1 0, i1 %w2_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:20 %store_ln193 = store i1 0, i1 %w2_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
if.end.thread:21 %br_ln214 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32">
<![CDATA[
if.end3:0 %layer_idx_load = load i32 %layer_idx

]]></Node>
<StgValue><ssdm name="layer_idx_load"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="4">
<![CDATA[
if.end3:1 %st_load = load i4 %st

]]></Node>
<StgValue><ssdm name="st_load"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end3:2 %br_ln220 = br i1 %compute_done_read, void %if.end46, void %if.then4

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
if.then4:0 %switch_ln221 = switch i4 %st_load, void %if.end46, i4 3, void %land.lhs.true, i4 4, void %land.lhs.true9, i4 5, void %land.lhs.true13, i4 6, void %land.lhs.true17, i4 7, void %land.lhs.true21, i4 8, void %land.lhs.true25, i4 9, void %land.lhs.true39, i4 10, void %land.lhs.true43

]]></Node>
<StgValue><ssdm name="switch_ln221"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true43:0 %or_ln241 = or i1 %ln1_started_load, i1 %ln1_compute_done_load

]]></Node>
<StgValue><ssdm name="or_ln241"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true43:1 %br_ln241 = br void %if.end46

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true39:0 %or_ln239 = or i1 %resid1_started_load, i1 %resid1_compute_done_load

]]></Node>
<StgValue><ssdm name="or_ln239"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true39:1 %br_ln241 = br void %if.end46

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true25:0 %br_ln231 = br i1 %ffn_started_load, void %if.end46, void %if.then26

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
if.then26:0 %switch_ln232 = switch i2 %ffn_stage_load, void %if.end46, i2 2, void %if.then33, i2 1, void %if.end35

]]></Node>
<StgValue><ssdm name="switch_ln232"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
if.then33:0 %br_ln0 = br void %if.end35

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end35:0 %ffn_act_compute_done_flag_0 = phi i1 0, void %if.then33, i1 1, void %if.then26

]]></Node>
<StgValue><ssdm name="ffn_act_compute_done_flag_0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end35:1 %ffn_act_compute_done_loc_0 = phi i1 %ffn_act_compute_done_load, void %if.then33, i1 1, void %if.then26

]]></Node>
<StgValue><ssdm name="ffn_act_compute_done_loc_0"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end35:2 %ffn_w2_compute_done_flag_0 = phi i1 1, void %if.then33, i1 0, void %if.then26

]]></Node>
<StgValue><ssdm name="ffn_w2_compute_done_flag_0"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end35:3 %ffn_w2_compute_done_loc_0 = phi i1 1, void %if.then33, i1 %ffn_w2_compute_done_load, void %if.then26

]]></Node>
<StgValue><ssdm name="ffn_w2_compute_done_loc_0"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
if.end35:4 %br_ln0 = br void %if.end46

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true21:0 %or_ln229 = or i1 %ln0_started_load, i1 %ln0_compute_done_load

]]></Node>
<StgValue><ssdm name="or_ln229"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true21:1 %br_ln231 = br void %if.end46

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true17:0 %or_ln227 = or i1 %resid0_started_load, i1 %resid0_compute_done_load

]]></Node>
<StgValue><ssdm name="or_ln227"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true17:1 %br_ln229 = br void %if.end46

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true13:0 %or_ln225 = or i1 %outproj_started_load, i1 %outproj_compute_done_load

]]></Node>
<StgValue><ssdm name="or_ln225"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true13:1 %br_ln227 = br void %if.end46

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true9:0 %or_ln223 = or i1 %concat_started_load, i1 %concat_compute_done_load

]]></Node>
<StgValue><ssdm name="or_ln223"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true9:1 %br_ln225 = br void %if.end46

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true:0 %or_ln221 = or i1 %attn_started_load, i1 %attn_compute_done_load

]]></Node>
<StgValue><ssdm name="or_ln221"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true:1 %br_ln223 = br void %if.end46

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end46:0 %attn_compute_done_flag_2 = phi i1 0, void %if.end3, i1 0, void %if.then4, i1 0, void %land.lhs.true39, i1 0, void %land.lhs.true21, i1 0, void %land.lhs.true17, i1 0, void %land.lhs.true13, i1 0, void %land.lhs.true9, i1 %attn_started_load, void %land.lhs.true, i1 0, void %if.end35, i1 0, void %if.then26, i1 0, void %land.lhs.true25, i1 0, void %land.lhs.true43

]]></Node>
<StgValue><ssdm name="attn_compute_done_flag_2"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end46:1 %attn_compute_done_loc_2 = phi i1 %attn_compute_done_load, void %if.end3, i1 %attn_compute_done_load, void %if.then4, i1 %attn_compute_done_load, void %land.lhs.true39, i1 %attn_compute_done_load, void %land.lhs.true21, i1 %attn_compute_done_load, void %land.lhs.true17, i1 %attn_compute_done_load, void %land.lhs.true13, i1 %attn_compute_done_load, void %land.lhs.true9, i1 %or_ln221, void %land.lhs.true, i1 %attn_compute_done_load, void %if.end35, i1 %attn_compute_done_load, void %if.then26, i1 %attn_compute_done_load, void %land.lhs.true25, i1 %attn_compute_done_load, void %land.lhs.true43

]]></Node>
<StgValue><ssdm name="attn_compute_done_loc_2"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end46:2 %concat_compute_done_flag_2 = phi i1 0, void %if.end3, i1 0, void %if.then4, i1 0, void %land.lhs.true39, i1 0, void %land.lhs.true21, i1 0, void %land.lhs.true17, i1 0, void %land.lhs.true13, i1 %concat_started_load, void %land.lhs.true9, i1 0, void %land.lhs.true, i1 0, void %if.end35, i1 0, void %if.then26, i1 0, void %land.lhs.true25, i1 0, void %land.lhs.true43

]]></Node>
<StgValue><ssdm name="concat_compute_done_flag_2"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end46:3 %concat_compute_done_loc_2 = phi i1 %concat_compute_done_load, void %if.end3, i1 %concat_compute_done_load, void %if.then4, i1 %concat_compute_done_load, void %land.lhs.true39, i1 %concat_compute_done_load, void %land.lhs.true21, i1 %concat_compute_done_load, void %land.lhs.true17, i1 %concat_compute_done_load, void %land.lhs.true13, i1 %or_ln223, void %land.lhs.true9, i1 %concat_compute_done_load, void %land.lhs.true, i1 %concat_compute_done_load, void %if.end35, i1 %concat_compute_done_load, void %if.then26, i1 %concat_compute_done_load, void %land.lhs.true25, i1 %concat_compute_done_load, void %land.lhs.true43

]]></Node>
<StgValue><ssdm name="concat_compute_done_loc_2"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end46:4 %outproj_compute_done_flag_2 = phi i1 0, void %if.end3, i1 0, void %if.then4, i1 0, void %land.lhs.true39, i1 0, void %land.lhs.true21, i1 0, void %land.lhs.true17, i1 %outproj_started_load, void %land.lhs.true13, i1 0, void %land.lhs.true9, i1 0, void %land.lhs.true, i1 0, void %if.end35, i1 0, void %if.then26, i1 0, void %land.lhs.true25, i1 0, void %land.lhs.true43

]]></Node>
<StgValue><ssdm name="outproj_compute_done_flag_2"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end46:5 %outproj_compute_done_loc_2 = phi i1 %outproj_compute_done_load, void %if.end3, i1 %outproj_compute_done_load, void %if.then4, i1 %outproj_compute_done_load, void %land.lhs.true39, i1 %outproj_compute_done_load, void %land.lhs.true21, i1 %outproj_compute_done_load, void %land.lhs.true17, i1 %or_ln225, void %land.lhs.true13, i1 %outproj_compute_done_load, void %land.lhs.true9, i1 %outproj_compute_done_load, void %land.lhs.true, i1 %outproj_compute_done_load, void %if.end35, i1 %outproj_compute_done_load, void %if.then26, i1 %outproj_compute_done_load, void %land.lhs.true25, i1 %outproj_compute_done_load, void %land.lhs.true43

]]></Node>
<StgValue><ssdm name="outproj_compute_done_loc_2"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end46:6 %resid0_compute_done_flag_2 = phi i1 0, void %if.end3, i1 0, void %if.then4, i1 0, void %land.lhs.true39, i1 0, void %land.lhs.true21, i1 %resid0_started_load, void %land.lhs.true17, i1 0, void %land.lhs.true13, i1 0, void %land.lhs.true9, i1 0, void %land.lhs.true, i1 0, void %if.end35, i1 0, void %if.then26, i1 0, void %land.lhs.true25, i1 0, void %land.lhs.true43

]]></Node>
<StgValue><ssdm name="resid0_compute_done_flag_2"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end46:7 %resid0_compute_done_loc_2 = phi i1 %resid0_compute_done_load, void %if.end3, i1 %resid0_compute_done_load, void %if.then4, i1 %resid0_compute_done_load, void %land.lhs.true39, i1 %resid0_compute_done_load, void %land.lhs.true21, i1 %or_ln227, void %land.lhs.true17, i1 %resid0_compute_done_load, void %land.lhs.true13, i1 %resid0_compute_done_load, void %land.lhs.true9, i1 %resid0_compute_done_load, void %land.lhs.true, i1 %resid0_compute_done_load, void %if.end35, i1 %resid0_compute_done_load, void %if.then26, i1 %resid0_compute_done_load, void %land.lhs.true25, i1 %resid0_compute_done_load, void %land.lhs.true43

]]></Node>
<StgValue><ssdm name="resid0_compute_done_loc_2"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end46:8 %ln0_compute_done_flag_2 = phi i1 0, void %if.end3, i1 0, void %if.then4, i1 0, void %land.lhs.true39, i1 %ln0_started_load, void %land.lhs.true21, i1 0, void %land.lhs.true17, i1 0, void %land.lhs.true13, i1 0, void %land.lhs.true9, i1 0, void %land.lhs.true, i1 0, void %if.end35, i1 0, void %if.then26, i1 0, void %land.lhs.true25, i1 0, void %land.lhs.true43

]]></Node>
<StgValue><ssdm name="ln0_compute_done_flag_2"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end46:9 %ln0_compute_done_loc_2 = phi i1 %ln0_compute_done_load, void %if.end3, i1 %ln0_compute_done_load, void %if.then4, i1 %ln0_compute_done_load, void %land.lhs.true39, i1 %or_ln229, void %land.lhs.true21, i1 %ln0_compute_done_load, void %land.lhs.true17, i1 %ln0_compute_done_load, void %land.lhs.true13, i1 %ln0_compute_done_load, void %land.lhs.true9, i1 %ln0_compute_done_load, void %land.lhs.true, i1 %ln0_compute_done_load, void %if.end35, i1 %ln0_compute_done_load, void %if.then26, i1 %ln0_compute_done_load, void %land.lhs.true25, i1 %ln0_compute_done_load, void %land.lhs.true43

]]></Node>
<StgValue><ssdm name="ln0_compute_done_loc_2"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end46:10 %ffn_w1_compute_done_flag_3 = phi i1 0, void %if.end3, i1 0, void %if.then4, i1 0, void %land.lhs.true39, i1 0, void %land.lhs.true21, i1 0, void %land.lhs.true17, i1 0, void %land.lhs.true13, i1 0, void %land.lhs.true9, i1 0, void %land.lhs.true, i1 0, void %if.end35, i1 1, void %if.then26, i1 0, void %land.lhs.true25, i1 0, void %land.lhs.true43

]]></Node>
<StgValue><ssdm name="ffn_w1_compute_done_flag_3"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end46:11 %ffn_w1_compute_done_loc_3 = phi i1 %ffn_w1_compute_done_load, void %if.end3, i1 %ffn_w1_compute_done_load, void %if.then4, i1 %ffn_w1_compute_done_load, void %land.lhs.true39, i1 %ffn_w1_compute_done_load, void %land.lhs.true21, i1 %ffn_w1_compute_done_load, void %land.lhs.true17, i1 %ffn_w1_compute_done_load, void %land.lhs.true13, i1 %ffn_w1_compute_done_load, void %land.lhs.true9, i1 %ffn_w1_compute_done_load, void %land.lhs.true, i1 %ffn_w1_compute_done_load, void %if.end35, i1 1, void %if.then26, i1 %ffn_w1_compute_done_load, void %land.lhs.true25, i1 %ffn_w1_compute_done_load, void %land.lhs.true43

]]></Node>
<StgValue><ssdm name="ffn_w1_compute_done_loc_3"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end46:12 %ffn_act_compute_done_flag_4 = phi i1 0, void %if.end3, i1 0, void %if.then4, i1 0, void %land.lhs.true39, i1 0, void %land.lhs.true21, i1 0, void %land.lhs.true17, i1 0, void %land.lhs.true13, i1 0, void %land.lhs.true9, i1 0, void %land.lhs.true, i1 %ffn_act_compute_done_flag_0, void %if.end35, i1 0, void %if.then26, i1 0, void %land.lhs.true25, i1 0, void %land.lhs.true43

]]></Node>
<StgValue><ssdm name="ffn_act_compute_done_flag_4"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end46:13 %ffn_act_compute_done_loc_4 = phi i1 %ffn_act_compute_done_load, void %if.end3, i1 %ffn_act_compute_done_load, void %if.then4, i1 %ffn_act_compute_done_load, void %land.lhs.true39, i1 %ffn_act_compute_done_load, void %land.lhs.true21, i1 %ffn_act_compute_done_load, void %land.lhs.true17, i1 %ffn_act_compute_done_load, void %land.lhs.true13, i1 %ffn_act_compute_done_load, void %land.lhs.true9, i1 %ffn_act_compute_done_load, void %land.lhs.true, i1 %ffn_act_compute_done_loc_0, void %if.end35, i1 %ffn_act_compute_done_load, void %if.then26, i1 %ffn_act_compute_done_load, void %land.lhs.true25, i1 %ffn_act_compute_done_load, void %land.lhs.true43

]]></Node>
<StgValue><ssdm name="ffn_act_compute_done_loc_4"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end46:14 %ffn_w2_compute_done_flag_4 = phi i1 0, void %if.end3, i1 0, void %if.then4, i1 0, void %land.lhs.true39, i1 0, void %land.lhs.true21, i1 0, void %land.lhs.true17, i1 0, void %land.lhs.true13, i1 0, void %land.lhs.true9, i1 0, void %land.lhs.true, i1 %ffn_w2_compute_done_flag_0, void %if.end35, i1 0, void %if.then26, i1 0, void %land.lhs.true25, i1 0, void %land.lhs.true43

]]></Node>
<StgValue><ssdm name="ffn_w2_compute_done_flag_4"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end46:15 %ffn_w2_compute_done_loc_4 = phi i1 %ffn_w2_compute_done_load, void %if.end3, i1 %ffn_w2_compute_done_load, void %if.then4, i1 %ffn_w2_compute_done_load, void %land.lhs.true39, i1 %ffn_w2_compute_done_load, void %land.lhs.true21, i1 %ffn_w2_compute_done_load, void %land.lhs.true17, i1 %ffn_w2_compute_done_load, void %land.lhs.true13, i1 %ffn_w2_compute_done_load, void %land.lhs.true9, i1 %ffn_w2_compute_done_load, void %land.lhs.true, i1 %ffn_w2_compute_done_loc_0, void %if.end35, i1 %ffn_w2_compute_done_load, void %if.then26, i1 %ffn_w2_compute_done_load, void %land.lhs.true25, i1 %ffn_w2_compute_done_load, void %land.lhs.true43

]]></Node>
<StgValue><ssdm name="ffn_w2_compute_done_loc_4"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end46:16 %resid1_compute_done_flag_2 = phi i1 0, void %if.end3, i1 0, void %if.then4, i1 %resid1_started_load, void %land.lhs.true39, i1 0, void %land.lhs.true21, i1 0, void %land.lhs.true17, i1 0, void %land.lhs.true13, i1 0, void %land.lhs.true9, i1 0, void %land.lhs.true, i1 0, void %if.end35, i1 0, void %if.then26, i1 0, void %land.lhs.true25, i1 0, void %land.lhs.true43

]]></Node>
<StgValue><ssdm name="resid1_compute_done_flag_2"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end46:17 %resid1_compute_done_loc_2 = phi i1 %resid1_compute_done_load, void %if.end3, i1 %resid1_compute_done_load, void %if.then4, i1 %or_ln239, void %land.lhs.true39, i1 %resid1_compute_done_load, void %land.lhs.true21, i1 %resid1_compute_done_load, void %land.lhs.true17, i1 %resid1_compute_done_load, void %land.lhs.true13, i1 %resid1_compute_done_load, void %land.lhs.true9, i1 %resid1_compute_done_load, void %land.lhs.true, i1 %resid1_compute_done_load, void %if.end35, i1 %resid1_compute_done_load, void %if.then26, i1 %resid1_compute_done_load, void %land.lhs.true25, i1 %resid1_compute_done_load, void %land.lhs.true43

]]></Node>
<StgValue><ssdm name="resid1_compute_done_loc_2"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end46:18 %ln1_compute_done_flag_1 = phi i1 0, void %if.end3, i1 0, void %if.then4, i1 0, void %land.lhs.true39, i1 0, void %land.lhs.true21, i1 0, void %land.lhs.true17, i1 0, void %land.lhs.true13, i1 0, void %land.lhs.true9, i1 0, void %land.lhs.true, i1 0, void %if.end35, i1 0, void %if.then26, i1 0, void %land.lhs.true25, i1 %ln1_started_load, void %land.lhs.true43

]]></Node>
<StgValue><ssdm name="ln1_compute_done_flag_1"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
if.end46:19 %ln1_compute_done_loc_1 = phi i1 %ln1_compute_done_load, void %if.end3, i1 %ln1_compute_done_load, void %if.then4, i1 %ln1_compute_done_load, void %land.lhs.true39, i1 %ln1_compute_done_load, void %land.lhs.true21, i1 %ln1_compute_done_load, void %land.lhs.true17, i1 %ln1_compute_done_load, void %land.lhs.true13, i1 %ln1_compute_done_load, void %land.lhs.true9, i1 %ln1_compute_done_load, void %land.lhs.true, i1 %ln1_compute_done_load, void %if.end35, i1 %ln1_compute_done_load, void %if.then26, i1 %ln1_compute_done_load, void %land.lhs.true25, i1 %or_ln241, void %land.lhs.true43

]]></Node>
<StgValue><ssdm name="ln1_compute_done_loc_1"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
if.end46:20 %switch_ln245 = switch i4 %st_load, void %sw.bb, i4 12, void %sw.bb188, i4 1, void %sw.bb49, i4 2, void %sw.bb53, i4 3, void %sw.bb54, i4 4, void %sw.bb62, i4 5, void %sw.bb70, i4 6, void %sw.bb93, i4 7, void %sw.bb101, i4 8, void %sw.bb109, i4 9, void %sw.bb166, i4 10, void %sw.bb174, i4 11, void %sw.bb182

]]></Node>
<StgValue><ssdm name="switch_ln245"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-5"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb182:0 %add_ln540 = add i32 %layer_idx_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln540"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-5"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb182:1 %tmp_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln540, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-5"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
sw.bb182:2 %icmp_ln540 = icmp_slt  i31 %tmp_1, i31 1

]]></Node>
<StgValue><ssdm name="icmp_ln540"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-5"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb182:3 %br_ln540 = br i1 %icmp_ln540, void %if.else186, void %if.then184

]]></Node>
<StgValue><ssdm name="br_ln540"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln540" val="0"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln540" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.else186:0 %store_ln544 = store i4 12, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln540" val="0"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln540" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else186:1 %store_ln545 = store i1 0, i1 %stream_started

]]></Node>
<StgValue><ssdm name="store_ln545"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln540" val="0"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln540" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
if.else186:2 %br_ln0 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln540" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln540" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then184:0 %store_ln541 = store i32 %add_ln540, i32 %layer_idx

]]></Node>
<StgValue><ssdm name="store_ln541"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln540" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln540" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then184:1 %store_ln542 = store i4 2, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln542"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln540" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln540" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
if.then184:2 %br_ln543 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln543"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb174:0 %xor_ln527 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln527"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb174:1 %or_ln527 = or i1 %ln1_started_load, i1 %xor_ln527

]]></Node>
<StgValue><ssdm name="or_ln527"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb174:2 %br_ln527 = br i1 %or_ln527, void %if.then176, void %if.else177

]]></Node>
<StgValue><ssdm name="br_ln527"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln527" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then176:0 %store_ln531 = store i1 1, i1 %ln1_started

]]></Node>
<StgValue><ssdm name="store_ln531"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln527" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
if.then176:1 %br_ln532 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln532"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln527" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else177:0 %br_ln532 = br i1 %ln1_started_load, void %cleanup, void %land.lhs.true178

]]></Node>
<StgValue><ssdm name="br_ln532"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln527" val="1"/>
<literal name="ln1_started_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true178:0 %br_ln532 = br i1 %ln1_compute_done_loc_1, void %cleanup, void %if.then179

]]></Node>
<StgValue><ssdm name="br_ln532"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln527" val="1"/>
<literal name="ln1_started_load" val="1"/>
<literal name="ln1_compute_done_loc_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then179:0 %store_ln533 = store i1 0, i1 %ln1_started

]]></Node>
<StgValue><ssdm name="store_ln533"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln527" val="1"/>
<literal name="ln1_started_load" val="1"/>
<literal name="ln1_compute_done_loc_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then179:1 %store_ln535 = store i4 11, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln535"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln527" val="1"/>
<literal name="ln1_started_load" val="1"/>
<literal name="ln1_compute_done_loc_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
if.then179:2 %br_ln536 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln536"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb166:0 %xor_ln514 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln514"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb166:1 %or_ln514 = or i1 %resid1_started_load, i1 %xor_ln514

]]></Node>
<StgValue><ssdm name="or_ln514"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb166:2 %br_ln514 = br i1 %or_ln514, void %if.then168, void %if.else169

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then168:0 %store_ln518 = store i1 1, i1 %resid1_started

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
if.then168:1 %br_ln519 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln519"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln514" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else169:0 %br_ln519 = br i1 %resid1_started_load, void %cleanup, void %land.lhs.true170

]]></Node>
<StgValue><ssdm name="br_ln519"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln514" val="1"/>
<literal name="resid1_started_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true170:0 %br_ln519 = br i1 %resid1_compute_done_loc_2, void %cleanup, void %if.then171

]]></Node>
<StgValue><ssdm name="br_ln519"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln514" val="1"/>
<literal name="resid1_started_load" val="1"/>
<literal name="resid1_compute_done_loc_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then171:0 %store_ln520 = store i1 0, i1 %resid1_started

]]></Node>
<StgValue><ssdm name="store_ln520"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln514" val="1"/>
<literal name="resid1_started_load" val="1"/>
<literal name="resid1_compute_done_loc_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then171:1 %store_ln522 = store i4 10, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln514" val="1"/>
<literal name="resid1_started_load" val="1"/>
<literal name="resid1_compute_done_loc_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
if.then171:2 %br_ln523 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln523"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
sw.bb109:0 %switch_ln438 = switch i2 %ffn_stage_load, void %sw.bb110, i2 2, void %sw.bb142, i2 1, void %sw.bb134

]]></Node>
<StgValue><ssdm name="switch_ln438"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb134:0 %xor_ln469 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln469"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb134:1 %or_ln469 = or i1 %ffn_started_load, i1 %xor_ln469

]]></Node>
<StgValue><ssdm name="or_ln469"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb134:2 %br_ln469 = br i1 %or_ln469, void %if.then136, void %if.else137

]]></Node>
<StgValue><ssdm name="br_ln469"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then136:0 %store_ln473 = store i1 1, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln473"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
if.then136:1 %br_ln474 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln474"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else137:0 %and_ln474 = and i1 %ffn_started_load, i1 %ffn_act_compute_done_loc_4

]]></Node>
<StgValue><ssdm name="and_ln474"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else137:1 %br_ln474 = br i1 %and_ln474, void %cleanup, void %if.then139

]]></Node>
<StgValue><ssdm name="br_ln474"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln469" val="1"/>
<literal name="and_ln474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then139:0 %store_ln475 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln469" val="1"/>
<literal name="and_ln474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then139:1 %store_ln477 = store i2 2, i2 %ffn_stage

]]></Node>
<StgValue><ssdm name="store_ln477"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln469" val="1"/>
<literal name="and_ln474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
if.then139:2 %br_ln478 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln478"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32">
<![CDATA[
sw.bb142:0 %w2_tile_load = load i32 %w2_tile

]]></Node>
<StgValue><ssdm name="w2_tile_load"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb142:1 %tmp_3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %w2_tile_load, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
sw.bb142:2 %icmp_ln481 = icmp_sgt  i30 %tmp_3, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln481"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb142:3 %br_ln481 = br i1 %icmp_ln481, void %if.end145, void %if.then144

]]></Node>
<StgValue><ssdm name="br_ln481"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end145:0 %xor_ln488 = xor i1 %wl_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln488"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end145:1 %or_ln488 = or i1 %ffn_started_load, i1 %xor_ln488

]]></Node>
<StgValue><ssdm name="or_ln488"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end145:2 %br_ln488 = br i1 %or_ln488, void %if.then147, void %if.else148

]]></Node>
<StgValue><ssdm name="br_ln488"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
<literal name="or_ln488" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then147:0 %store_ln493 = store i1 1, i1 %w2_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln493"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
<literal name="or_ln488" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then147:1 %store_ln494 = store i1 1, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
<literal name="or_ln488" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
if.then147:2 %br_ln495 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln495"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
<literal name="or_ln488" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else148:0 %br_ln495 = br i1 %ffn_started_load, void %cleanup, void %land.lhs.true149

]]></Node>
<StgValue><ssdm name="br_ln495"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
<literal name="or_ln488" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1">
<![CDATA[
land.lhs.true149:0 %w2_dma_busy_load = load i1 %w2_dma_busy

]]></Node>
<StgValue><ssdm name="w2_dma_busy_load"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
<literal name="or_ln488" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true149:1 %and_ln495 = and i1 %w2_dma_busy_load, i1 %dma_done_read

]]></Node>
<StgValue><ssdm name="and_ln495"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
<literal name="or_ln488" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true149:2 %br_ln495 = br i1 %and_ln495, void %land.lhs.true153, void %if.then151

]]></Node>
<StgValue><ssdm name="br_ln495"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
<literal name="or_ln488" val="1"/>
<literal name="and_ln495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1">
<![CDATA[
land.lhs.true153:0 %w2_comp_busy_load = load i1 %w2_comp_busy

]]></Node>
<StgValue><ssdm name="w2_comp_busy_load"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
<literal name="or_ln488" val="1"/>
<literal name="and_ln495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true153:1 %and_ln498 = and i1 %w2_comp_busy_load, i1 %compute_ready_read

]]></Node>
<StgValue><ssdm name="and_ln498"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
<literal name="or_ln488" val="1"/>
<literal name="and_ln495" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true153:2 %br_ln498 = br i1 %and_ln498, void %land.lhs.true157, void %if.then155

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
<literal name="or_ln488" val="1"/>
<literal name="and_ln495" val="0"/>
<literal name="and_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true157:0 %xor_ln503 = xor i1 %ffn_w2_compute_done_loc_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln503"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
<literal name="or_ln488" val="1"/>
<literal name="and_ln495" val="0"/>
<literal name="and_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true157:1 %or_ln503 = or i1 %w2_comp_busy_load, i1 %xor_ln503

]]></Node>
<StgValue><ssdm name="or_ln503"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
<literal name="or_ln488" val="1"/>
<literal name="and_ln495" val="0"/>
<literal name="and_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true157:2 %or_ln503_1 = or i1 %or_ln503, i1 %w2_dma_busy_load

]]></Node>
<StgValue><ssdm name="or_ln503_1"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
<literal name="or_ln488" val="1"/>
<literal name="and_ln495" val="0"/>
<literal name="and_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true157:3 %br_ln503 = br i1 %or_ln503_1, void %if.then160, void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln503"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
<literal name="or_ln488" val="1"/>
<literal name="and_ln495" val="0"/>
<literal name="and_ln498" val="0"/>
<literal name="or_ln503_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then160:0 %store_ln505 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln505"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
<literal name="or_ln488" val="1"/>
<literal name="and_ln495" val="0"/>
<literal name="and_ln498" val="0"/>
<literal name="or_ln503_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then160:1 %add_ln507 = add i32 %w2_tile_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln507"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
<literal name="or_ln488" val="1"/>
<literal name="and_ln495" val="0"/>
<literal name="and_ln498" val="0"/>
<literal name="or_ln503_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then160:2 %store_ln507 = store i32 %add_ln507, i32 %w2_tile

]]></Node>
<StgValue><ssdm name="store_ln507"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
<literal name="or_ln488" val="1"/>
<literal name="and_ln495" val="0"/>
<literal name="and_ln498" val="0"/>
<literal name="or_ln503_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
if.then160:3 %br_ln508 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln508"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
<literal name="or_ln488" val="1"/>
<literal name="and_ln495" val="0"/>
<literal name="and_ln498" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then155:0 %store_ln502 = store i1 0, i1 %w2_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln502"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
<literal name="or_ln488" val="1"/>
<literal name="and_ln495" val="0"/>
<literal name="and_ln498" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
if.then155:1 %br_ln503 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln503"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
<literal name="or_ln488" val="1"/>
<literal name="and_ln495" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then151:0 %store_ln496 = store i1 0, i1 %w2_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln496"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
<literal name="or_ln488" val="1"/>
<literal name="and_ln495" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then151:1 %store_ln497 = store i1 1, i1 %w2_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="0"/>
<literal name="or_ln488" val="1"/>
<literal name="and_ln495" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
if.then151:2 %br_ln498 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then144:0 %store_ln482 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln482"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then144:1 %store_ln483 = store i2 0, i2 %ffn_stage

]]></Node>
<StgValue><ssdm name="store_ln483"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then144:2 %store_ln484 = store i4 9, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln484"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln481" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
if.then144:3 %br_ln485 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln485"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32">
<![CDATA[
sw.bb110:0 %w1_tile_load = load i32 %w1_tile

]]></Node>
<StgValue><ssdm name="w1_tile_load"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb110:1 %tmp_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %w1_tile_load, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
sw.bb110:2 %icmp_ln440 = icmp_sgt  i30 %tmp_2, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln440"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb110:3 %br_ln440 = br i1 %icmp_ln440, void %if.end113, void %if.then112

]]></Node>
<StgValue><ssdm name="br_ln440"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end113:0 %xor_ln446 = xor i1 %wl_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln446"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end113:1 %or_ln446 = or i1 %ffn_started_load, i1 %xor_ln446

]]></Node>
<StgValue><ssdm name="or_ln446"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end113:2 %br_ln446 = br i1 %or_ln446, void %if.then115, void %if.else116

]]></Node>
<StgValue><ssdm name="br_ln446"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
<literal name="or_ln446" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then115:0 %store_ln451 = store i1 1, i1 %w1_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
<literal name="or_ln446" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then115:1 %store_ln452 = store i1 1, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln452"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
<literal name="or_ln446" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
if.then115:2 %br_ln453 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln453"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
<literal name="or_ln446" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else116:0 %br_ln453 = br i1 %ffn_started_load, void %cleanup, void %land.lhs.true117

]]></Node>
<StgValue><ssdm name="br_ln453"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
<literal name="or_ln446" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1">
<![CDATA[
land.lhs.true117:0 %w1_dma_busy_load = load i1 %w1_dma_busy

]]></Node>
<StgValue><ssdm name="w1_dma_busy_load"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
<literal name="or_ln446" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true117:1 %and_ln453 = and i1 %w1_dma_busy_load, i1 %dma_done_read

]]></Node>
<StgValue><ssdm name="and_ln453"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
<literal name="or_ln446" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true117:2 %br_ln453 = br i1 %and_ln453, void %land.lhs.true121, void %if.then119

]]></Node>
<StgValue><ssdm name="br_ln453"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
<literal name="or_ln446" val="1"/>
<literal name="and_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1">
<![CDATA[
land.lhs.true121:0 %w1_comp_busy_load = load i1 %w1_comp_busy

]]></Node>
<StgValue><ssdm name="w1_comp_busy_load"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
<literal name="or_ln446" val="1"/>
<literal name="and_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true121:1 %and_ln456 = and i1 %w1_comp_busy_load, i1 %compute_ready_read

]]></Node>
<StgValue><ssdm name="and_ln456"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
<literal name="or_ln446" val="1"/>
<literal name="and_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true121:2 %br_ln456 = br i1 %and_ln456, void %land.lhs.true125, void %if.then123

]]></Node>
<StgValue><ssdm name="br_ln456"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
<literal name="or_ln446" val="1"/>
<literal name="and_ln453" val="0"/>
<literal name="and_ln456" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true125:0 %xor_ln461 = xor i1 %ffn_w1_compute_done_loc_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln461"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
<literal name="or_ln446" val="1"/>
<literal name="and_ln453" val="0"/>
<literal name="and_ln456" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true125:1 %or_ln461 = or i1 %w1_comp_busy_load, i1 %xor_ln461

]]></Node>
<StgValue><ssdm name="or_ln461"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
<literal name="or_ln446" val="1"/>
<literal name="and_ln453" val="0"/>
<literal name="and_ln456" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true125:2 %or_ln461_1 = or i1 %or_ln461, i1 %w1_dma_busy_load

]]></Node>
<StgValue><ssdm name="or_ln461_1"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
<literal name="or_ln446" val="1"/>
<literal name="and_ln453" val="0"/>
<literal name="and_ln456" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true125:3 %br_ln461 = br i1 %or_ln461_1, void %if.then128, void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln461"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
<literal name="or_ln446" val="1"/>
<literal name="and_ln453" val="0"/>
<literal name="and_ln456" val="0"/>
<literal name="or_ln461_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then128:0 %store_ln463 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln463"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
<literal name="or_ln446" val="1"/>
<literal name="and_ln453" val="0"/>
<literal name="and_ln456" val="0"/>
<literal name="or_ln461_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then128:1 %add_ln465 = add i32 %w1_tile_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln465"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
<literal name="or_ln446" val="1"/>
<literal name="and_ln453" val="0"/>
<literal name="and_ln456" val="0"/>
<literal name="or_ln461_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then128:2 %store_ln465 = store i32 %add_ln465, i32 %w1_tile

]]></Node>
<StgValue><ssdm name="store_ln465"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
<literal name="or_ln446" val="1"/>
<literal name="and_ln453" val="0"/>
<literal name="and_ln456" val="0"/>
<literal name="or_ln461_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
if.then128:3 %br_ln466 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln466"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
<literal name="or_ln446" val="1"/>
<literal name="and_ln453" val="0"/>
<literal name="and_ln456" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then123:0 %store_ln460 = store i1 0, i1 %w1_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln460"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
<literal name="or_ln446" val="1"/>
<literal name="and_ln453" val="0"/>
<literal name="and_ln456" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
if.then123:1 %br_ln461 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln461"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
<literal name="or_ln446" val="1"/>
<literal name="and_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then119:0 %store_ln454 = store i1 0, i1 %w1_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln454"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
<literal name="or_ln446" val="1"/>
<literal name="and_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then119:1 %store_ln455 = store i1 1, i1 %w1_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_started_load" val="1"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="0"/>
<literal name="or_ln446" val="1"/>
<literal name="and_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
if.then119:2 %br_ln456 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln456"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then112:0 %store_ln441 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln441"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then112:1 %store_ln442 = store i2 1, i2 %ffn_stage

]]></Node>
<StgValue><ssdm name="store_ln442"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln440" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
if.then112:2 %br_ln443 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln443"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb101:0 %xor_ln424 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln424"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb101:1 %or_ln424 = or i1 %ln0_started_load, i1 %xor_ln424

]]></Node>
<StgValue><ssdm name="or_ln424"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb101:2 %br_ln424 = br i1 %or_ln424, void %if.then103, void %if.else104

]]></Node>
<StgValue><ssdm name="br_ln424"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then103:0 %store_ln428 = store i1 1, i1 %ln0_started

]]></Node>
<StgValue><ssdm name="store_ln428"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
if.then103:1 %br_ln429 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln424" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else104:0 %br_ln429 = br i1 %ln0_started_load, void %cleanup, void %land.lhs.true105

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln424" val="1"/>
<literal name="ln0_started_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true105:0 %br_ln429 = br i1 %ln0_compute_done_loc_2, void %cleanup, void %if.then106

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln424" val="1"/>
<literal name="ln0_started_load" val="1"/>
<literal name="ln0_compute_done_loc_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then106:0 %store_ln430 = store i1 0, i1 %ln0_started

]]></Node>
<StgValue><ssdm name="store_ln430"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln424" val="1"/>
<literal name="ln0_started_load" val="1"/>
<literal name="ln0_compute_done_loc_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then106:1 %store_ln432 = store i4 8, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln432"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln424" val="1"/>
<literal name="ln0_started_load" val="1"/>
<literal name="ln0_compute_done_loc_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
if.then106:2 %br_ln433 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln433"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb93:0 %xor_ln411 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln411"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb93:1 %or_ln411 = or i1 %resid0_started_load, i1 %xor_ln411

]]></Node>
<StgValue><ssdm name="or_ln411"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb93:2 %br_ln411 = br i1 %or_ln411, void %if.then95, void %if.else96

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then95:0 %store_ln415 = store i1 1, i1 %resid0_started

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
if.then95:1 %br_ln416 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else96:0 %br_ln416 = br i1 %resid0_started_load, void %cleanup, void %land.lhs.true97

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln411" val="1"/>
<literal name="resid0_started_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true97:0 %br_ln416 = br i1 %resid0_compute_done_loc_2, void %cleanup, void %if.then98

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln411" val="1"/>
<literal name="resid0_started_load" val="1"/>
<literal name="resid0_compute_done_loc_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then98:0 %store_ln417 = store i1 0, i1 %resid0_started

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln411" val="1"/>
<literal name="resid0_started_load" val="1"/>
<literal name="resid0_compute_done_loc_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then98:1 %store_ln419 = store i4 7, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln419"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln411" val="1"/>
<literal name="resid0_started_load" val="1"/>
<literal name="resid0_compute_done_loc_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
if.then98:2 %br_ln420 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln420"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32">
<![CDATA[
sw.bb70:0 %wo_tile_load = load i32 %wo_tile

]]></Node>
<StgValue><ssdm name="wo_tile_load"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb70:1 %tmp = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %wo_tile_load, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
sw.bb70:2 %icmp_ln381 = icmp_sgt  i30 %tmp, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln381"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb70:3 %br_ln381 = br i1 %icmp_ln381, void %if.end73, void %if.then72

]]></Node>
<StgValue><ssdm name="br_ln381"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end73:0 %xor_ln387 = xor i1 %wl_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln387"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end73:1 %or_ln387 = or i1 %outproj_started_load, i1 %xor_ln387

]]></Node>
<StgValue><ssdm name="or_ln387"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end73:2 %br_ln387 = br i1 %or_ln387, void %if.then75, void %if.else76

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
<literal name="or_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then75:0 %store_ln392 = store i1 1, i1 %wo_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln392"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
<literal name="or_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then75:1 %store_ln393 = store i1 1, i1 %outproj_started

]]></Node>
<StgValue><ssdm name="store_ln393"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
<literal name="or_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
if.then75:2 %br_ln394 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln394"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
<literal name="or_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else76:0 %br_ln394 = br i1 %outproj_started_load, void %cleanup, void %land.lhs.true77

]]></Node>
<StgValue><ssdm name="br_ln394"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
<literal name="or_ln387" val="1"/>
<literal name="outproj_started_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1">
<![CDATA[
land.lhs.true77:0 %wo_dma_busy_load = load i1 %wo_dma_busy

]]></Node>
<StgValue><ssdm name="wo_dma_busy_load"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
<literal name="or_ln387" val="1"/>
<literal name="outproj_started_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true77:1 %and_ln394 = and i1 %wo_dma_busy_load, i1 %dma_done_read

]]></Node>
<StgValue><ssdm name="and_ln394"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
<literal name="or_ln387" val="1"/>
<literal name="outproj_started_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true77:2 %br_ln394 = br i1 %and_ln394, void %land.lhs.true81, void %if.then79

]]></Node>
<StgValue><ssdm name="br_ln394"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
<literal name="or_ln387" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1">
<![CDATA[
land.lhs.true81:0 %wo_comp_busy_load = load i1 %wo_comp_busy

]]></Node>
<StgValue><ssdm name="wo_comp_busy_load"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
<literal name="or_ln387" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true81:1 %and_ln397 = and i1 %wo_comp_busy_load, i1 %compute_ready_read

]]></Node>
<StgValue><ssdm name="and_ln397"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
<literal name="or_ln387" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true81:2 %br_ln397 = br i1 %and_ln397, void %land.lhs.true85, void %if.then83

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
<literal name="or_ln387" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln394" val="0"/>
<literal name="and_ln397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true85:0 %xor_ln402 = xor i1 %outproj_compute_done_loc_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln402"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
<literal name="or_ln387" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln394" val="0"/>
<literal name="and_ln397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true85:1 %or_ln402 = or i1 %wo_comp_busy_load, i1 %xor_ln402

]]></Node>
<StgValue><ssdm name="or_ln402"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
<literal name="or_ln387" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln394" val="0"/>
<literal name="and_ln397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true85:2 %or_ln402_1 = or i1 %or_ln402, i1 %wo_dma_busy_load

]]></Node>
<StgValue><ssdm name="or_ln402_1"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
<literal name="or_ln387" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln394" val="0"/>
<literal name="and_ln397" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true85:3 %br_ln402 = br i1 %or_ln402_1, void %if.then88, void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln402"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
<literal name="or_ln387" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln394" val="0"/>
<literal name="and_ln397" val="0"/>
<literal name="or_ln402_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then88:0 %store_ln404 = store i1 0, i1 %outproj_started

]]></Node>
<StgValue><ssdm name="store_ln404"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
<literal name="or_ln387" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln394" val="0"/>
<literal name="and_ln397" val="0"/>
<literal name="or_ln402_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then88:1 %add_ln406 = add i32 %wo_tile_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln406"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
<literal name="or_ln387" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln394" val="0"/>
<literal name="and_ln397" val="0"/>
<literal name="or_ln402_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then88:2 %store_ln406 = store i32 %add_ln406, i32 %wo_tile

]]></Node>
<StgValue><ssdm name="store_ln406"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
<literal name="or_ln387" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln394" val="0"/>
<literal name="and_ln397" val="0"/>
<literal name="or_ln402_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
if.then88:3 %br_ln407 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln407"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
<literal name="or_ln387" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln394" val="0"/>
<literal name="and_ln397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then83:0 %store_ln401 = store i1 0, i1 %wo_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln401"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
<literal name="or_ln387" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln394" val="0"/>
<literal name="and_ln397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
if.then83:1 %br_ln402 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln402"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
<literal name="or_ln387" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln394" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then79:0 %store_ln395 = store i1 0, i1 %wo_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
<literal name="or_ln387" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln394" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then79:1 %store_ln396 = store i1 1, i1 %wo_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln396"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="0"/>
<literal name="or_ln387" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln394" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
if.then79:2 %br_ln397 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then72:0 %store_ln382 = store i1 0, i1 %resid0_started

]]></Node>
<StgValue><ssdm name="store_ln382"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then72:1 %store_ln383 = store i4 6, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln383"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln381" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
if.then72:2 %br_ln384 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln384"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb62:0 %xor_ln368 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln368"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb62:1 %or_ln368 = or i1 %concat_started_load, i1 %xor_ln368

]]></Node>
<StgValue><ssdm name="or_ln368"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb62:2 %br_ln368 = br i1 %or_ln368, void %if.then64, void %if.else65

]]></Node>
<StgValue><ssdm name="br_ln368"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then64:0 %store_ln372 = store i1 1, i1 %concat_started

]]></Node>
<StgValue><ssdm name="store_ln372"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
if.then64:1 %br_ln373 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln373"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else65:0 %br_ln373 = br i1 %concat_started_load, void %cleanup, void %land.lhs.true66

]]></Node>
<StgValue><ssdm name="br_ln373"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln368" val="1"/>
<literal name="concat_started_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true66:0 %br_ln373 = br i1 %concat_compute_done_loc_2, void %cleanup, void %if.then67

]]></Node>
<StgValue><ssdm name="br_ln373"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln368" val="1"/>
<literal name="concat_started_load" val="1"/>
<literal name="concat_compute_done_loc_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then67:0 %store_ln374 = store i1 0, i1 %concat_started

]]></Node>
<StgValue><ssdm name="store_ln374"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln368" val="1"/>
<literal name="concat_started_load" val="1"/>
<literal name="concat_compute_done_loc_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then67:1 %store_ln376 = store i4 5, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln368" val="1"/>
<literal name="concat_started_load" val="1"/>
<literal name="concat_compute_done_loc_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
if.then67:2 %br_ln377 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb54:0 %xor_ln355 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln355"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb54:1 %or_ln355 = or i1 %attn_started_load, i1 %xor_ln355

]]></Node>
<StgValue><ssdm name="or_ln355"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb54:2 %br_ln355 = br i1 %or_ln355, void %if.then56, void %if.else57

]]></Node>
<StgValue><ssdm name="br_ln355"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="or_ln355" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then56:0 %store_ln359 = store i1 1, i1 %attn_started

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="or_ln355" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
if.then56:1 %br_ln360 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln360"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="or_ln355" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else57:0 %br_ln360 = br i1 %attn_started_load, void %cleanup, void %land.lhs.true58

]]></Node>
<StgValue><ssdm name="br_ln360"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="or_ln355" val="1"/>
<literal name="attn_started_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true58:0 %br_ln360 = br i1 %attn_compute_done_loc_2, void %cleanup, void %if.then59

]]></Node>
<StgValue><ssdm name="br_ln360"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="or_ln355" val="1"/>
<literal name="attn_started_load" val="1"/>
<literal name="attn_compute_done_loc_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then59:0 %store_ln361 = store i1 0, i1 %attn_started

]]></Node>
<StgValue><ssdm name="store_ln361"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="or_ln355" val="1"/>
<literal name="attn_started_load" val="1"/>
<literal name="attn_compute_done_loc_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then59:1 %store_ln363 = store i4 4, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="or_ln355" val="1"/>
<literal name="attn_started_load" val="1"/>
<literal name="attn_compute_done_loc_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
if.then59:2 %br_ln364 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln364"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
sw.bb53:0 %store_ln307 = store i1 0, i1 %attn_started

]]></Node>
<StgValue><ssdm name="store_ln307"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
sw.bb53:1 %store_ln313 = store i1 0, i1 %concat_started

]]></Node>
<StgValue><ssdm name="store_ln313"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
sw.bb53:2 %store_ln317 = store i1 0, i1 %outproj_started

]]></Node>
<StgValue><ssdm name="store_ln317"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
sw.bb53:3 %store_ln321 = store i1 0, i1 %resid0_started

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
sw.bb53:4 %store_ln323 = store i1 0, i1 %ln0_started

]]></Node>
<StgValue><ssdm name="store_ln323"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
sw.bb53:5 %store_ln327 = store i2 0, i2 %ffn_stage

]]></Node>
<StgValue><ssdm name="store_ln327"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
sw.bb53:6 %store_ln328 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln328"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
sw.bb53:7 %store_ln334 = store i1 0, i1 %resid1_started

]]></Node>
<StgValue><ssdm name="store_ln334"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
sw.bb53:8 %store_ln336 = store i1 0, i1 %ln1_started

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb53:9 %store_ln340 = store i32 0, i32 %wo_tile

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb53:10 %store_ln341 = store i1 0, i1 %wo_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb53:11 %store_ln342 = store i1 0, i1 %wo_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln342"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb53:12 %store_ln343 = store i32 0, i32 %w1_tile

]]></Node>
<StgValue><ssdm name="store_ln343"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb53:13 %store_ln344 = store i1 0, i1 %w1_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb53:14 %store_ln345 = store i1 0, i1 %w1_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln345"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb53:15 %store_ln346 = store i32 0, i32 %w2_tile

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb53:16 %store_ln347 = store i1 0, i1 %w2_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb53:17 %store_ln348 = store i1 0, i1 %w2_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
sw.bb53:18 %store_ln349 = store i4 3, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln349"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
sw.bb53:19 %br_ln351 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln351"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb49:0 %and_ln299 = and i1 %axis_in_valid_read, i1 %axis_in_last_read

]]></Node>
<StgValue><ssdm name="and_ln299"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb49:1 %br_ln299 = br i1 %and_ln299, void %cleanup, void %if.then51

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="1"/>
<literal name="and_ln299" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="1"/>
<literal name="and_ln299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then51:0 %store_ln300 = store i4 2, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="1"/>
<literal name="and_ln299" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="1"/>
<literal name="and_ln299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
if.then51:1 %br_ln301 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln301"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-4"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1">
<![CDATA[
sw.bb188:0 %stream_started_load = load i1 %stream_started

]]></Node>
<StgValue><ssdm name="stream_started_load"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-4"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb188:1 %xor_ln550 = xor i1 %stream_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln550"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-4"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb188:2 %or_ln550 = or i1 %stream_started_load, i1 %xor_ln550

]]></Node>
<StgValue><ssdm name="or_ln550"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-4"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb188:3 %br_ln550 = br i1 %or_ln550, void %if.then190, void %if.else191

]]></Node>
<StgValue><ssdm name="br_ln550"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln550" val="0"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then190:0 %store_ln552 = store i1 1, i1 %stream_started

]]></Node>
<StgValue><ssdm name="store_ln552"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln550" val="0"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
if.then190:1 %br_ln553 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln553"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln550" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else191:0 %and_ln553 = and i1 %stream_started_load, i1 %stream_done_read

]]></Node>
<StgValue><ssdm name="and_ln553"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln550" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else191:1 %br_ln553 = br i1 %and_ln553, void %cleanup, void %if.then193

]]></Node>
<StgValue><ssdm name="br_ln553"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln550" val="1"/>
<literal name="and_ln553" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln550" val="1"/>
<literal name="and_ln553" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then193:0 %store_ln554 = store i1 0, i1 %stream_started

]]></Node>
<StgValue><ssdm name="store_ln554"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln550" val="1"/>
<literal name="and_ln553" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln550" val="1"/>
<literal name="and_ln553" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then193:1 %store_ln556 = store i4 0, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln556"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln550" val="1"/>
<literal name="and_ln553" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln550" val="1"/>
<literal name="and_ln553" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0">
<![CDATA[
if.then193:2 %br_ln557 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb:0 %br_ln247 = br i1 %cntrl_start_read, void %cleanup, void %if.then47

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then47:0 %store_ln248 = store i4 1, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then47:1 %store_ln251 = store i1 0, i1 %attn_started

]]></Node>
<StgValue><ssdm name="store_ln251"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then47:2 %store_ln257 = store i1 0, i1 %concat_started

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then47:3 %store_ln261 = store i1 0, i1 %outproj_started

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then47:4 %store_ln265 = store i1 0, i1 %resid0_started

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then47:5 %store_ln267 = store i1 0, i1 %ln0_started

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then47:6 %store_ln271 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then47:7 %store_ln277 = store i1 0, i1 %resid1_started

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then47:8 %store_ln279 = store i1 0, i1 %ln1_started

]]></Node>
<StgValue><ssdm name="store_ln279"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then47:9 %store_ln283 = store i1 0, i1 %stream_started

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then47:10 %store_ln284 = store i32 0, i32 %wo_tile

]]></Node>
<StgValue><ssdm name="store_ln284"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then47:11 %store_ln285 = store i1 0, i1 %wo_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln285"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then47:12 %store_ln286 = store i1 0, i1 %wo_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then47:13 %store_ln287 = store i32 0, i32 %w1_tile

]]></Node>
<StgValue><ssdm name="store_ln287"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then47:14 %store_ln288 = store i1 0, i1 %w1_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then47:15 %store_ln289 = store i1 0, i1 %w1_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then47:16 %store_ln290 = store i32 0, i32 %w2_tile

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then47:17 %store_ln291 = store i1 0, i1 %w2_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then47:18 %store_ln292 = store i1 0, i1 %w2_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln292"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="!3"/>
<literal name="st_load" val="!4"/>
<literal name="st_load" val="!5"/>
<literal name="st_load" val="!6"/>
<literal name="st_load" val="!7"/>
<literal name="st_load" val="!8"/>
<literal name="st_load" val="!9"/>
<literal name="st_load" val="!10"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="compute_done_read" val="0"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
if.then47:19 %br_ln293 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:0 %axis_in_ready_new_0 = phi i1 0, void %if.then47, i1 0, void %sw.bb, i1 0, void %if.then184, i1 0, void %if.else186, i1 0, void %if.then179, i1 0, void %land.lhs.true178, i1 0, void %if.else177, i1 0, void %if.then176, i1 0, void %if.then171, i1 0, void %land.lhs.true170, i1 0, void %if.else169, i1 0, void %if.then168, i1 0, void %if.then112, i1 0, void %if.then144, i1 0, void %if.then106, i1 0, void %land.lhs.true105, i1 0, void %if.else104, i1 0, void %if.then103, i1 0, void %if.then98, i1 0, void %land.lhs.true97, i1 0, void %if.else96, i1 0, void %if.then95, i1 0, void %if.then72, i1 0, void %if.then67, i1 0, void %land.lhs.true66, i1 0, void %if.else65, i1 0, void %if.then64, i1 0, void %if.then59, i1 0, void %land.lhs.true58, i1 0, void %if.else57, i1 0, void %if.then56, i1 0, void %sw.bb53, i1 1, void %if.then51, i1 1, void %sw.bb49, i1 0, void %if.then193, i1 0, void %if.else191, i1 0, void %if.then190, i1 0, void %if.end.thread, i1 0, void %if.then79, i1 0, void %if.else76, i1 0, void %if.then88, i1 0, void %land.lhs.true85, i1 0, void %if.then83, i1 0, void %if.then75, i1 0, void %if.then119, i1 0, void %if.else116, i1 0, void %if.then128, i1 0, void %land.lhs.true125, i1 0, void %if.then123, i1 0, void %if.then115, i1 0, void %if.then139, i1 0, void %if.else137, i1 0, void %if.then136, i1 0, void %if.then151, i1 0, void %if.else148, i1 0, void %if.then160, i1 0, void %land.lhs.true157, i1 0, void %if.then155, i1 0, void %if.then147

]]></Node>
<StgValue><ssdm name="axis_in_ready_new_0"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:1 %wl_start_new_3 = phi i1 0, void %if.then47, i1 0, void %sw.bb, i1 0, void %if.then184, i1 0, void %if.else186, i1 0, void %if.then179, i1 0, void %land.lhs.true178, i1 0, void %if.else177, i1 0, void %if.then176, i1 0, void %if.then171, i1 0, void %land.lhs.true170, i1 0, void %if.else169, i1 0, void %if.then168, i1 0, void %if.then112, i1 0, void %if.then144, i1 0, void %if.then106, i1 0, void %land.lhs.true105, i1 0, void %if.else104, i1 0, void %if.then103, i1 0, void %if.then98, i1 0, void %land.lhs.true97, i1 0, void %if.else96, i1 0, void %if.then95, i1 0, void %if.then72, i1 0, void %if.then67, i1 0, void %land.lhs.true66, i1 0, void %if.else65, i1 0, void %if.then64, i1 0, void %if.then59, i1 0, void %land.lhs.true58, i1 0, void %if.else57, i1 0, void %if.then56, i1 0, void %sw.bb53, i1 0, void %if.then51, i1 0, void %sw.bb49, i1 0, void %if.then193, i1 0, void %if.else191, i1 0, void %if.then190, i1 0, void %if.end.thread, i1 0, void %if.then79, i1 0, void %if.else76, i1 0, void %if.then88, i1 0, void %land.lhs.true85, i1 0, void %if.then83, i1 1, void %if.then75, i1 0, void %if.then119, i1 0, void %if.else116, i1 0, void %if.then128, i1 0, void %land.lhs.true125, i1 0, void %if.then123, i1 1, void %if.then115, i1 0, void %if.then139, i1 0, void %if.else137, i1 0, void %if.then136, i1 0, void %if.then151, i1 0, void %if.else148, i1 0, void %if.then160, i1 0, void %land.lhs.true157, i1 0, void %if.then155, i1 1, void %if.then147

]]></Node>
<StgValue><ssdm name="wl_start_new_3"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0" op_32_bw="4" op_33_bw="0" op_34_bw="4" op_35_bw="0" op_36_bw="4" op_37_bw="0" op_38_bw="4" op_39_bw="0" op_40_bw="4" op_41_bw="0" op_42_bw="4" op_43_bw="0" op_44_bw="4" op_45_bw="0" op_46_bw="4" op_47_bw="0" op_48_bw="4" op_49_bw="0" op_50_bw="4" op_51_bw="0" op_52_bw="4" op_53_bw="0" op_54_bw="4" op_55_bw="0" op_56_bw="4" op_57_bw="0" op_58_bw="4" op_59_bw="0" op_60_bw="4" op_61_bw="0" op_62_bw="4" op_63_bw="0" op_64_bw="4" op_65_bw="0" op_66_bw="4" op_67_bw="0" op_68_bw="4" op_69_bw="0" op_70_bw="4" op_71_bw="0" op_72_bw="4" op_73_bw="0" op_74_bw="4" op_75_bw="0" op_76_bw="4" op_77_bw="0" op_78_bw="4" op_79_bw="0" op_80_bw="4" op_81_bw="0" op_82_bw="4" op_83_bw="0" op_84_bw="4" op_85_bw="0" op_86_bw="4" op_87_bw="0" op_88_bw="4" op_89_bw="0" op_90_bw="4" op_91_bw="0" op_92_bw="4" op_93_bw="0" op_94_bw="4" op_95_bw="0" op_96_bw="4" op_97_bw="0" op_98_bw="4" op_99_bw="0" op_100_bw="4" op_101_bw="0" op_102_bw="4" op_103_bw="0" op_104_bw="4" op_105_bw="0" op_106_bw="4" op_107_bw="0" op_108_bw="4" op_109_bw="0" op_110_bw="4" op_111_bw="0" op_112_bw="4" op_113_bw="0" op_114_bw="4" op_115_bw="0" op_116_bw="4" op_117_bw="0">
<![CDATA[
cleanup:2 %wl_addr_sel_new_3 = phi i4 0, void %if.then47, i4 0, void %sw.bb, i4 0, void %if.then184, i4 0, void %if.else186, i4 0, void %if.then179, i4 0, void %land.lhs.true178, i4 0, void %if.else177, i4 0, void %if.then176, i4 0, void %if.then171, i4 0, void %land.lhs.true170, i4 0, void %if.else169, i4 0, void %if.then168, i4 0, void %if.then112, i4 0, void %if.then144, i4 0, void %if.then106, i4 0, void %land.lhs.true105, i4 0, void %if.else104, i4 0, void %if.then103, i4 0, void %if.then98, i4 0, void %land.lhs.true97, i4 0, void %if.else96, i4 0, void %if.then95, i4 0, void %if.then72, i4 0, void %if.then67, i4 0, void %land.lhs.true66, i4 0, void %if.else65, i4 0, void %if.then64, i4 0, void %if.then59, i4 0, void %land.lhs.true58, i4 0, void %if.else57, i4 0, void %if.then56, i4 0, void %sw.bb53, i4 0, void %if.then51, i4 0, void %sw.bb49, i4 0, void %if.then193, i4 0, void %if.else191, i4 0, void %if.then190, i4 0, void %if.end.thread, i4 0, void %if.then79, i4 0, void %if.else76, i4 0, void %if.then88, i4 0, void %land.lhs.true85, i4 0, void %if.then83, i4 8, void %if.then75, i4 0, void %if.then119, i4 0, void %if.else116, i4 0, void %if.then128, i4 0, void %land.lhs.true125, i4 0, void %if.then123, i4 9, void %if.then115, i4 0, void %if.then139, i4 0, void %if.else137, i4 0, void %if.then136, i4 0, void %if.then151, i4 0, void %if.else148, i4 0, void %if.then160, i4 0, void %land.lhs.true157, i4 0, void %if.then155, i4 10, void %if.then147

]]></Node>
<StgValue><ssdm name="wl_addr_sel_new_3"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0">
<![CDATA[
cleanup:3 %wl_tile_new_3 = phi i32 0, void %if.then47, i32 0, void %sw.bb, i32 0, void %if.then184, i32 0, void %if.else186, i32 0, void %if.then179, i32 0, void %land.lhs.true178, i32 0, void %if.else177, i32 0, void %if.then176, i32 0, void %if.then171, i32 0, void %land.lhs.true170, i32 0, void %if.else169, i32 0, void %if.then168, i32 0, void %if.then112, i32 0, void %if.then144, i32 0, void %if.then106, i32 0, void %land.lhs.true105, i32 0, void %if.else104, i32 0, void %if.then103, i32 0, void %if.then98, i32 0, void %land.lhs.true97, i32 0, void %if.else96, i32 0, void %if.then95, i32 0, void %if.then72, i32 0, void %if.then67, i32 0, void %land.lhs.true66, i32 0, void %if.else65, i32 0, void %if.then64, i32 0, void %if.then59, i32 0, void %land.lhs.true58, i32 0, void %if.else57, i32 0, void %if.then56, i32 0, void %sw.bb53, i32 0, void %if.then51, i32 0, void %sw.bb49, i32 0, void %if.then193, i32 0, void %if.else191, i32 0, void %if.then190, i32 0, void %if.end.thread, i32 0, void %if.then79, i32 0, void %if.else76, i32 0, void %if.then88, i32 0, void %land.lhs.true85, i32 0, void %if.then83, i32 %wo_tile_load, void %if.then75, i32 0, void %if.then119, i32 0, void %if.else116, i32 0, void %if.then128, i32 0, void %land.lhs.true125, i32 0, void %if.then123, i32 %w1_tile_load, void %if.then115, i32 0, void %if.then139, i32 0, void %if.else137, i32 0, void %if.then136, i32 0, void %if.then151, i32 0, void %if.else148, i32 0, void %if.then160, i32 0, void %land.lhs.true157, i32 0, void %if.then155, i32 %w2_tile_load, void %if.then147

]]></Node>
<StgValue><ssdm name="wl_tile_new_3"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:4 %compute_start_new_10 = phi i1 0, void %if.then47, i1 0, void %sw.bb, i1 0, void %if.then184, i1 0, void %if.else186, i1 0, void %if.then179, i1 0, void %land.lhs.true178, i1 0, void %if.else177, i1 1, void %if.then176, i1 0, void %if.then171, i1 0, void %land.lhs.true170, i1 0, void %if.else169, i1 1, void %if.then168, i1 0, void %if.then112, i1 0, void %if.then144, i1 0, void %if.then106, i1 0, void %land.lhs.true105, i1 0, void %if.else104, i1 1, void %if.then103, i1 0, void %if.then98, i1 0, void %land.lhs.true97, i1 0, void %if.else96, i1 1, void %if.then95, i1 0, void %if.then72, i1 0, void %if.then67, i1 0, void %land.lhs.true66, i1 0, void %if.else65, i1 1, void %if.then64, i1 0, void %if.then59, i1 0, void %land.lhs.true58, i1 0, void %if.else57, i1 1, void %if.then56, i1 0, void %sw.bb53, i1 0, void %if.then51, i1 0, void %sw.bb49, i1 0, void %if.then193, i1 0, void %if.else191, i1 0, void %if.then190, i1 0, void %if.end.thread, i1 0, void %if.then79, i1 0, void %if.else76, i1 0, void %if.then88, i1 0, void %land.lhs.true85, i1 1, void %if.then83, i1 0, void %if.then75, i1 0, void %if.then119, i1 0, void %if.else116, i1 0, void %if.then128, i1 0, void %land.lhs.true125, i1 1, void %if.then123, i1 0, void %if.then115, i1 0, void %if.then139, i1 0, void %if.else137, i1 1, void %if.then136, i1 0, void %if.then151, i1 0, void %if.else148, i1 0, void %if.then160, i1 0, void %land.lhs.true157, i1 1, void %if.then155, i1 0, void %if.then147

]]></Node>
<StgValue><ssdm name="compute_start_new_10"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0" op_64_bw="5" op_65_bw="0" op_66_bw="5" op_67_bw="0" op_68_bw="5" op_69_bw="0" op_70_bw="5" op_71_bw="0" op_72_bw="5" op_73_bw="0" op_74_bw="5" op_75_bw="0" op_76_bw="5" op_77_bw="0" op_78_bw="5" op_79_bw="0" op_80_bw="5" op_81_bw="0" op_82_bw="5" op_83_bw="0" op_84_bw="5" op_85_bw="0" op_86_bw="5" op_87_bw="0" op_88_bw="5" op_89_bw="0" op_90_bw="5" op_91_bw="0" op_92_bw="5" op_93_bw="0" op_94_bw="5" op_95_bw="0" op_96_bw="5" op_97_bw="0" op_98_bw="5" op_99_bw="0" op_100_bw="5" op_101_bw="0" op_102_bw="5" op_103_bw="0" op_104_bw="5" op_105_bw="0" op_106_bw="5" op_107_bw="0" op_108_bw="5" op_109_bw="0" op_110_bw="5" op_111_bw="0" op_112_bw="5" op_113_bw="0" op_114_bw="5" op_115_bw="0" op_116_bw="5" op_117_bw="0">
<![CDATA[
cleanup:5 %compute_op_new_10 = phi i5 0, void %if.then47, i5 0, void %sw.bb, i5 0, void %if.then184, i5 0, void %if.else186, i5 0, void %if.then179, i5 0, void %land.lhs.true178, i5 0, void %if.else177, i5 17, void %if.then176, i5 0, void %if.then171, i5 0, void %land.lhs.true170, i5 0, void %if.else169, i5 16, void %if.then168, i5 0, void %if.then112, i5 0, void %if.then144, i5 0, void %if.then106, i5 0, void %land.lhs.true105, i5 0, void %if.else104, i5 12, void %if.then103, i5 0, void %if.then98, i5 0, void %land.lhs.true97, i5 0, void %if.else96, i5 11, void %if.then95, i5 0, void %if.then72, i5 0, void %if.then67, i5 0, void %land.lhs.true66, i5 0, void %if.else65, i5 9, void %if.then64, i5 0, void %if.then59, i5 0, void %land.lhs.true58, i5 0, void %if.else57, i5 4, void %if.then56, i5 0, void %sw.bb53, i5 0, void %if.then51, i5 0, void %sw.bb49, i5 0, void %if.then193, i5 0, void %if.else191, i5 0, void %if.then190, i5 0, void %if.end.thread, i5 0, void %if.then79, i5 0, void %if.else76, i5 0, void %if.then88, i5 0, void %land.lhs.true85, i5 10, void %if.then83, i5 0, void %if.then75, i5 0, void %if.then119, i5 0, void %if.else116, i5 0, void %if.then128, i5 0, void %land.lhs.true125, i5 13, void %if.then123, i5 0, void %if.then115, i5 0, void %if.then139, i5 0, void %if.else137, i5 14, void %if.then136, i5 0, void %if.then151, i5 0, void %if.else148, i5 0, void %if.then160, i5 0, void %land.lhs.true157, i5 15, void %if.then155, i5 0, void %if.then147

]]></Node>
<StgValue><ssdm name="compute_op_new_10"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:6 %stream_start_new_0 = phi i1 0, void %if.then47, i1 0, void %sw.bb, i1 0, void %if.then184, i1 0, void %if.else186, i1 0, void %if.then179, i1 0, void %land.lhs.true178, i1 0, void %if.else177, i1 0, void %if.then176, i1 0, void %if.then171, i1 0, void %land.lhs.true170, i1 0, void %if.else169, i1 0, void %if.then168, i1 0, void %if.then112, i1 0, void %if.then144, i1 0, void %if.then106, i1 0, void %land.lhs.true105, i1 0, void %if.else104, i1 0, void %if.then103, i1 0, void %if.then98, i1 0, void %land.lhs.true97, i1 0, void %if.else96, i1 0, void %if.then95, i1 0, void %if.then72, i1 0, void %if.then67, i1 0, void %land.lhs.true66, i1 0, void %if.else65, i1 0, void %if.then64, i1 0, void %if.then59, i1 0, void %land.lhs.true58, i1 0, void %if.else57, i1 0, void %if.then56, i1 0, void %sw.bb53, i1 0, void %if.then51, i1 0, void %sw.bb49, i1 0, void %if.then193, i1 0, void %if.else191, i1 1, void %if.then190, i1 0, void %if.end.thread, i1 0, void %if.then79, i1 0, void %if.else76, i1 0, void %if.then88, i1 0, void %land.lhs.true85, i1 0, void %if.then83, i1 0, void %if.then75, i1 0, void %if.then119, i1 0, void %if.else116, i1 0, void %if.then128, i1 0, void %land.lhs.true125, i1 0, void %if.then123, i1 0, void %if.then115, i1 0, void %if.then139, i1 0, void %if.else137, i1 0, void %if.then136, i1 0, void %if.then151, i1 0, void %if.else148, i1 0, void %if.then160, i1 0, void %land.lhs.true157, i1 0, void %if.then155, i1 0, void %if.then147

]]></Node>
<StgValue><ssdm name="stream_start_new_0"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:7 %done_new_0 = phi i1 0, void %if.then47, i1 0, void %sw.bb, i1 0, void %if.then184, i1 0, void %if.else186, i1 0, void %if.then179, i1 0, void %land.lhs.true178, i1 0, void %if.else177, i1 0, void %if.then176, i1 0, void %if.then171, i1 0, void %land.lhs.true170, i1 0, void %if.else169, i1 0, void %if.then168, i1 0, void %if.then112, i1 0, void %if.then144, i1 0, void %if.then106, i1 0, void %land.lhs.true105, i1 0, void %if.else104, i1 0, void %if.then103, i1 0, void %if.then98, i1 0, void %land.lhs.true97, i1 0, void %if.else96, i1 0, void %if.then95, i1 0, void %if.then72, i1 0, void %if.then67, i1 0, void %land.lhs.true66, i1 0, void %if.else65, i1 0, void %if.then64, i1 0, void %if.then59, i1 0, void %land.lhs.true58, i1 0, void %if.else57, i1 0, void %if.then56, i1 0, void %sw.bb53, i1 0, void %if.then51, i1 0, void %sw.bb49, i1 1, void %if.then193, i1 0, void %if.else191, i1 0, void %if.then190, i1 0, void %if.end.thread, i1 0, void %if.then79, i1 0, void %if.else76, i1 0, void %if.then88, i1 0, void %land.lhs.true85, i1 0, void %if.then83, i1 0, void %if.then75, i1 0, void %if.then119, i1 0, void %if.else116, i1 0, void %if.then128, i1 0, void %land.lhs.true125, i1 0, void %if.then123, i1 0, void %if.then115, i1 0, void %if.then139, i1 0, void %if.else137, i1 0, void %if.then136, i1 0, void %if.then151, i1 0, void %if.else148, i1 0, void %if.then160, i1 0, void %land.lhs.true157, i1 0, void %if.then155, i1 0, void %if.then147

]]></Node>
<StgValue><ssdm name="done_new_0"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:8 %attn_compute_done_flag_3 = phi i1 1, void %if.then47, i1 %attn_compute_done_flag_2, void %sw.bb, i1 %attn_compute_done_flag_2, void %if.then184, i1 %attn_compute_done_flag_2, void %if.else186, i1 %attn_compute_done_flag_2, void %if.then179, i1 %attn_compute_done_flag_2, void %land.lhs.true178, i1 %attn_compute_done_flag_2, void %if.else177, i1 %attn_compute_done_flag_2, void %if.then176, i1 %attn_compute_done_flag_2, void %if.then171, i1 %attn_compute_done_flag_2, void %land.lhs.true170, i1 %attn_compute_done_flag_2, void %if.else169, i1 %attn_compute_done_flag_2, void %if.then168, i1 %attn_compute_done_flag_2, void %if.then112, i1 %attn_compute_done_flag_2, void %if.then144, i1 %attn_compute_done_flag_2, void %if.then106, i1 %attn_compute_done_flag_2, void %land.lhs.true105, i1 %attn_compute_done_flag_2, void %if.else104, i1 %attn_compute_done_flag_2, void %if.then103, i1 %attn_compute_done_flag_2, void %if.then98, i1 %attn_compute_done_flag_2, void %land.lhs.true97, i1 %attn_compute_done_flag_2, void %if.else96, i1 %attn_compute_done_flag_2, void %if.then95, i1 %attn_compute_done_flag_2, void %if.then72, i1 %attn_compute_done_flag_2, void %if.then67, i1 %attn_compute_done_flag_2, void %land.lhs.true66, i1 %attn_compute_done_flag_2, void %if.else65, i1 %attn_compute_done_flag_2, void %if.then64, i1 1, void %if.then59, i1 %attn_compute_done_flag_2, void %land.lhs.true58, i1 %attn_compute_done_flag_2, void %if.else57, i1 1, void %if.then56, i1 1, void %sw.bb53, i1 %attn_compute_done_flag_2, void %if.then51, i1 %attn_compute_done_flag_2, void %sw.bb49, i1 %attn_compute_done_flag_2, void %if.then193, i1 %attn_compute_done_flag_2, void %if.else191, i1 %attn_compute_done_flag_2, void %if.then190, i1 1, void %if.end.thread, i1 %attn_compute_done_flag_2, void %if.then79, i1 %attn_compute_done_flag_2, void %if.else76, i1 %attn_compute_done_flag_2, void %if.then88, i1 %attn_compute_done_flag_2, void %land.lhs.true85, i1 %attn_compute_done_flag_2, void %if.then83, i1 %attn_compute_done_flag_2, void %if.then75, i1 %attn_compute_done_flag_2, void %if.then119, i1 %attn_compute_done_flag_2, void %if.else116, i1 %attn_compute_done_flag_2, void %if.then128, i1 %attn_compute_done_flag_2, void %land.lhs.true125, i1 %attn_compute_done_flag_2, void %if.then123, i1 %attn_compute_done_flag_2, void %if.then115, i1 %attn_compute_done_flag_2, void %if.then139, i1 %attn_compute_done_flag_2, void %if.else137, i1 %attn_compute_done_flag_2, void %if.then136, i1 %attn_compute_done_flag_2, void %if.then151, i1 %attn_compute_done_flag_2, void %if.else148, i1 %attn_compute_done_flag_2, void %if.then160, i1 %attn_compute_done_flag_2, void %land.lhs.true157, i1 %attn_compute_done_flag_2, void %if.then155, i1 %attn_compute_done_flag_2, void %if.then147

]]></Node>
<StgValue><ssdm name="attn_compute_done_flag_3"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:9 %attn_compute_done_new_3 = phi i1 0, void %if.then47, i1 1, void %sw.bb, i1 1, void %if.then184, i1 1, void %if.else186, i1 1, void %if.then179, i1 1, void %land.lhs.true178, i1 1, void %if.else177, i1 1, void %if.then176, i1 1, void %if.then171, i1 1, void %land.lhs.true170, i1 1, void %if.else169, i1 1, void %if.then168, i1 1, void %if.then112, i1 1, void %if.then144, i1 1, void %if.then106, i1 1, void %land.lhs.true105, i1 1, void %if.else104, i1 1, void %if.then103, i1 1, void %if.then98, i1 1, void %land.lhs.true97, i1 1, void %if.else96, i1 1, void %if.then95, i1 1, void %if.then72, i1 1, void %if.then67, i1 1, void %land.lhs.true66, i1 1, void %if.else65, i1 1, void %if.then64, i1 0, void %if.then59, i1 1, void %land.lhs.true58, i1 1, void %if.else57, i1 0, void %if.then56, i1 0, void %sw.bb53, i1 1, void %if.then51, i1 1, void %sw.bb49, i1 1, void %if.then193, i1 1, void %if.else191, i1 1, void %if.then190, i1 0, void %if.end.thread, i1 1, void %if.then79, i1 1, void %if.else76, i1 1, void %if.then88, i1 1, void %land.lhs.true85, i1 1, void %if.then83, i1 1, void %if.then75, i1 1, void %if.then119, i1 1, void %if.else116, i1 1, void %if.then128, i1 1, void %land.lhs.true125, i1 1, void %if.then123, i1 1, void %if.then115, i1 1, void %if.then139, i1 1, void %if.else137, i1 1, void %if.then136, i1 1, void %if.then151, i1 1, void %if.else148, i1 1, void %if.then160, i1 1, void %land.lhs.true157, i1 1, void %if.then155, i1 1, void %if.then147

]]></Node>
<StgValue><ssdm name="attn_compute_done_new_3"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:10 %concat_compute_done_flag_3 = phi i1 1, void %if.then47, i1 %concat_compute_done_flag_2, void %sw.bb, i1 %concat_compute_done_flag_2, void %if.then184, i1 %concat_compute_done_flag_2, void %if.else186, i1 %concat_compute_done_flag_2, void %if.then179, i1 %concat_compute_done_flag_2, void %land.lhs.true178, i1 %concat_compute_done_flag_2, void %if.else177, i1 %concat_compute_done_flag_2, void %if.then176, i1 %concat_compute_done_flag_2, void %if.then171, i1 %concat_compute_done_flag_2, void %land.lhs.true170, i1 %concat_compute_done_flag_2, void %if.else169, i1 %concat_compute_done_flag_2, void %if.then168, i1 %concat_compute_done_flag_2, void %if.then112, i1 %concat_compute_done_flag_2, void %if.then144, i1 %concat_compute_done_flag_2, void %if.then106, i1 %concat_compute_done_flag_2, void %land.lhs.true105, i1 %concat_compute_done_flag_2, void %if.else104, i1 %concat_compute_done_flag_2, void %if.then103, i1 %concat_compute_done_flag_2, void %if.then98, i1 %concat_compute_done_flag_2, void %land.lhs.true97, i1 %concat_compute_done_flag_2, void %if.else96, i1 %concat_compute_done_flag_2, void %if.then95, i1 %concat_compute_done_flag_2, void %if.then72, i1 1, void %if.then67, i1 %concat_compute_done_flag_2, void %land.lhs.true66, i1 %concat_compute_done_flag_2, void %if.else65, i1 1, void %if.then64, i1 %concat_compute_done_flag_2, void %if.then59, i1 %concat_compute_done_flag_2, void %land.lhs.true58, i1 %concat_compute_done_flag_2, void %if.else57, i1 %concat_compute_done_flag_2, void %if.then56, i1 1, void %sw.bb53, i1 %concat_compute_done_flag_2, void %if.then51, i1 %concat_compute_done_flag_2, void %sw.bb49, i1 %concat_compute_done_flag_2, void %if.then193, i1 %concat_compute_done_flag_2, void %if.else191, i1 %concat_compute_done_flag_2, void %if.then190, i1 1, void %if.end.thread, i1 %concat_compute_done_flag_2, void %if.then79, i1 %concat_compute_done_flag_2, void %if.else76, i1 %concat_compute_done_flag_2, void %if.then88, i1 %concat_compute_done_flag_2, void %land.lhs.true85, i1 %concat_compute_done_flag_2, void %if.then83, i1 %concat_compute_done_flag_2, void %if.then75, i1 %concat_compute_done_flag_2, void %if.then119, i1 %concat_compute_done_flag_2, void %if.else116, i1 %concat_compute_done_flag_2, void %if.then128, i1 %concat_compute_done_flag_2, void %land.lhs.true125, i1 %concat_compute_done_flag_2, void %if.then123, i1 %concat_compute_done_flag_2, void %if.then115, i1 %concat_compute_done_flag_2, void %if.then139, i1 %concat_compute_done_flag_2, void %if.else137, i1 %concat_compute_done_flag_2, void %if.then136, i1 %concat_compute_done_flag_2, void %if.then151, i1 %concat_compute_done_flag_2, void %if.else148, i1 %concat_compute_done_flag_2, void %if.then160, i1 %concat_compute_done_flag_2, void %land.lhs.true157, i1 %concat_compute_done_flag_2, void %if.then155, i1 %concat_compute_done_flag_2, void %if.then147

]]></Node>
<StgValue><ssdm name="concat_compute_done_flag_3"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:11 %concat_compute_done_new_3 = phi i1 0, void %if.then47, i1 1, void %sw.bb, i1 1, void %if.then184, i1 1, void %if.else186, i1 1, void %if.then179, i1 1, void %land.lhs.true178, i1 1, void %if.else177, i1 1, void %if.then176, i1 1, void %if.then171, i1 1, void %land.lhs.true170, i1 1, void %if.else169, i1 1, void %if.then168, i1 1, void %if.then112, i1 1, void %if.then144, i1 1, void %if.then106, i1 1, void %land.lhs.true105, i1 1, void %if.else104, i1 1, void %if.then103, i1 1, void %if.then98, i1 1, void %land.lhs.true97, i1 1, void %if.else96, i1 1, void %if.then95, i1 1, void %if.then72, i1 0, void %if.then67, i1 1, void %land.lhs.true66, i1 1, void %if.else65, i1 0, void %if.then64, i1 1, void %if.then59, i1 1, void %land.lhs.true58, i1 1, void %if.else57, i1 1, void %if.then56, i1 0, void %sw.bb53, i1 1, void %if.then51, i1 1, void %sw.bb49, i1 1, void %if.then193, i1 1, void %if.else191, i1 1, void %if.then190, i1 0, void %if.end.thread, i1 1, void %if.then79, i1 1, void %if.else76, i1 1, void %if.then88, i1 1, void %land.lhs.true85, i1 1, void %if.then83, i1 1, void %if.then75, i1 1, void %if.then119, i1 1, void %if.else116, i1 1, void %if.then128, i1 1, void %land.lhs.true125, i1 1, void %if.then123, i1 1, void %if.then115, i1 1, void %if.then139, i1 1, void %if.else137, i1 1, void %if.then136, i1 1, void %if.then151, i1 1, void %if.else148, i1 1, void %if.then160, i1 1, void %land.lhs.true157, i1 1, void %if.then155, i1 1, void %if.then147

]]></Node>
<StgValue><ssdm name="concat_compute_done_new_3"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:12 %outproj_compute_done_flag_7 = phi i1 1, void %if.then47, i1 %outproj_compute_done_flag_2, void %sw.bb, i1 %outproj_compute_done_flag_2, void %if.then184, i1 %outproj_compute_done_flag_2, void %if.else186, i1 %outproj_compute_done_flag_2, void %if.then179, i1 %outproj_compute_done_flag_2, void %land.lhs.true178, i1 %outproj_compute_done_flag_2, void %if.else177, i1 %outproj_compute_done_flag_2, void %if.then176, i1 %outproj_compute_done_flag_2, void %if.then171, i1 %outproj_compute_done_flag_2, void %land.lhs.true170, i1 %outproj_compute_done_flag_2, void %if.else169, i1 %outproj_compute_done_flag_2, void %if.then168, i1 %outproj_compute_done_flag_2, void %if.then112, i1 %outproj_compute_done_flag_2, void %if.then144, i1 %outproj_compute_done_flag_2, void %if.then106, i1 %outproj_compute_done_flag_2, void %land.lhs.true105, i1 %outproj_compute_done_flag_2, void %if.else104, i1 %outproj_compute_done_flag_2, void %if.then103, i1 %outproj_compute_done_flag_2, void %if.then98, i1 %outproj_compute_done_flag_2, void %land.lhs.true97, i1 %outproj_compute_done_flag_2, void %if.else96, i1 %outproj_compute_done_flag_2, void %if.then95, i1 %outproj_compute_done_flag_2, void %if.then72, i1 %outproj_compute_done_flag_2, void %if.then67, i1 %outproj_compute_done_flag_2, void %land.lhs.true66, i1 %outproj_compute_done_flag_2, void %if.else65, i1 %outproj_compute_done_flag_2, void %if.then64, i1 %outproj_compute_done_flag_2, void %if.then59, i1 %outproj_compute_done_flag_2, void %land.lhs.true58, i1 %outproj_compute_done_flag_2, void %if.else57, i1 %outproj_compute_done_flag_2, void %if.then56, i1 1, void %sw.bb53, i1 %outproj_compute_done_flag_2, void %if.then51, i1 %outproj_compute_done_flag_2, void %sw.bb49, i1 %outproj_compute_done_flag_2, void %if.then193, i1 %outproj_compute_done_flag_2, void %if.else191, i1 %outproj_compute_done_flag_2, void %if.then190, i1 1, void %if.end.thread, i1 %outproj_compute_done_flag_2, void %if.then79, i1 %outproj_compute_done_flag_2, void %if.else76, i1 1, void %if.then88, i1 %outproj_compute_done_flag_2, void %land.lhs.true85, i1 1, void %if.then83, i1 %outproj_compute_done_flag_2, void %if.then75, i1 %outproj_compute_done_flag_2, void %if.then119, i1 %outproj_compute_done_flag_2, void %if.else116, i1 %outproj_compute_done_flag_2, void %if.then128, i1 %outproj_compute_done_flag_2, void %land.lhs.true125, i1 %outproj_compute_done_flag_2, void %if.then123, i1 %outproj_compute_done_flag_2, void %if.then115, i1 %outproj_compute_done_flag_2, void %if.then139, i1 %outproj_compute_done_flag_2, void %if.else137, i1 %outproj_compute_done_flag_2, void %if.then136, i1 %outproj_compute_done_flag_2, void %if.then151, i1 %outproj_compute_done_flag_2, void %if.else148, i1 %outproj_compute_done_flag_2, void %if.then160, i1 %outproj_compute_done_flag_2, void %land.lhs.true157, i1 %outproj_compute_done_flag_2, void %if.then155, i1 %outproj_compute_done_flag_2, void %if.then147

]]></Node>
<StgValue><ssdm name="outproj_compute_done_flag_7"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:13 %outproj_compute_done_new_7 = phi i1 0, void %if.then47, i1 1, void %sw.bb, i1 1, void %if.then184, i1 1, void %if.else186, i1 1, void %if.then179, i1 1, void %land.lhs.true178, i1 1, void %if.else177, i1 1, void %if.then176, i1 1, void %if.then171, i1 1, void %land.lhs.true170, i1 1, void %if.else169, i1 1, void %if.then168, i1 1, void %if.then112, i1 1, void %if.then144, i1 1, void %if.then106, i1 1, void %land.lhs.true105, i1 1, void %if.else104, i1 1, void %if.then103, i1 1, void %if.then98, i1 1, void %land.lhs.true97, i1 1, void %if.else96, i1 1, void %if.then95, i1 1, void %if.then72, i1 1, void %if.then67, i1 1, void %land.lhs.true66, i1 1, void %if.else65, i1 1, void %if.then64, i1 1, void %if.then59, i1 1, void %land.lhs.true58, i1 1, void %if.else57, i1 1, void %if.then56, i1 0, void %sw.bb53, i1 1, void %if.then51, i1 1, void %sw.bb49, i1 1, void %if.then193, i1 1, void %if.else191, i1 1, void %if.then190, i1 0, void %if.end.thread, i1 1, void %if.then79, i1 1, void %if.else76, i1 0, void %if.then88, i1 1, void %land.lhs.true85, i1 0, void %if.then83, i1 1, void %if.then75, i1 1, void %if.then119, i1 1, void %if.else116, i1 1, void %if.then128, i1 1, void %land.lhs.true125, i1 1, void %if.then123, i1 1, void %if.then115, i1 1, void %if.then139, i1 1, void %if.else137, i1 1, void %if.then136, i1 1, void %if.then151, i1 1, void %if.else148, i1 1, void %if.then160, i1 1, void %land.lhs.true157, i1 1, void %if.then155, i1 1, void %if.then147

]]></Node>
<StgValue><ssdm name="outproj_compute_done_new_7"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:14 %resid0_compute_done_flag_3 = phi i1 1, void %if.then47, i1 %resid0_compute_done_flag_2, void %sw.bb, i1 %resid0_compute_done_flag_2, void %if.then184, i1 %resid0_compute_done_flag_2, void %if.else186, i1 %resid0_compute_done_flag_2, void %if.then179, i1 %resid0_compute_done_flag_2, void %land.lhs.true178, i1 %resid0_compute_done_flag_2, void %if.else177, i1 %resid0_compute_done_flag_2, void %if.then176, i1 %resid0_compute_done_flag_2, void %if.then171, i1 %resid0_compute_done_flag_2, void %land.lhs.true170, i1 %resid0_compute_done_flag_2, void %if.else169, i1 %resid0_compute_done_flag_2, void %if.then168, i1 %resid0_compute_done_flag_2, void %if.then112, i1 %resid0_compute_done_flag_2, void %if.then144, i1 %resid0_compute_done_flag_2, void %if.then106, i1 %resid0_compute_done_flag_2, void %land.lhs.true105, i1 %resid0_compute_done_flag_2, void %if.else104, i1 %resid0_compute_done_flag_2, void %if.then103, i1 1, void %if.then98, i1 %resid0_compute_done_flag_2, void %land.lhs.true97, i1 %resid0_compute_done_flag_2, void %if.else96, i1 1, void %if.then95, i1 %resid0_compute_done_flag_2, void %if.then72, i1 %resid0_compute_done_flag_2, void %if.then67, i1 %resid0_compute_done_flag_2, void %land.lhs.true66, i1 %resid0_compute_done_flag_2, void %if.else65, i1 %resid0_compute_done_flag_2, void %if.then64, i1 %resid0_compute_done_flag_2, void %if.then59, i1 %resid0_compute_done_flag_2, void %land.lhs.true58, i1 %resid0_compute_done_flag_2, void %if.else57, i1 %resid0_compute_done_flag_2, void %if.then56, i1 1, void %sw.bb53, i1 %resid0_compute_done_flag_2, void %if.then51, i1 %resid0_compute_done_flag_2, void %sw.bb49, i1 %resid0_compute_done_flag_2, void %if.then193, i1 %resid0_compute_done_flag_2, void %if.else191, i1 %resid0_compute_done_flag_2, void %if.then190, i1 1, void %if.end.thread, i1 %resid0_compute_done_flag_2, void %if.then79, i1 %resid0_compute_done_flag_2, void %if.else76, i1 %resid0_compute_done_flag_2, void %if.then88, i1 %resid0_compute_done_flag_2, void %land.lhs.true85, i1 %resid0_compute_done_flag_2, void %if.then83, i1 %resid0_compute_done_flag_2, void %if.then75, i1 %resid0_compute_done_flag_2, void %if.then119, i1 %resid0_compute_done_flag_2, void %if.else116, i1 %resid0_compute_done_flag_2, void %if.then128, i1 %resid0_compute_done_flag_2, void %land.lhs.true125, i1 %resid0_compute_done_flag_2, void %if.then123, i1 %resid0_compute_done_flag_2, void %if.then115, i1 %resid0_compute_done_flag_2, void %if.then139, i1 %resid0_compute_done_flag_2, void %if.else137, i1 %resid0_compute_done_flag_2, void %if.then136, i1 %resid0_compute_done_flag_2, void %if.then151, i1 %resid0_compute_done_flag_2, void %if.else148, i1 %resid0_compute_done_flag_2, void %if.then160, i1 %resid0_compute_done_flag_2, void %land.lhs.true157, i1 %resid0_compute_done_flag_2, void %if.then155, i1 %resid0_compute_done_flag_2, void %if.then147

]]></Node>
<StgValue><ssdm name="resid0_compute_done_flag_3"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:15 %resid0_compute_done_new_3 = phi i1 0, void %if.then47, i1 1, void %sw.bb, i1 1, void %if.then184, i1 1, void %if.else186, i1 1, void %if.then179, i1 1, void %land.lhs.true178, i1 1, void %if.else177, i1 1, void %if.then176, i1 1, void %if.then171, i1 1, void %land.lhs.true170, i1 1, void %if.else169, i1 1, void %if.then168, i1 1, void %if.then112, i1 1, void %if.then144, i1 1, void %if.then106, i1 1, void %land.lhs.true105, i1 1, void %if.else104, i1 1, void %if.then103, i1 0, void %if.then98, i1 1, void %land.lhs.true97, i1 1, void %if.else96, i1 0, void %if.then95, i1 1, void %if.then72, i1 1, void %if.then67, i1 1, void %land.lhs.true66, i1 1, void %if.else65, i1 1, void %if.then64, i1 1, void %if.then59, i1 1, void %land.lhs.true58, i1 1, void %if.else57, i1 1, void %if.then56, i1 0, void %sw.bb53, i1 1, void %if.then51, i1 1, void %sw.bb49, i1 1, void %if.then193, i1 1, void %if.else191, i1 1, void %if.then190, i1 0, void %if.end.thread, i1 1, void %if.then79, i1 1, void %if.else76, i1 1, void %if.then88, i1 1, void %land.lhs.true85, i1 1, void %if.then83, i1 1, void %if.then75, i1 1, void %if.then119, i1 1, void %if.else116, i1 1, void %if.then128, i1 1, void %land.lhs.true125, i1 1, void %if.then123, i1 1, void %if.then115, i1 1, void %if.then139, i1 1, void %if.else137, i1 1, void %if.then136, i1 1, void %if.then151, i1 1, void %if.else148, i1 1, void %if.then160, i1 1, void %land.lhs.true157, i1 1, void %if.then155, i1 1, void %if.then147

]]></Node>
<StgValue><ssdm name="resid0_compute_done_new_3"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:16 %ln0_compute_done_flag_3 = phi i1 1, void %if.then47, i1 %ln0_compute_done_flag_2, void %sw.bb, i1 %ln0_compute_done_flag_2, void %if.then184, i1 %ln0_compute_done_flag_2, void %if.else186, i1 %ln0_compute_done_flag_2, void %if.then179, i1 %ln0_compute_done_flag_2, void %land.lhs.true178, i1 %ln0_compute_done_flag_2, void %if.else177, i1 %ln0_compute_done_flag_2, void %if.then176, i1 %ln0_compute_done_flag_2, void %if.then171, i1 %ln0_compute_done_flag_2, void %land.lhs.true170, i1 %ln0_compute_done_flag_2, void %if.else169, i1 %ln0_compute_done_flag_2, void %if.then168, i1 %ln0_compute_done_flag_2, void %if.then112, i1 %ln0_compute_done_flag_2, void %if.then144, i1 1, void %if.then106, i1 %ln0_compute_done_flag_2, void %land.lhs.true105, i1 %ln0_compute_done_flag_2, void %if.else104, i1 1, void %if.then103, i1 %ln0_compute_done_flag_2, void %if.then98, i1 %ln0_compute_done_flag_2, void %land.lhs.true97, i1 %ln0_compute_done_flag_2, void %if.else96, i1 %ln0_compute_done_flag_2, void %if.then95, i1 %ln0_compute_done_flag_2, void %if.then72, i1 %ln0_compute_done_flag_2, void %if.then67, i1 %ln0_compute_done_flag_2, void %land.lhs.true66, i1 %ln0_compute_done_flag_2, void %if.else65, i1 %ln0_compute_done_flag_2, void %if.then64, i1 %ln0_compute_done_flag_2, void %if.then59, i1 %ln0_compute_done_flag_2, void %land.lhs.true58, i1 %ln0_compute_done_flag_2, void %if.else57, i1 %ln0_compute_done_flag_2, void %if.then56, i1 1, void %sw.bb53, i1 %ln0_compute_done_flag_2, void %if.then51, i1 %ln0_compute_done_flag_2, void %sw.bb49, i1 %ln0_compute_done_flag_2, void %if.then193, i1 %ln0_compute_done_flag_2, void %if.else191, i1 %ln0_compute_done_flag_2, void %if.then190, i1 1, void %if.end.thread, i1 %ln0_compute_done_flag_2, void %if.then79, i1 %ln0_compute_done_flag_2, void %if.else76, i1 %ln0_compute_done_flag_2, void %if.then88, i1 %ln0_compute_done_flag_2, void %land.lhs.true85, i1 %ln0_compute_done_flag_2, void %if.then83, i1 %ln0_compute_done_flag_2, void %if.then75, i1 %ln0_compute_done_flag_2, void %if.then119, i1 %ln0_compute_done_flag_2, void %if.else116, i1 %ln0_compute_done_flag_2, void %if.then128, i1 %ln0_compute_done_flag_2, void %land.lhs.true125, i1 %ln0_compute_done_flag_2, void %if.then123, i1 %ln0_compute_done_flag_2, void %if.then115, i1 %ln0_compute_done_flag_2, void %if.then139, i1 %ln0_compute_done_flag_2, void %if.else137, i1 %ln0_compute_done_flag_2, void %if.then136, i1 %ln0_compute_done_flag_2, void %if.then151, i1 %ln0_compute_done_flag_2, void %if.else148, i1 %ln0_compute_done_flag_2, void %if.then160, i1 %ln0_compute_done_flag_2, void %land.lhs.true157, i1 %ln0_compute_done_flag_2, void %if.then155, i1 %ln0_compute_done_flag_2, void %if.then147

]]></Node>
<StgValue><ssdm name="ln0_compute_done_flag_3"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:17 %ln0_compute_done_new_3 = phi i1 0, void %if.then47, i1 1, void %sw.bb, i1 1, void %if.then184, i1 1, void %if.else186, i1 1, void %if.then179, i1 1, void %land.lhs.true178, i1 1, void %if.else177, i1 1, void %if.then176, i1 1, void %if.then171, i1 1, void %land.lhs.true170, i1 1, void %if.else169, i1 1, void %if.then168, i1 1, void %if.then112, i1 1, void %if.then144, i1 0, void %if.then106, i1 1, void %land.lhs.true105, i1 1, void %if.else104, i1 0, void %if.then103, i1 1, void %if.then98, i1 1, void %land.lhs.true97, i1 1, void %if.else96, i1 1, void %if.then95, i1 1, void %if.then72, i1 1, void %if.then67, i1 1, void %land.lhs.true66, i1 1, void %if.else65, i1 1, void %if.then64, i1 1, void %if.then59, i1 1, void %land.lhs.true58, i1 1, void %if.else57, i1 1, void %if.then56, i1 0, void %sw.bb53, i1 1, void %if.then51, i1 1, void %sw.bb49, i1 1, void %if.then193, i1 1, void %if.else191, i1 1, void %if.then190, i1 0, void %if.end.thread, i1 1, void %if.then79, i1 1, void %if.else76, i1 1, void %if.then88, i1 1, void %land.lhs.true85, i1 1, void %if.then83, i1 1, void %if.then75, i1 1, void %if.then119, i1 1, void %if.else116, i1 1, void %if.then128, i1 1, void %land.lhs.true125, i1 1, void %if.then123, i1 1, void %if.then115, i1 1, void %if.then139, i1 1, void %if.else137, i1 1, void %if.then136, i1 1, void %if.then151, i1 1, void %if.else148, i1 1, void %if.then160, i1 1, void %land.lhs.true157, i1 1, void %if.then155, i1 1, void %if.then147

]]></Node>
<StgValue><ssdm name="ln0_compute_done_new_3"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:18 %ffn_w1_compute_done_flag_8 = phi i1 1, void %if.then47, i1 %ffn_w1_compute_done_flag_3, void %sw.bb, i1 %ffn_w1_compute_done_flag_3, void %if.then184, i1 %ffn_w1_compute_done_flag_3, void %if.else186, i1 %ffn_w1_compute_done_flag_3, void %if.then179, i1 %ffn_w1_compute_done_flag_3, void %land.lhs.true178, i1 %ffn_w1_compute_done_flag_3, void %if.else177, i1 %ffn_w1_compute_done_flag_3, void %if.then176, i1 %ffn_w1_compute_done_flag_3, void %if.then171, i1 %ffn_w1_compute_done_flag_3, void %land.lhs.true170, i1 %ffn_w1_compute_done_flag_3, void %if.else169, i1 %ffn_w1_compute_done_flag_3, void %if.then168, i1 %ffn_w1_compute_done_flag_3, void %if.then112, i1 %ffn_w1_compute_done_flag_3, void %if.then144, i1 %ffn_w1_compute_done_flag_3, void %if.then106, i1 %ffn_w1_compute_done_flag_3, void %land.lhs.true105, i1 %ffn_w1_compute_done_flag_3, void %if.else104, i1 %ffn_w1_compute_done_flag_3, void %if.then103, i1 %ffn_w1_compute_done_flag_3, void %if.then98, i1 %ffn_w1_compute_done_flag_3, void %land.lhs.true97, i1 %ffn_w1_compute_done_flag_3, void %if.else96, i1 %ffn_w1_compute_done_flag_3, void %if.then95, i1 %ffn_w1_compute_done_flag_3, void %if.then72, i1 %ffn_w1_compute_done_flag_3, void %if.then67, i1 %ffn_w1_compute_done_flag_3, void %land.lhs.true66, i1 %ffn_w1_compute_done_flag_3, void %if.else65, i1 %ffn_w1_compute_done_flag_3, void %if.then64, i1 %ffn_w1_compute_done_flag_3, void %if.then59, i1 %ffn_w1_compute_done_flag_3, void %land.lhs.true58, i1 %ffn_w1_compute_done_flag_3, void %if.else57, i1 %ffn_w1_compute_done_flag_3, void %if.then56, i1 1, void %sw.bb53, i1 %ffn_w1_compute_done_flag_3, void %if.then51, i1 %ffn_w1_compute_done_flag_3, void %sw.bb49, i1 %ffn_w1_compute_done_flag_3, void %if.then193, i1 %ffn_w1_compute_done_flag_3, void %if.else191, i1 %ffn_w1_compute_done_flag_3, void %if.then190, i1 1, void %if.end.thread, i1 %ffn_w1_compute_done_flag_3, void %if.then79, i1 %ffn_w1_compute_done_flag_3, void %if.else76, i1 %ffn_w1_compute_done_flag_3, void %if.then88, i1 %ffn_w1_compute_done_flag_3, void %land.lhs.true85, i1 %ffn_w1_compute_done_flag_3, void %if.then83, i1 %ffn_w1_compute_done_flag_3, void %if.then75, i1 %ffn_w1_compute_done_flag_3, void %if.then119, i1 %ffn_w1_compute_done_flag_3, void %if.else116, i1 1, void %if.then128, i1 %ffn_w1_compute_done_flag_3, void %land.lhs.true125, i1 1, void %if.then123, i1 %ffn_w1_compute_done_flag_3, void %if.then115, i1 %ffn_w1_compute_done_flag_3, void %if.then139, i1 %ffn_w1_compute_done_flag_3, void %if.else137, i1 %ffn_w1_compute_done_flag_3, void %if.then136, i1 %ffn_w1_compute_done_flag_3, void %if.then151, i1 %ffn_w1_compute_done_flag_3, void %if.else148, i1 %ffn_w1_compute_done_flag_3, void %if.then160, i1 %ffn_w1_compute_done_flag_3, void %land.lhs.true157, i1 %ffn_w1_compute_done_flag_3, void %if.then155, i1 %ffn_w1_compute_done_flag_3, void %if.then147

]]></Node>
<StgValue><ssdm name="ffn_w1_compute_done_flag_8"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:19 %ffn_w1_compute_done_new_8 = phi i1 0, void %if.then47, i1 1, void %sw.bb, i1 1, void %if.then184, i1 1, void %if.else186, i1 1, void %if.then179, i1 1, void %land.lhs.true178, i1 1, void %if.else177, i1 1, void %if.then176, i1 1, void %if.then171, i1 1, void %land.lhs.true170, i1 1, void %if.else169, i1 1, void %if.then168, i1 1, void %if.then112, i1 1, void %if.then144, i1 1, void %if.then106, i1 1, void %land.lhs.true105, i1 1, void %if.else104, i1 1, void %if.then103, i1 1, void %if.then98, i1 1, void %land.lhs.true97, i1 1, void %if.else96, i1 1, void %if.then95, i1 1, void %if.then72, i1 1, void %if.then67, i1 1, void %land.lhs.true66, i1 1, void %if.else65, i1 1, void %if.then64, i1 1, void %if.then59, i1 1, void %land.lhs.true58, i1 1, void %if.else57, i1 1, void %if.then56, i1 0, void %sw.bb53, i1 1, void %if.then51, i1 1, void %sw.bb49, i1 1, void %if.then193, i1 1, void %if.else191, i1 1, void %if.then190, i1 0, void %if.end.thread, i1 1, void %if.then79, i1 1, void %if.else76, i1 1, void %if.then88, i1 1, void %land.lhs.true85, i1 1, void %if.then83, i1 1, void %if.then75, i1 1, void %if.then119, i1 1, void %if.else116, i1 0, void %if.then128, i1 1, void %land.lhs.true125, i1 0, void %if.then123, i1 1, void %if.then115, i1 1, void %if.then139, i1 1, void %if.else137, i1 1, void %if.then136, i1 1, void %if.then151, i1 1, void %if.else148, i1 1, void %if.then160, i1 1, void %land.lhs.true157, i1 1, void %if.then155, i1 1, void %if.then147

]]></Node>
<StgValue><ssdm name="ffn_w1_compute_done_new_8"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:20 %ffn_act_compute_done_flag_7 = phi i1 1, void %if.then47, i1 %ffn_act_compute_done_flag_4, void %sw.bb, i1 %ffn_act_compute_done_flag_4, void %if.then184, i1 %ffn_act_compute_done_flag_4, void %if.else186, i1 %ffn_act_compute_done_flag_4, void %if.then179, i1 %ffn_act_compute_done_flag_4, void %land.lhs.true178, i1 %ffn_act_compute_done_flag_4, void %if.else177, i1 %ffn_act_compute_done_flag_4, void %if.then176, i1 %ffn_act_compute_done_flag_4, void %if.then171, i1 %ffn_act_compute_done_flag_4, void %land.lhs.true170, i1 %ffn_act_compute_done_flag_4, void %if.else169, i1 %ffn_act_compute_done_flag_4, void %if.then168, i1 %ffn_act_compute_done_flag_4, void %if.then112, i1 %ffn_act_compute_done_flag_4, void %if.then144, i1 %ffn_act_compute_done_flag_4, void %if.then106, i1 %ffn_act_compute_done_flag_4, void %land.lhs.true105, i1 %ffn_act_compute_done_flag_4, void %if.else104, i1 %ffn_act_compute_done_flag_4, void %if.then103, i1 %ffn_act_compute_done_flag_4, void %if.then98, i1 %ffn_act_compute_done_flag_4, void %land.lhs.true97, i1 %ffn_act_compute_done_flag_4, void %if.else96, i1 %ffn_act_compute_done_flag_4, void %if.then95, i1 %ffn_act_compute_done_flag_4, void %if.then72, i1 %ffn_act_compute_done_flag_4, void %if.then67, i1 %ffn_act_compute_done_flag_4, void %land.lhs.true66, i1 %ffn_act_compute_done_flag_4, void %if.else65, i1 %ffn_act_compute_done_flag_4, void %if.then64, i1 %ffn_act_compute_done_flag_4, void %if.then59, i1 %ffn_act_compute_done_flag_4, void %land.lhs.true58, i1 %ffn_act_compute_done_flag_4, void %if.else57, i1 %ffn_act_compute_done_flag_4, void %if.then56, i1 1, void %sw.bb53, i1 %ffn_act_compute_done_flag_4, void %if.then51, i1 %ffn_act_compute_done_flag_4, void %sw.bb49, i1 %ffn_act_compute_done_flag_4, void %if.then193, i1 %ffn_act_compute_done_flag_4, void %if.else191, i1 %ffn_act_compute_done_flag_4, void %if.then190, i1 1, void %if.end.thread, i1 %ffn_act_compute_done_flag_4, void %if.then79, i1 %ffn_act_compute_done_flag_4, void %if.else76, i1 %ffn_act_compute_done_flag_4, void %if.then88, i1 %ffn_act_compute_done_flag_4, void %land.lhs.true85, i1 %ffn_act_compute_done_flag_4, void %if.then83, i1 %ffn_act_compute_done_flag_4, void %if.then75, i1 %ffn_act_compute_done_flag_4, void %if.then119, i1 %ffn_act_compute_done_flag_4, void %if.else116, i1 %ffn_act_compute_done_flag_4, void %if.then128, i1 %ffn_act_compute_done_flag_4, void %land.lhs.true125, i1 %ffn_act_compute_done_flag_4, void %if.then123, i1 %ffn_act_compute_done_flag_4, void %if.then115, i1 1, void %if.then139, i1 %ffn_act_compute_done_flag_4, void %if.else137, i1 1, void %if.then136, i1 %ffn_act_compute_done_flag_4, void %if.then151, i1 %ffn_act_compute_done_flag_4, void %if.else148, i1 %ffn_act_compute_done_flag_4, void %if.then160, i1 %ffn_act_compute_done_flag_4, void %land.lhs.true157, i1 %ffn_act_compute_done_flag_4, void %if.then155, i1 %ffn_act_compute_done_flag_4, void %if.then147

]]></Node>
<StgValue><ssdm name="ffn_act_compute_done_flag_7"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:21 %ffn_act_compute_done_new_7 = phi i1 0, void %if.then47, i1 1, void %sw.bb, i1 1, void %if.then184, i1 1, void %if.else186, i1 1, void %if.then179, i1 1, void %land.lhs.true178, i1 1, void %if.else177, i1 1, void %if.then176, i1 1, void %if.then171, i1 1, void %land.lhs.true170, i1 1, void %if.else169, i1 1, void %if.then168, i1 1, void %if.then112, i1 1, void %if.then144, i1 1, void %if.then106, i1 1, void %land.lhs.true105, i1 1, void %if.else104, i1 1, void %if.then103, i1 1, void %if.then98, i1 1, void %land.lhs.true97, i1 1, void %if.else96, i1 1, void %if.then95, i1 1, void %if.then72, i1 1, void %if.then67, i1 1, void %land.lhs.true66, i1 1, void %if.else65, i1 1, void %if.then64, i1 1, void %if.then59, i1 1, void %land.lhs.true58, i1 1, void %if.else57, i1 1, void %if.then56, i1 0, void %sw.bb53, i1 1, void %if.then51, i1 1, void %sw.bb49, i1 1, void %if.then193, i1 1, void %if.else191, i1 1, void %if.then190, i1 0, void %if.end.thread, i1 1, void %if.then79, i1 1, void %if.else76, i1 1, void %if.then88, i1 1, void %land.lhs.true85, i1 1, void %if.then83, i1 1, void %if.then75, i1 1, void %if.then119, i1 1, void %if.else116, i1 1, void %if.then128, i1 1, void %land.lhs.true125, i1 1, void %if.then123, i1 1, void %if.then115, i1 0, void %if.then139, i1 1, void %if.else137, i1 0, void %if.then136, i1 1, void %if.then151, i1 1, void %if.else148, i1 1, void %if.then160, i1 1, void %land.lhs.true157, i1 1, void %if.then155, i1 1, void %if.then147

]]></Node>
<StgValue><ssdm name="ffn_act_compute_done_new_7"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:22 %ffn_w2_compute_done_flag_9 = phi i1 1, void %if.then47, i1 %ffn_w2_compute_done_flag_4, void %sw.bb, i1 %ffn_w2_compute_done_flag_4, void %if.then184, i1 %ffn_w2_compute_done_flag_4, void %if.else186, i1 %ffn_w2_compute_done_flag_4, void %if.then179, i1 %ffn_w2_compute_done_flag_4, void %land.lhs.true178, i1 %ffn_w2_compute_done_flag_4, void %if.else177, i1 %ffn_w2_compute_done_flag_4, void %if.then176, i1 %ffn_w2_compute_done_flag_4, void %if.then171, i1 %ffn_w2_compute_done_flag_4, void %land.lhs.true170, i1 %ffn_w2_compute_done_flag_4, void %if.else169, i1 %ffn_w2_compute_done_flag_4, void %if.then168, i1 %ffn_w2_compute_done_flag_4, void %if.then112, i1 %ffn_w2_compute_done_flag_4, void %if.then144, i1 %ffn_w2_compute_done_flag_4, void %if.then106, i1 %ffn_w2_compute_done_flag_4, void %land.lhs.true105, i1 %ffn_w2_compute_done_flag_4, void %if.else104, i1 %ffn_w2_compute_done_flag_4, void %if.then103, i1 %ffn_w2_compute_done_flag_4, void %if.then98, i1 %ffn_w2_compute_done_flag_4, void %land.lhs.true97, i1 %ffn_w2_compute_done_flag_4, void %if.else96, i1 %ffn_w2_compute_done_flag_4, void %if.then95, i1 %ffn_w2_compute_done_flag_4, void %if.then72, i1 %ffn_w2_compute_done_flag_4, void %if.then67, i1 %ffn_w2_compute_done_flag_4, void %land.lhs.true66, i1 %ffn_w2_compute_done_flag_4, void %if.else65, i1 %ffn_w2_compute_done_flag_4, void %if.then64, i1 %ffn_w2_compute_done_flag_4, void %if.then59, i1 %ffn_w2_compute_done_flag_4, void %land.lhs.true58, i1 %ffn_w2_compute_done_flag_4, void %if.else57, i1 %ffn_w2_compute_done_flag_4, void %if.then56, i1 1, void %sw.bb53, i1 %ffn_w2_compute_done_flag_4, void %if.then51, i1 %ffn_w2_compute_done_flag_4, void %sw.bb49, i1 %ffn_w2_compute_done_flag_4, void %if.then193, i1 %ffn_w2_compute_done_flag_4, void %if.else191, i1 %ffn_w2_compute_done_flag_4, void %if.then190, i1 1, void %if.end.thread, i1 %ffn_w2_compute_done_flag_4, void %if.then79, i1 %ffn_w2_compute_done_flag_4, void %if.else76, i1 %ffn_w2_compute_done_flag_4, void %if.then88, i1 %ffn_w2_compute_done_flag_4, void %land.lhs.true85, i1 %ffn_w2_compute_done_flag_4, void %if.then83, i1 %ffn_w2_compute_done_flag_4, void %if.then75, i1 %ffn_w2_compute_done_flag_4, void %if.then119, i1 %ffn_w2_compute_done_flag_4, void %if.else116, i1 %ffn_w2_compute_done_flag_4, void %if.then128, i1 %ffn_w2_compute_done_flag_4, void %land.lhs.true125, i1 %ffn_w2_compute_done_flag_4, void %if.then123, i1 %ffn_w2_compute_done_flag_4, void %if.then115, i1 %ffn_w2_compute_done_flag_4, void %if.then139, i1 %ffn_w2_compute_done_flag_4, void %if.else137, i1 %ffn_w2_compute_done_flag_4, void %if.then136, i1 %ffn_w2_compute_done_flag_4, void %if.then151, i1 %ffn_w2_compute_done_flag_4, void %if.else148, i1 1, void %if.then160, i1 %ffn_w2_compute_done_flag_4, void %land.lhs.true157, i1 1, void %if.then155, i1 %ffn_w2_compute_done_flag_4, void %if.then147

]]></Node>
<StgValue><ssdm name="ffn_w2_compute_done_flag_9"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:23 %ffn_w2_compute_done_new_9 = phi i1 0, void %if.then47, i1 1, void %sw.bb, i1 1, void %if.then184, i1 1, void %if.else186, i1 1, void %if.then179, i1 1, void %land.lhs.true178, i1 1, void %if.else177, i1 1, void %if.then176, i1 1, void %if.then171, i1 1, void %land.lhs.true170, i1 1, void %if.else169, i1 1, void %if.then168, i1 1, void %if.then112, i1 1, void %if.then144, i1 1, void %if.then106, i1 1, void %land.lhs.true105, i1 1, void %if.else104, i1 1, void %if.then103, i1 1, void %if.then98, i1 1, void %land.lhs.true97, i1 1, void %if.else96, i1 1, void %if.then95, i1 1, void %if.then72, i1 1, void %if.then67, i1 1, void %land.lhs.true66, i1 1, void %if.else65, i1 1, void %if.then64, i1 1, void %if.then59, i1 1, void %land.lhs.true58, i1 1, void %if.else57, i1 1, void %if.then56, i1 0, void %sw.bb53, i1 1, void %if.then51, i1 1, void %sw.bb49, i1 1, void %if.then193, i1 1, void %if.else191, i1 1, void %if.then190, i1 0, void %if.end.thread, i1 1, void %if.then79, i1 1, void %if.else76, i1 1, void %if.then88, i1 1, void %land.lhs.true85, i1 1, void %if.then83, i1 1, void %if.then75, i1 1, void %if.then119, i1 1, void %if.else116, i1 1, void %if.then128, i1 1, void %land.lhs.true125, i1 1, void %if.then123, i1 1, void %if.then115, i1 1, void %if.then139, i1 1, void %if.else137, i1 1, void %if.then136, i1 1, void %if.then151, i1 1, void %if.else148, i1 0, void %if.then160, i1 1, void %land.lhs.true157, i1 0, void %if.then155, i1 1, void %if.then147

]]></Node>
<StgValue><ssdm name="ffn_w2_compute_done_new_9"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:24 %resid1_compute_done_flag_3 = phi i1 1, void %if.then47, i1 %resid1_compute_done_flag_2, void %sw.bb, i1 %resid1_compute_done_flag_2, void %if.then184, i1 %resid1_compute_done_flag_2, void %if.else186, i1 %resid1_compute_done_flag_2, void %if.then179, i1 %resid1_compute_done_flag_2, void %land.lhs.true178, i1 %resid1_compute_done_flag_2, void %if.else177, i1 %resid1_compute_done_flag_2, void %if.then176, i1 1, void %if.then171, i1 %resid1_compute_done_flag_2, void %land.lhs.true170, i1 %resid1_compute_done_flag_2, void %if.else169, i1 1, void %if.then168, i1 %resid1_compute_done_flag_2, void %if.then112, i1 %resid1_compute_done_flag_2, void %if.then144, i1 %resid1_compute_done_flag_2, void %if.then106, i1 %resid1_compute_done_flag_2, void %land.lhs.true105, i1 %resid1_compute_done_flag_2, void %if.else104, i1 %resid1_compute_done_flag_2, void %if.then103, i1 %resid1_compute_done_flag_2, void %if.then98, i1 %resid1_compute_done_flag_2, void %land.lhs.true97, i1 %resid1_compute_done_flag_2, void %if.else96, i1 %resid1_compute_done_flag_2, void %if.then95, i1 %resid1_compute_done_flag_2, void %if.then72, i1 %resid1_compute_done_flag_2, void %if.then67, i1 %resid1_compute_done_flag_2, void %land.lhs.true66, i1 %resid1_compute_done_flag_2, void %if.else65, i1 %resid1_compute_done_flag_2, void %if.then64, i1 %resid1_compute_done_flag_2, void %if.then59, i1 %resid1_compute_done_flag_2, void %land.lhs.true58, i1 %resid1_compute_done_flag_2, void %if.else57, i1 %resid1_compute_done_flag_2, void %if.then56, i1 1, void %sw.bb53, i1 %resid1_compute_done_flag_2, void %if.then51, i1 %resid1_compute_done_flag_2, void %sw.bb49, i1 %resid1_compute_done_flag_2, void %if.then193, i1 %resid1_compute_done_flag_2, void %if.else191, i1 %resid1_compute_done_flag_2, void %if.then190, i1 1, void %if.end.thread, i1 %resid1_compute_done_flag_2, void %if.then79, i1 %resid1_compute_done_flag_2, void %if.else76, i1 %resid1_compute_done_flag_2, void %if.then88, i1 %resid1_compute_done_flag_2, void %land.lhs.true85, i1 %resid1_compute_done_flag_2, void %if.then83, i1 %resid1_compute_done_flag_2, void %if.then75, i1 %resid1_compute_done_flag_2, void %if.then119, i1 %resid1_compute_done_flag_2, void %if.else116, i1 %resid1_compute_done_flag_2, void %if.then128, i1 %resid1_compute_done_flag_2, void %land.lhs.true125, i1 %resid1_compute_done_flag_2, void %if.then123, i1 %resid1_compute_done_flag_2, void %if.then115, i1 %resid1_compute_done_flag_2, void %if.then139, i1 %resid1_compute_done_flag_2, void %if.else137, i1 %resid1_compute_done_flag_2, void %if.then136, i1 %resid1_compute_done_flag_2, void %if.then151, i1 %resid1_compute_done_flag_2, void %if.else148, i1 %resid1_compute_done_flag_2, void %if.then160, i1 %resid1_compute_done_flag_2, void %land.lhs.true157, i1 %resid1_compute_done_flag_2, void %if.then155, i1 %resid1_compute_done_flag_2, void %if.then147

]]></Node>
<StgValue><ssdm name="resid1_compute_done_flag_3"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:25 %resid1_compute_done_new_3 = phi i1 0, void %if.then47, i1 1, void %sw.bb, i1 1, void %if.then184, i1 1, void %if.else186, i1 1, void %if.then179, i1 1, void %land.lhs.true178, i1 1, void %if.else177, i1 1, void %if.then176, i1 0, void %if.then171, i1 1, void %land.lhs.true170, i1 1, void %if.else169, i1 0, void %if.then168, i1 1, void %if.then112, i1 1, void %if.then144, i1 1, void %if.then106, i1 1, void %land.lhs.true105, i1 1, void %if.else104, i1 1, void %if.then103, i1 1, void %if.then98, i1 1, void %land.lhs.true97, i1 1, void %if.else96, i1 1, void %if.then95, i1 1, void %if.then72, i1 1, void %if.then67, i1 1, void %land.lhs.true66, i1 1, void %if.else65, i1 1, void %if.then64, i1 1, void %if.then59, i1 1, void %land.lhs.true58, i1 1, void %if.else57, i1 1, void %if.then56, i1 0, void %sw.bb53, i1 1, void %if.then51, i1 1, void %sw.bb49, i1 1, void %if.then193, i1 1, void %if.else191, i1 1, void %if.then190, i1 0, void %if.end.thread, i1 1, void %if.then79, i1 1, void %if.else76, i1 1, void %if.then88, i1 1, void %land.lhs.true85, i1 1, void %if.then83, i1 1, void %if.then75, i1 1, void %if.then119, i1 1, void %if.else116, i1 1, void %if.then128, i1 1, void %land.lhs.true125, i1 1, void %if.then123, i1 1, void %if.then115, i1 1, void %if.then139, i1 1, void %if.else137, i1 1, void %if.then136, i1 1, void %if.then151, i1 1, void %if.else148, i1 1, void %if.then160, i1 1, void %land.lhs.true157, i1 1, void %if.then155, i1 1, void %if.then147

]]></Node>
<StgValue><ssdm name="resid1_compute_done_new_3"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:26 %ln1_compute_done_flag_2 = phi i1 1, void %if.then47, i1 %ln1_compute_done_flag_1, void %sw.bb, i1 %ln1_compute_done_flag_1, void %if.then184, i1 %ln1_compute_done_flag_1, void %if.else186, i1 1, void %if.then179, i1 %ln1_compute_done_flag_1, void %land.lhs.true178, i1 %ln1_compute_done_flag_1, void %if.else177, i1 1, void %if.then176, i1 %ln1_compute_done_flag_1, void %if.then171, i1 %ln1_compute_done_flag_1, void %land.lhs.true170, i1 %ln1_compute_done_flag_1, void %if.else169, i1 %ln1_compute_done_flag_1, void %if.then168, i1 %ln1_compute_done_flag_1, void %if.then112, i1 %ln1_compute_done_flag_1, void %if.then144, i1 %ln1_compute_done_flag_1, void %if.then106, i1 %ln1_compute_done_flag_1, void %land.lhs.true105, i1 %ln1_compute_done_flag_1, void %if.else104, i1 %ln1_compute_done_flag_1, void %if.then103, i1 %ln1_compute_done_flag_1, void %if.then98, i1 %ln1_compute_done_flag_1, void %land.lhs.true97, i1 %ln1_compute_done_flag_1, void %if.else96, i1 %ln1_compute_done_flag_1, void %if.then95, i1 %ln1_compute_done_flag_1, void %if.then72, i1 %ln1_compute_done_flag_1, void %if.then67, i1 %ln1_compute_done_flag_1, void %land.lhs.true66, i1 %ln1_compute_done_flag_1, void %if.else65, i1 %ln1_compute_done_flag_1, void %if.then64, i1 %ln1_compute_done_flag_1, void %if.then59, i1 %ln1_compute_done_flag_1, void %land.lhs.true58, i1 %ln1_compute_done_flag_1, void %if.else57, i1 %ln1_compute_done_flag_1, void %if.then56, i1 1, void %sw.bb53, i1 %ln1_compute_done_flag_1, void %if.then51, i1 %ln1_compute_done_flag_1, void %sw.bb49, i1 %ln1_compute_done_flag_1, void %if.then193, i1 %ln1_compute_done_flag_1, void %if.else191, i1 %ln1_compute_done_flag_1, void %if.then190, i1 1, void %if.end.thread, i1 %ln1_compute_done_flag_1, void %if.then79, i1 %ln1_compute_done_flag_1, void %if.else76, i1 %ln1_compute_done_flag_1, void %if.then88, i1 %ln1_compute_done_flag_1, void %land.lhs.true85, i1 %ln1_compute_done_flag_1, void %if.then83, i1 %ln1_compute_done_flag_1, void %if.then75, i1 %ln1_compute_done_flag_1, void %if.then119, i1 %ln1_compute_done_flag_1, void %if.else116, i1 %ln1_compute_done_flag_1, void %if.then128, i1 %ln1_compute_done_flag_1, void %land.lhs.true125, i1 %ln1_compute_done_flag_1, void %if.then123, i1 %ln1_compute_done_flag_1, void %if.then115, i1 %ln1_compute_done_flag_1, void %if.then139, i1 %ln1_compute_done_flag_1, void %if.else137, i1 %ln1_compute_done_flag_1, void %if.then136, i1 %ln1_compute_done_flag_1, void %if.then151, i1 %ln1_compute_done_flag_1, void %if.else148, i1 %ln1_compute_done_flag_1, void %if.then160, i1 %ln1_compute_done_flag_1, void %land.lhs.true157, i1 %ln1_compute_done_flag_1, void %if.then155, i1 %ln1_compute_done_flag_1, void %if.then147

]]></Node>
<StgValue><ssdm name="ln1_compute_done_flag_2"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:27 %ln1_compute_done_new_2 = phi i1 0, void %if.then47, i1 1, void %sw.bb, i1 1, void %if.then184, i1 1, void %if.else186, i1 0, void %if.then179, i1 1, void %land.lhs.true178, i1 1, void %if.else177, i1 0, void %if.then176, i1 1, void %if.then171, i1 1, void %land.lhs.true170, i1 1, void %if.else169, i1 1, void %if.then168, i1 1, void %if.then112, i1 1, void %if.then144, i1 1, void %if.then106, i1 1, void %land.lhs.true105, i1 1, void %if.else104, i1 1, void %if.then103, i1 1, void %if.then98, i1 1, void %land.lhs.true97, i1 1, void %if.else96, i1 1, void %if.then95, i1 1, void %if.then72, i1 1, void %if.then67, i1 1, void %land.lhs.true66, i1 1, void %if.else65, i1 1, void %if.then64, i1 1, void %if.then59, i1 1, void %land.lhs.true58, i1 1, void %if.else57, i1 1, void %if.then56, i1 0, void %sw.bb53, i1 1, void %if.then51, i1 1, void %sw.bb49, i1 1, void %if.then193, i1 1, void %if.else191, i1 1, void %if.then190, i1 0, void %if.end.thread, i1 1, void %if.then79, i1 1, void %if.else76, i1 1, void %if.then88, i1 1, void %land.lhs.true85, i1 1, void %if.then83, i1 1, void %if.then75, i1 1, void %if.then119, i1 1, void %if.else116, i1 1, void %if.then128, i1 1, void %land.lhs.true125, i1 1, void %if.then123, i1 1, void %if.then115, i1 1, void %if.then139, i1 1, void %if.else137, i1 1, void %if.then136, i1 1, void %if.then151, i1 1, void %if.else148, i1 1, void %if.then160, i1 1, void %land.lhs.true157, i1 1, void %if.then155, i1 1, void %if.then147

]]></Node>
<StgValue><ssdm name="ln1_compute_done_new_2"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0" op_32_bw="4" op_33_bw="0" op_34_bw="4" op_35_bw="0" op_36_bw="4" op_37_bw="0" op_38_bw="4" op_39_bw="0" op_40_bw="4" op_41_bw="0" op_42_bw="4" op_43_bw="0" op_44_bw="4" op_45_bw="0" op_46_bw="4" op_47_bw="0" op_48_bw="4" op_49_bw="0" op_50_bw="4" op_51_bw="0" op_52_bw="4" op_53_bw="0" op_54_bw="4" op_55_bw="0" op_56_bw="4" op_57_bw="0" op_58_bw="4" op_59_bw="0" op_60_bw="4" op_61_bw="0" op_62_bw="4" op_63_bw="0" op_64_bw="4" op_65_bw="0" op_66_bw="4" op_67_bw="0" op_68_bw="4" op_69_bw="0" op_70_bw="4" op_71_bw="0" op_72_bw="4" op_73_bw="0" op_74_bw="4" op_75_bw="0" op_76_bw="4" op_77_bw="0" op_78_bw="4" op_79_bw="0" op_80_bw="4" op_81_bw="0" op_82_bw="4" op_83_bw="0" op_84_bw="4" op_85_bw="0" op_86_bw="4" op_87_bw="0" op_88_bw="4" op_89_bw="0" op_90_bw="4" op_91_bw="0" op_92_bw="4" op_93_bw="0" op_94_bw="4" op_95_bw="0" op_96_bw="4" op_97_bw="0" op_98_bw="4" op_99_bw="0" op_100_bw="4" op_101_bw="0" op_102_bw="4" op_103_bw="0" op_104_bw="4" op_105_bw="0" op_106_bw="4" op_107_bw="0" op_108_bw="4" op_109_bw="0" op_110_bw="4" op_111_bw="0" op_112_bw="4" op_113_bw="0" op_114_bw="4" op_115_bw="0" op_116_bw="4" op_117_bw="0">
<![CDATA[
cleanup:28 %storemerge42 = phi i4 1, void %if.then47, i4 0, void %sw.bb, i4 2, void %if.then184, i4 12, void %if.else186, i4 11, void %if.then179, i4 10, void %land.lhs.true178, i4 10, void %if.else177, i4 10, void %if.then176, i4 10, void %if.then171, i4 9, void %land.lhs.true170, i4 9, void %if.else169, i4 9, void %if.then168, i4 8, void %if.then112, i4 9, void %if.then144, i4 8, void %if.then106, i4 7, void %land.lhs.true105, i4 7, void %if.else104, i4 7, void %if.then103, i4 7, void %if.then98, i4 6, void %land.lhs.true97, i4 6, void %if.else96, i4 6, void %if.then95, i4 6, void %if.then72, i4 5, void %if.then67, i4 4, void %land.lhs.true66, i4 4, void %if.else65, i4 4, void %if.then64, i4 4, void %if.then59, i4 3, void %land.lhs.true58, i4 3, void %if.else57, i4 3, void %if.then56, i4 3, void %sw.bb53, i4 2, void %if.then51, i4 1, void %sw.bb49, i4 0, void %if.then193, i4 12, void %if.else191, i4 12, void %if.then190, i4 0, void %if.end.thread, i4 5, void %if.then79, i4 5, void %if.else76, i4 5, void %if.then88, i4 5, void %land.lhs.true85, i4 5, void %if.then83, i4 5, void %if.then75, i4 8, void %if.then119, i4 8, void %if.else116, i4 8, void %if.then128, i4 8, void %land.lhs.true125, i4 8, void %if.then123, i4 8, void %if.then115, i4 8, void %if.then139, i4 8, void %if.else137, i4 8, void %if.then136, i4 8, void %if.then151, i4 8, void %if.else148, i4 8, void %if.then160, i4 8, void %land.lhs.true157, i4 8, void %if.then155, i4 8, void %if.then147

]]></Node>
<StgValue><ssdm name="storemerge42"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0">
<![CDATA[
cleanup:29 %empty = phi i32 %layer_idx_load, void %if.then47, i32 %layer_idx_load, void %sw.bb, i32 %layer_idx_load, void %if.then184, i32 %layer_idx_load, void %if.else186, i32 %layer_idx_load, void %if.then179, i32 %layer_idx_load, void %land.lhs.true178, i32 %layer_idx_load, void %if.else177, i32 %layer_idx_load, void %if.then176, i32 %layer_idx_load, void %if.then171, i32 %layer_idx_load, void %land.lhs.true170, i32 %layer_idx_load, void %if.else169, i32 %layer_idx_load, void %if.then168, i32 %layer_idx_load, void %if.then112, i32 %layer_idx_load, void %if.then144, i32 %layer_idx_load, void %if.then106, i32 %layer_idx_load, void %land.lhs.true105, i32 %layer_idx_load, void %if.else104, i32 %layer_idx_load, void %if.then103, i32 %layer_idx_load, void %if.then98, i32 %layer_idx_load, void %land.lhs.true97, i32 %layer_idx_load, void %if.else96, i32 %layer_idx_load, void %if.then95, i32 %layer_idx_load, void %if.then72, i32 %layer_idx_load, void %if.then67, i32 %layer_idx_load, void %land.lhs.true66, i32 %layer_idx_load, void %if.else65, i32 %layer_idx_load, void %if.then64, i32 %layer_idx_load, void %if.then59, i32 %layer_idx_load, void %land.lhs.true58, i32 %layer_idx_load, void %if.else57, i32 %layer_idx_load, void %if.then56, i32 %layer_idx_load, void %sw.bb53, i32 %layer_idx_load, void %if.then51, i32 %layer_idx_load, void %sw.bb49, i32 %layer_idx_load, void %if.then193, i32 %layer_idx_load, void %if.else191, i32 %layer_idx_load, void %if.then190, i32 0, void %if.end.thread, i32 %layer_idx_load, void %if.then79, i32 %layer_idx_load, void %if.else76, i32 %layer_idx_load, void %if.then88, i32 %layer_idx_load, void %land.lhs.true85, i32 %layer_idx_load, void %if.then83, i32 %layer_idx_load, void %if.then75, i32 %layer_idx_load, void %if.then119, i32 %layer_idx_load, void %if.else116, i32 %layer_idx_load, void %if.then128, i32 %layer_idx_load, void %land.lhs.true125, i32 %layer_idx_load, void %if.then123, i32 %layer_idx_load, void %if.then115, i32 %layer_idx_load, void %if.then139, i32 %layer_idx_load, void %if.else137, i32 %layer_idx_load, void %if.then136, i32 %layer_idx_load, void %if.then151, i32 %layer_idx_load, void %if.else148, i32 %layer_idx_load, void %if.then160, i32 %layer_idx_load, void %land.lhs.true157, i32 %layer_idx_load, void %if.then155, i32 %layer_idx_load, void %if.then147

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:30 %phi_ln210 = phi i1 0, void %if.then47, i1 0, void %sw.bb, i1 1, void %if.then184, i1 1, void %if.else186, i1 1, void %if.then179, i1 1, void %land.lhs.true178, i1 1, void %if.else177, i1 1, void %if.then176, i1 1, void %if.then171, i1 1, void %land.lhs.true170, i1 1, void %if.else169, i1 1, void %if.then168, i1 1, void %if.then112, i1 1, void %if.then144, i1 1, void %if.then106, i1 1, void %land.lhs.true105, i1 1, void %if.else104, i1 1, void %if.then103, i1 1, void %if.then98, i1 1, void %land.lhs.true97, i1 1, void %if.else96, i1 1, void %if.then95, i1 1, void %if.then72, i1 1, void %if.then67, i1 1, void %land.lhs.true66, i1 1, void %if.else65, i1 1, void %if.then64, i1 1, void %if.then59, i1 1, void %land.lhs.true58, i1 1, void %if.else57, i1 1, void %if.then56, i1 1, void %sw.bb53, i1 1, void %if.then51, i1 1, void %sw.bb49, i1 1, void %if.then193, i1 1, void %if.else191, i1 1, void %if.then190, i1 0, void %if.end.thread, i1 1, void %if.then79, i1 1, void %if.else76, i1 1, void %if.then88, i1 1, void %land.lhs.true85, i1 1, void %if.then83, i1 1, void %if.then75, i1 1, void %if.then119, i1 1, void %if.else116, i1 1, void %if.then128, i1 1, void %land.lhs.true125, i1 1, void %if.then123, i1 1, void %if.then115, i1 1, void %if.then139, i1 1, void %if.else137, i1 1, void %if.then136, i1 1, void %if.then151, i1 1, void %if.else148, i1 1, void %if.then160, i1 1, void %land.lhs.true157, i1 1, void %if.then155, i1 1, void %if.then147

]]></Node>
<StgValue><ssdm name="phi_ln210"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0" op_92_bw="1" op_93_bw="0" op_94_bw="1" op_95_bw="0" op_96_bw="1" op_97_bw="0" op_98_bw="1" op_99_bw="0" op_100_bw="1" op_101_bw="0" op_102_bw="1" op_103_bw="0" op_104_bw="1" op_105_bw="0" op_106_bw="1" op_107_bw="0" op_108_bw="1" op_109_bw="0" op_110_bw="1" op_111_bw="0" op_112_bw="1" op_113_bw="0" op_114_bw="1" op_115_bw="0" op_116_bw="1" op_117_bw="0">
<![CDATA[
cleanup:31 %empty_6 = phi i1 1, void %if.then47, i1 0, void %sw.bb, i1 0, void %if.then184, i1 0, void %if.else186, i1 0, void %if.then179, i1 0, void %land.lhs.true178, i1 0, void %if.else177, i1 0, void %if.then176, i1 0, void %if.then171, i1 0, void %land.lhs.true170, i1 0, void %if.else169, i1 0, void %if.then168, i1 0, void %if.then112, i1 0, void %if.then144, i1 0, void %if.then106, i1 0, void %land.lhs.true105, i1 0, void %if.else104, i1 0, void %if.then103, i1 0, void %if.then98, i1 0, void %land.lhs.true97, i1 0, void %if.else96, i1 0, void %if.then95, i1 0, void %if.then72, i1 0, void %if.then67, i1 0, void %land.lhs.true66, i1 0, void %if.else65, i1 0, void %if.then64, i1 0, void %if.then59, i1 0, void %land.lhs.true58, i1 0, void %if.else57, i1 0, void %if.then56, i1 0, void %sw.bb53, i1 0, void %if.then51, i1 0, void %sw.bb49, i1 0, void %if.then193, i1 0, void %if.else191, i1 0, void %if.then190, i1 %cntrl_start_read, void %if.end.thread, i1 0, void %if.then79, i1 0, void %if.else76, i1 0, void %if.then88, i1 0, void %land.lhs.true85, i1 0, void %if.then83, i1 0, void %if.then75, i1 0, void %if.then119, i1 0, void %if.else116, i1 0, void %if.then128, i1 0, void %land.lhs.true125, i1 0, void %if.then123, i1 0, void %if.then115, i1 0, void %if.then139, i1 0, void %if.else137, i1 0, void %if.then136, i1 0, void %if.then151, i1 0, void %if.else148, i1 0, void %if.then160, i1 0, void %land.lhs.true157, i1 0, void %if.then155, i1 0, void %if.then147

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="4">
<![CDATA[
cleanup:32 %zext_ln197 = zext i4 %storemerge42

]]></Node>
<StgValue><ssdm name="zext_ln197"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="5">
<![CDATA[
cleanup:33 %zext_ln197_1 = zext i5 %compute_op_new_10

]]></Node>
<StgValue><ssdm name="zext_ln197_1"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup:34 %select_ln197 = select i1 %wl_start_new_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln197"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="4">
<![CDATA[
cleanup:35 %zext_ln197_2 = zext i4 %wl_addr_sel_new_3

]]></Node>
<StgValue><ssdm name="zext_ln197_2"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup:36 %write_ln197 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %cntrl_layer_idx, i32 %empty

]]></Node>
<StgValue><ssdm name="write_ln197"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup:37 %write_ln201 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_layer, i32 %empty

]]></Node>
<StgValue><ssdm name="write_ln201"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup:38 %write_ln210 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %cntrl_busy, i1 %phi_ln210

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup:39 %write_ln212 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %cntrl_start_out, i1 %empty_6

]]></Node>
<StgValue><ssdm name="write_ln212"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup:40 %write_ln197 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %STATE, i32 %zext_ln197

]]></Node>
<StgValue><ssdm name="write_ln197"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup:41 %br_ln241 = br i1 %ln1_compute_done_flag_2, void %cleanup.new36, void %mergeST35

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ln1_compute_done_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST35:0 %store_ln181 = store i1 %ln1_compute_done_new_2, i1 %ln1_compute_done

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ln1_compute_done_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0">
<![CDATA[
mergeST35:1 %br_ln0 = br void %cleanup.new36

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup.new36:0 %br_ln239 = br i1 %resid1_compute_done_flag_3, void %cleanup.new34, void %mergeST33

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resid1_compute_done_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST33:0 %store_ln179 = store i1 %resid1_compute_done_new_3, i1 %resid1_compute_done

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resid1_compute_done_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
mergeST33:1 %br_ln0 = br void %cleanup.new34

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup.new34:0 %br_ln0 = br i1 %ffn_w2_compute_done_flag_9, void %cleanup.new32, void %mergeST31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ffn_w2_compute_done_flag_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST31:0 %store_ln173 = store i1 %ffn_w2_compute_done_new_9, i1 %ffn_w2_compute_done

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ffn_w2_compute_done_flag_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
mergeST31:1 %br_ln0 = br void %cleanup.new32

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup.new32:0 %br_ln0 = br i1 %ffn_act_compute_done_flag_7, void %cleanup.new30, void %mergeST29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ffn_act_compute_done_flag_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST29:0 %store_ln172 = store i1 %ffn_act_compute_done_new_7, i1 %ffn_act_compute_done

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ffn_act_compute_done_flag_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0">
<![CDATA[
mergeST29:1 %br_ln0 = br void %cleanup.new30

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup.new30:0 %br_ln0 = br i1 %ffn_w1_compute_done_flag_8, void %cleanup.new28, void %mergeST27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ffn_w1_compute_done_flag_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST27:0 %store_ln171 = store i1 %ffn_w1_compute_done_new_8, i1 %ffn_w1_compute_done

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ffn_w1_compute_done_flag_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
mergeST27:1 %br_ln0 = br void %cleanup.new28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup.new28:0 %br_ln229 = br i1 %ln0_compute_done_flag_3, void %cleanup.new26, void %mergeST25

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ln0_compute_done_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST25:0 %store_ln168 = store i1 %ln0_compute_done_new_3, i1 %ln0_compute_done

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ln0_compute_done_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
mergeST25:1 %br_ln0 = br void %cleanup.new26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup.new26:0 %br_ln227 = br i1 %resid0_compute_done_flag_3, void %cleanup.new24, void %mergeST23

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resid0_compute_done_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST23:0 %store_ln166 = store i1 %resid0_compute_done_new_3, i1 %resid0_compute_done

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="resid0_compute_done_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
mergeST23:1 %br_ln0 = br void %cleanup.new24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup.new24:0 %br_ln225 = br i1 %outproj_compute_done_flag_7, void %cleanup.new22, void %mergeST21

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="outproj_compute_done_flag_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST21:0 %store_ln162 = store i1 %outproj_compute_done_new_7, i1 %outproj_compute_done

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="outproj_compute_done_flag_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
mergeST21:1 %br_ln0 = br void %cleanup.new22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup.new22:0 %br_ln223 = br i1 %concat_compute_done_flag_3, void %cleanup.new20, void %mergeST19

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="concat_compute_done_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST19:0 %store_ln157 = store i1 %concat_compute_done_new_3, i1 %concat_compute_done

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="concat_compute_done_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
mergeST19:1 %br_ln0 = br void %cleanup.new20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup.new20:0 %br_ln221 = br i1 %attn_compute_done_flag_3, void %cleanup.new18, void %mergeST17

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="attn_compute_done_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST17:0 %store_ln153 = store i1 %attn_compute_done_new_3, i1 %attn_compute_done

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="attn_compute_done_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0">
<![CDATA[
mergeST17:1 %br_ln0 = br void %cleanup.new18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup.new18:0 %write_ln209 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %done, i1 %done_new_0

]]></Node>
<StgValue><ssdm name="write_ln209"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup.new18:1 %write_ln208 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %stream_start, i1 %stream_start_new_0

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup.new18:2 %write_ln205 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %compute_op, i32 %zext_ln197_1

]]></Node>
<StgValue><ssdm name="write_ln205"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup.new18:3 %write_ln204 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %compute_start, i1 %compute_start_new_10

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup.new18:4 %write_ln203 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_tile, i32 %wl_tile_new_3

]]></Node>
<StgValue><ssdm name="write_ln203"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup.new18:5 %write_ln202 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_head, i32 %select_ln197

]]></Node>
<StgValue><ssdm name="write_ln202"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup.new18:6 %write_ln200 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_addr_sel, i32 %zext_ln197_2

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup.new18:7 %write_ln199 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %wl_start, i1 %wl_start_new_3

]]></Node>
<StgValue><ssdm name="write_ln199"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup.new18:8 %write_ln198 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %axis_in_ready, i1 %axis_in_ready_new_0

]]></Node>
<StgValue><ssdm name="write_ln198"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0">
<![CDATA[
cleanup.new18:9 %ret_ln562 = ret

]]></Node>
<StgValue><ssdm name="ret_ln562"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
