0.7
2020.2
May 21 2025
22:59:56
/home/Sol/Digital-System-Design-II/instructionFetch/instructionFetch.sim/sim_1/synth/timing/xsim/InstructionFetchTB_time_synth.v,1760064768,verilog,,,,glbl;instructionFetch,,,../../../../../../../Xilinx/Vivado/2025.1/data/rsb/busdef,,,,,
/home/Sol/Digital-System-Design-II/instructionFetch/instructionFetch.srcs/sim_1/new/instructionFetchTB.vhd,1759521998,vhdl,,,,instructionfetchtb,,,,,,,,
