Warning (10268): Verilog HDL information at alarm.v(88): always construct contains both blocking and non-blocking assignments File: C:/Users/olibe/Downloads/FPGA/HACKATON/Reloj_quartus/alarm.v Line: 88
