INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bcheng/workspace/dev/place-and-route/hdl/verilog/shift_reg/verif/tb_shift_reg.sv" into library work
INFO: [VRFC 10-311] analyzing module tb_shift_reg
