<stg><name>hls_get_field_from_nmea_Pipeline_VITIS_LOOP_53_2</name>


<trans_list>

<trans id="27" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:1 %tmp = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i64 0, i64 %idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.cond2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.cond2:0 %idx_load = load i64 %idx

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="64">
<![CDATA[
for.cond2:1 %trunc_ln48 = trunc i64 %idx_load

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond2:2 %ptr = add i7 %trunc_ln48, i7 %tmp

]]></Node>
<StgValue><ssdm name="ptr"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="7">
<![CDATA[
for.cond2:3 %zext_ln48 = zext i7 %ptr

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond2:4 %stored_msg_addr = getelementptr i8 %stored_msg, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="stored_msg_addr"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="7">
<![CDATA[
for.cond2:5 %stored_msg_load = load i7 %stored_msg_addr

]]></Node>
<StgValue><ssdm name="stored_msg_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="15" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="7">
<![CDATA[
for.cond2:5 %stored_msg_load = load i7 %stored_msg_addr

]]></Node>
<StgValue><ssdm name="stored_msg_load"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.cond2:6 %add_ln51 = add i64 %idx_load, i64 1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond2:7 %empty_17 = icmp_eq  i8 %stored_msg_load, i8 44

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.cond2:8 %empty_18 = icmp_eq  i8 %stored_msg_load, i8 0

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.cond2:9 %empty_19 = or i1 %empty_18, i1 %empty_17

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond2:10 %br_ln53 = br i1 %empty_19, void %for.inc, void %for.inc11.exitStub

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:0 %specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln48"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc:1 %specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln53"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:2 %store_ln51 = store i64 %add_ln51, i64 %idx

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
for.inc:3 %br_ln53 = br void %for.cond2

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11.exitStub:0 %write_ln51 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add_ln51_out, i64 %add_ln51

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0">
<![CDATA[
for.inc11.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="36" name="empty" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="empty"/></StgValue>
</port>
<port id="37" name="add_ln51_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln51_out"/></StgValue>
</port>
<port id="38" name="stored_msg" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="stored_msg"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="40" from="StgValue_39" to="idx" fromId="39" toId="5">
</dataflow>
<dataflow id="42" from="_ssdm_op_Read.ap_auto.i7" to="tmp" fromId="41" toId="6">
</dataflow>
<dataflow id="43" from="empty" to="tmp" fromId="36" toId="6">
</dataflow>
<dataflow id="45" from="StgValue_44" to="store_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="46" from="idx" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="47" from="idx" to="idx_load" fromId="5" toId="9">
</dataflow>
<dataflow id="48" from="idx_load" to="trunc_ln48" fromId="9" toId="10">
</dataflow>
<dataflow id="49" from="trunc_ln48" to="ptr" fromId="10" toId="11">
</dataflow>
<dataflow id="50" from="tmp" to="ptr" fromId="6" toId="11">
</dataflow>
<dataflow id="51" from="ptr" to="zext_ln48" fromId="11" toId="12">
</dataflow>
<dataflow id="52" from="stored_msg" to="stored_msg_addr" fromId="38" toId="13">
</dataflow>
<dataflow id="53" from="StgValue_44" to="stored_msg_addr" fromId="44" toId="13">
</dataflow>
<dataflow id="54" from="zext_ln48" to="stored_msg_addr" fromId="12" toId="13">
</dataflow>
<dataflow id="55" from="stored_msg_addr" to="stored_msg_load" fromId="13" toId="14">
</dataflow>
<dataflow id="56" from="stored_msg_addr" to="stored_msg_load" fromId="13" toId="15">
</dataflow>
<dataflow id="57" from="idx_load" to="add_ln51" fromId="9" toId="16">
</dataflow>
<dataflow id="59" from="StgValue_58" to="add_ln51" fromId="58" toId="16">
</dataflow>
<dataflow id="60" from="stored_msg_load" to="empty_17" fromId="15" toId="17">
</dataflow>
<dataflow id="62" from="StgValue_61" to="empty_17" fromId="61" toId="17">
</dataflow>
<dataflow id="63" from="stored_msg_load" to="empty_18" fromId="15" toId="18">
</dataflow>
<dataflow id="65" from="StgValue_64" to="empty_18" fromId="64" toId="18">
</dataflow>
<dataflow id="66" from="empty_18" to="empty_19" fromId="18" toId="19">
</dataflow>
<dataflow id="67" from="empty_17" to="empty_19" fromId="17" toId="19">
</dataflow>
<dataflow id="68" from="empty_19" to="br_ln53" fromId="19" toId="20">
</dataflow>
<dataflow id="70" from="_ssdm_op_SpecPipeline" to="specpipeline_ln48" fromId="69" toId="21">
</dataflow>
<dataflow id="72" from="StgValue_71" to="specpipeline_ln48" fromId="71" toId="21">
</dataflow>
<dataflow id="74" from="StgValue_73" to="specpipeline_ln48" fromId="73" toId="21">
</dataflow>
<dataflow id="75" from="StgValue_73" to="specpipeline_ln48" fromId="73" toId="21">
</dataflow>
<dataflow id="76" from="StgValue_73" to="specpipeline_ln48" fromId="73" toId="21">
</dataflow>
<dataflow id="78" from="empty_1" to="specpipeline_ln48" fromId="77" toId="21">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecLoopName" to="specloopname_ln53" fromId="79" toId="22">
</dataflow>
<dataflow id="82" from="empty_7" to="specloopname_ln53" fromId="81" toId="22">
</dataflow>
<dataflow id="83" from="add_ln51" to="store_ln51" fromId="16" toId="23">
</dataflow>
<dataflow id="84" from="idx" to="store_ln51" fromId="5" toId="23">
</dataflow>
<dataflow id="86" from="_ssdm_op_Write.ap_auto.i64P0A" to="write_ln51" fromId="85" toId="25">
</dataflow>
<dataflow id="87" from="add_ln51_out" to="write_ln51" fromId="37" toId="25">
</dataflow>
<dataflow id="88" from="add_ln51" to="write_ln51" fromId="16" toId="25">
</dataflow>
<dataflow id="89" from="empty_19" to="StgValue_3" fromId="19" toId="3">
</dataflow>
</dataflows>


</stg>
