
---------- Begin Simulation Statistics ----------
final_tick                               2541823064500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 207394                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744064                       # Number of bytes of host memory used
host_op_rate                                   207392                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.22                       # Real time elapsed on the host
host_tick_rate                              584239199                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193427                       # Number of instructions simulated
sim_ops                                       4193427                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011813                       # Number of seconds simulated
sim_ticks                                 11813219500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.642187                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377293                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               845149                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2411                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74503                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            801729                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53632                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          277780                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           224148                       # Number of indirect misses.
system.cpu.branchPred.lookups                  973536                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63804                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26846                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193427                       # Number of instructions committed
system.cpu.committedOps                       4193427                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.630918                       # CPI: cycles per instruction
system.cpu.discardedOps                        188677                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   605934                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1450397                       # DTB hits
system.cpu.dtb.data_misses                       7709                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   404842                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848125                       # DTB read hits
system.cpu.dtb.read_misses                       6917                       # DTB read misses
system.cpu.dtb.write_accesses                  201092                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602272                       # DTB write hits
system.cpu.dtb.write_misses                       792                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18037                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3371227                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1026222                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658067                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16727693                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177591                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  953028                       # ITB accesses
system.cpu.itb.fetch_acv                          632                       # ITB acv
system.cpu.itb.fetch_hits                      945313                       # ITB hits
system.cpu.itb.fetch_misses                      7715                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4219     69.37%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6082                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14425                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2433     47.41%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2682     52.26%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5132                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2420     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2420     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4857                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10908487500     92.31%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8899500      0.08%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17772000      0.15%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               882170000      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11817329000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994657                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902312                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946415                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593197                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744663                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7983852000     67.56%     67.56% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3833477000     32.44%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23612843                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85374      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2539973     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838703     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592190     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104859      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193427                       # Class of committed instruction
system.cpu.quiesceCycles                        13596                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6885150                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155614                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312830                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22809457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22809457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22809457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22809457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116971.574359                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116971.574359                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116971.574359                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116971.574359                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13047483                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13047483                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13047483                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13047483                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66910.169231                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66910.169231                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66910.169231                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66910.169231                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22459960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22459960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116978.958333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116978.958333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12847986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12847986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66916.593750                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66916.593750                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.270344                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539407406000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.270344                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204397                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204397                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128128                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34849                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86503                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34240                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29010                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29010                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87093                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40928                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11106112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11106112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6694848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6695281                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17812657                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157445                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002782                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052671                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157007     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157445                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820447529                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376258750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461765500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5569920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4475776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10045696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5569920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5569920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87030                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34849                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34849                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471498900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378878594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850377494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471498900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471498900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188800013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188800013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188800013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471498900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378878594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1039177508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000139186250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7322                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7322                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406819                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111747                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156964                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121132                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156964                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121132                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10272                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2110                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5883                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2005629500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4756104500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13672.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32422.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104116                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80280                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156964                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121132                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81287                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.172537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.628418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.555245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34278     42.17%     42.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24310     29.91%     72.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9873     12.15%     84.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4637      5.70%     89.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2405      2.96%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1460      1.80%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          928      1.14%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          592      0.73%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2804      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81287                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.033324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.417681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.787483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1311     17.90%     17.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5527     75.48%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           302      4.12%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            84      1.15%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            36      0.49%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.29%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      0.15%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           14      0.19%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7322                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.251980                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.235682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.761211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6515     88.98%     88.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               86      1.17%     90.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              471      6.43%     96.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              189      2.58%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               57      0.78%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7322                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9388288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  657408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7615808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10045696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7752448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11813214500                       # Total gap between requests
system.mem_ctrls.avgGap                      42478.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4942208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4446080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7615808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418362496.354190349579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376364800.467814922333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644685218.961689472198                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87030                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69934                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121132                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2506376500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2249728000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 289887703000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28798.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32169.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2393155.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315095340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167461965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560996940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309608640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5172319650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        180638880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7638530295                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.608682                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    418442750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11000356750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            265336680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141022200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486383940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311555700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5113722510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        229983840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7480413750                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.223970                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    547134250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10871665250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1000457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              141500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11806019500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1625246                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1625246                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1625246                       # number of overall hits
system.cpu.icache.overall_hits::total         1625246                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87094                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87094                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87094                       # number of overall misses
system.cpu.icache.overall_misses::total         87094                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5356436500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5356436500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5356436500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5356436500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1712340                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1712340                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1712340                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1712340                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050863                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050863                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050863                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050863                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61501.785427                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61501.785427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61501.785427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61501.785427                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86503                       # number of writebacks
system.cpu.icache.writebacks::total             86503                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87094                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87094                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87094                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87094                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5269343500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5269343500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5269343500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5269343500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050863                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050863                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050863                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050863                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60501.796909                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60501.796909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60501.796909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60501.796909                       # average overall mshr miss latency
system.cpu.icache.replacements                  86503                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1625246                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1625246                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87094                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87094                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5356436500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5356436500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1712340                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1712340                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050863                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050863                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61501.785427                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61501.785427                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87094                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87094                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5269343500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5269343500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050863                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050863                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60501.796909                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60501.796909                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.803002                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1648544                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86581                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.040482                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.803002                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3511773                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3511773                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311144                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311144                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311144                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311144                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105757                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105757                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105757                       # number of overall misses
system.cpu.dcache.overall_misses::total        105757                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6785830000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6785830000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6785830000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6785830000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1416901                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1416901                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1416901                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1416901                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074640                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074640                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074640                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074640                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64164.357915                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64164.357915                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64164.357915                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64164.357915                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34673                       # number of writebacks
system.cpu.dcache.writebacks::total             34673                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36699                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36699                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69058                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69058                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69058                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69058                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4399932500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4399932500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4399932500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4399932500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048739                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048739                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048739                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048739                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63713.581337                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63713.581337                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63713.581337                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63713.581337                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104391.304348                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104391.304348                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68910                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       780686                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          780686                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49260                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49260                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3305047500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3305047500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       829946                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       829946                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059353                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059353                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67093.940317                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67093.940317                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9225                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9225                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40035                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40035                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2677156500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2677156500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048238                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048238                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66870.400899                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66870.400899                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530458                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530458                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56497                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56497                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3480782500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3480782500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       586955                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       586955                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61610.041241                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61610.041241                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27474                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27474                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722776000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722776000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049447                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049447                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59358.991145                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59358.991145                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10295                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10295                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          892                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          892                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63727500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63727500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079735                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079735                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71443.385650                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71443.385650                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          892                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          892                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62835500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62835500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079735                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079735                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70443.385650                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70443.385650                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541823064500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.482590                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1372867                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68910                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.922609                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.482590                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2948352                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2948352                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2551497371500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 594160                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749184                       # Number of bytes of host memory used
host_op_rate                                   594154                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.01                       # Real time elapsed on the host
host_tick_rate                              570295028                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7728204                       # Number of instructions simulated
sim_ops                                       7728204                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007418                       # Number of seconds simulated
sim_ticks                                  7417882000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             36.829730                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  179507                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               487397                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             48992                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            454282                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29111                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          188765                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           159654                       # Number of indirect misses.
system.cpu.branchPred.lookups                  607181                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   76128                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        15866                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2793426                       # Number of instructions committed
system.cpu.committedOps                       2793426                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.259009                       # CPI: cycles per instruction
system.cpu.discardedOps                        206280                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   350851                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                       866594                       # DTB hits
system.cpu.dtb.data_misses                       2028                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   233881                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       535107                       # DTB read hits
system.cpu.dtb.read_misses                       1609                       # DTB read misses
system.cpu.dtb.write_accesses                  116970                       # DTB write accesses
system.cpu.dtb.write_acv                           30                       # DTB write access violations
system.cpu.dtb.write_hits                      331487                       # DTB write hits
system.cpu.dtb.write_misses                       419                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              204754                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2265336                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            662162                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           370296                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10318490                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.190150                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  576485                       # ITB accesses
system.cpu.itb.fetch_acv                          162                       # ITB acv
system.cpu.itb.fetch_hits                      574944                       # ITB hits
system.cpu.itb.fetch_misses                      1541                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   187      3.55%      3.55% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.21%      3.76% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4336     82.36%     86.12% # number of callpals executed
system.cpu.kern.callpal::rdps                     190      3.61%     89.72% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.74% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.76% # number of callpals executed
system.cpu.kern.callpal::rti                      306      5.81%     95.57% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      1.14%     96.71% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.79% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.19%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5265                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7321                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1822     38.86%     38.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.71% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.15%     39.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2820     60.14%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4689                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1819     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.09%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.19%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1819     49.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3685                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5019792000     67.65%     67.65% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                71009500      0.96%     68.60% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 8017000      0.11%     68.71% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2321740500     31.29%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7420559000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998353                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.645035                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.785882                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 266                      
system.cpu.kern.mode_good::user                   263                      
system.cpu.kern.mode_good::idle                     3                      
system.cpu.kern.mode_switch::kernel               487                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 263                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   6                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.546201                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.703704                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5839789500     78.70%     78.70% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1464876500     19.74%     98.44% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            115893000      1.56%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      187                       # number of times the context was actually changed
system.cpu.numCycles                         14690653                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              108384      3.88%      3.88% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1700930     60.89%     64.77% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4414      0.16%     64.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.93% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.07%     67.00% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.20%     68.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 470322     16.84%     85.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite                295603     10.58%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.26%     97.31% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.25%     98.56% # Class of committed instruction
system.cpu.op_class_0::IprAccess                40120      1.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2793426                       # Class of committed instruction
system.cpu.quiesceCycles                       145111                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4372163                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          174                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114527                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        228925                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2982478137                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2982478137                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2982478137                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2982478137                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118267.830002                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118267.830002                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118267.830002                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118267.830002                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           328                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   14                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    23.428571                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1720186416                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1720186416                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1720186416                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1720186416                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68212.642398                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68212.642398                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68212.642398                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68212.642398                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7609968                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7609968                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115302.545455                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115302.545455                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4309968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4309968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65302.545455                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65302.545455                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2974868169                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2974868169                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118275.611045                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118275.611045                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1715876448                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1715876448                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68220.278626                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68220.278626                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              79638                       # Transaction distribution
system.membus.trans_dist::WriteReq                729                       # Transaction distribution
system.membus.trans_dist::WriteResp               729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38793                       # Transaction distribution
system.membus.trans_dist::WritebackClean        66460                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9139                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10336                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10336                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          66461                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12447                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       199370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       199370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        68165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 320889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8506176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8506176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2326912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2329496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12445400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            115872                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001467                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038275                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  115702     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     170      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              115872                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2529500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           660149060                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             361968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          124863250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          353230750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4252736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1453888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5706624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4252736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4252736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2482752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2482752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           66449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22717                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               89166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38793                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38793                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         573308661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         195997725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             769306387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    573308661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        573308661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      334698233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            334698233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      334698233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        573308661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        195997725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1104004620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    104220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     62922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000421774500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6413                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6414                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              246072                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98360                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       89166                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105187                       # Number of write requests accepted
system.mem_ctrls.readBursts                     89166                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105187                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3620                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   967                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5138                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1318417750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  427730000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2922405250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15411.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34161.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       120                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    61570                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   72910                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 89166                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105187                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   77854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    465                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55287                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.664225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.047563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.815378                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22273     40.29%     40.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16780     30.35%     70.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6963     12.59%     83.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3163      5.72%     88.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1740      3.15%     92.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          921      1.67%     93.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          611      1.11%     94.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          402      0.73%     95.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2434      4.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55287                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6414                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.339414                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      8.553175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.962920                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1582     24.66%     24.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              44      0.69%     25.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            107      1.67%     27.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           690     10.76%     37.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3337     52.03%     89.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           406      6.33%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           104      1.62%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            66      1.03%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            34      0.53%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            16      0.25%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            11      0.17%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             7      0.11%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             4      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             2      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6414                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.229878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.032481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          5952     92.81%     92.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           404      6.30%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            37      0.58%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            12      0.19%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             5      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             2      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6413                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5474944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  231680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6670272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5706624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6731968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       738.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       899.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    769.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    907.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7417882000                       # Total gap between requests
system.mem_ctrls.avgGap                      38167.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4027008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1447936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6670272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 542878411.924050569534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 195195340.125388890505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 899215166.809070348740                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        66449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22717                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105187                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2122062250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    800343000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 186261659250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31935.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35231.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1770766.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            219312240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            116540655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           327561780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          285560100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     585751920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3019606920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        308483040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4862816655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        655.553250                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    775734750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    247780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6401770500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            175958160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             93493620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           284007780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          258958980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     585751920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3086462790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        252098400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4736731650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        638.555810                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    627837000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    247780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6549448000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25881                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25881                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53354                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               202000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2189000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131384137                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.8                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1503000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              712500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               63000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9597507000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       990735                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           990735                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       990735                       # number of overall hits
system.cpu.icache.overall_hits::total          990735                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        66461                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          66461                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        66461                       # number of overall misses
system.cpu.icache.overall_misses::total         66461                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4357221500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4357221500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4357221500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4357221500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1057196                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1057196                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1057196                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1057196                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062865                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.062865                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062865                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.062865                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65560.576880                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65560.576880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65560.576880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65560.576880                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        66460                       # number of writebacks
system.cpu.icache.writebacks::total             66460                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        66461                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        66461                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        66461                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        66461                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4290760500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4290760500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4290760500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4290760500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.062865                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.062865                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.062865                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.062865                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64560.576880                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64560.576880                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64560.576880                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64560.576880                       # average overall mshr miss latency
system.cpu.icache.replacements                  66460                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       990735                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          990735                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        66461                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         66461                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4357221500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4357221500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1057196                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1057196                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062865                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.062865                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65560.576880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65560.576880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        66461                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        66461                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4290760500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4290760500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.062865                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.062865                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64560.576880                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64560.576880                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998443                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1078146                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             66460                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.222480                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998443                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          299                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2180853                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2180853                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       804709                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           804709                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       804709                       # number of overall hits
system.cpu.dcache.overall_hits::total          804709                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33557                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33557                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33557                       # number of overall misses
system.cpu.dcache.overall_misses::total         33557                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2217150000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2217150000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2217150000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2217150000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       838266                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       838266                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       838266                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       838266                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040031                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040031                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040031                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040031                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66071.162500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66071.162500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66071.162500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66071.162500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13641                       # number of writebacks
system.cpu.dcache.writebacks::total             13641                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11241                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11241                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11241                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11241                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22316                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22316                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22316                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22316                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1491432000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1491432000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1491432000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1491432000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138628000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138628000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026622                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026622                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026622                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026622                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66832.407241                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66832.407241                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66832.407241                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66832.407241                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 95015.764222                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 95015.764222                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22714                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       502988                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          502988                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13821                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13821                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    997371000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    997371000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       516809                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       516809                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026743                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026743                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72163.446929                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72163.446929                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1856                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1856                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11965                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11965                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    868991000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    868991000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138628000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138628000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72627.747597                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72627.747597                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189901.369863                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189901.369863                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       301721                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301721                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19736                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19736                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1219779000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1219779000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       321457                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       321457                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061395                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061395                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61804.773004                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61804.773004                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9385                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9385                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10351                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10351                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    622441000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    622441000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032200                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032200                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60133.417061                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60133.417061                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6620                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6620                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          420                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          420                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     32846500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     32846500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7040                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7040                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.059659                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.059659                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78205.952381                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78205.952381                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          418                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          418                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     32348000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     32348000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059375                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059375                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77387.559809                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77387.559809                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6908                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6908                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6908                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6908                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9674307000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.896950                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              819180                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22717                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.060219                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.896950                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          699                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1727145                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1727145                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3153859401000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 427468                       # Simulator instruction rate (inst/s)
host_mem_usage                                 757376                       # Number of bytes of host memory used
host_op_rate                                   427468                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1760.91                       # Real time elapsed on the host
host_tick_rate                              342073496                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   752735065                       # Number of instructions simulated
sim_ops                                     752735065                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.602362                       # Number of seconds simulated
sim_ticks                                602362029500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.006581                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17017618                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             20257482                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2186                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2759441                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          20818036                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             795519                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1727791                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           932272                       # Number of indirect misses.
system.cpu.branchPred.lookups                29814966                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3606005                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       261397                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   745006861                       # Number of instructions committed
system.cpu.committedOps                     745006861                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.616220                       # CPI: cycles per instruction
system.cpu.discardedOps                       8450840                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                165443524                       # DTB accesses
system.cpu.dtb.data_acv                             2                       # DTB access violations
system.cpu.dtb.data_hits                    166926400                       # DTB hits
system.cpu.dtb.data_misses                       4238                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                117959716                       # DTB read accesses
system.cpu.dtb.read_acv                             2                       # DTB read access violations
system.cpu.dtb.read_hits                    118627550                       # DTB read hits
system.cpu.dtb.read_misses                       3599                       # DTB read misses
system.cpu.dtb.write_accesses                47483808                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    48298850                       # DTB write hits
system.cpu.dtb.write_misses                       639                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              484715                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          556949795                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         123755590                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         49536718                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       568299644                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.618728                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               104538795                       # ITB accesses
system.cpu.itb.fetch_acv                          211                       # ITB acv
system.cpu.itb.fetch_hits                   104514811                       # ITB hits
system.cpu.itb.fetch_misses                     23984                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    59      0.37%      0.37% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13175     82.32%     82.69% # number of callpals executed
system.cpu.kern.callpal::rdps                    1374      8.59%     91.28% # number of callpals executed
system.cpu.kern.callpal::rti                     1168      7.30%     98.58% # number of callpals executed
system.cpu.kern.callpal::callsys                   22      0.14%     98.71% # number of callpals executed
system.cpu.kern.callpal::rdunique                 206      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  16004                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      42322                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      331                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4209     28.11%     28.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.10%     28.21% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     617      4.12%     32.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10134     67.67%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                14975                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4170     46.48%     46.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.17%     46.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      617      6.88%     53.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4170     46.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  8972                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             591144992500     98.22%     98.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                27469000      0.00%     98.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               823855000      0.14%     98.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9842272500      1.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         601838589000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.990734                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.411486                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.599132                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1101                      
system.cpu.kern.mode_good::user                  1100                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch::kernel              1225                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1100                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.898776                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.946283                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        19549260500      3.25%      3.25% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         582250128500     96.75%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             39097000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       59                       # number of times the context was actually changed
system.cpu.numCycles                       1204095001                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       331                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            47135020      6.33%      6.33% # Class of committed instruction
system.cpu.op_class_0::IntAlu               527124507     70.75%     77.08% # Class of committed instruction
system.cpu.op_class_0::IntMult                4947257      0.66%     77.75% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.75% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                481204      0.06%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.81% # Class of committed instruction
system.cpu.op_class_0::MemRead              116823474     15.68%     93.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite              48257541      6.48%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             11729      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8642      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               217135      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                745006861                       # Class of committed instruction
system.cpu.quiesceCycles                       629058                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       635795357                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         6871                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5183479                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10366884                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2037183930                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2037183930                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2037183930                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2037183930                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118063.397856                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118063.397856                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118063.397856                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118063.397856                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           187                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    6                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    31.166667                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1173473857                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1173473857                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1173473857                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1173473857                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68007.757578                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68007.757578                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68007.757578                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68007.757578                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4779485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4779485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 122550.897436                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 122550.897436                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2829485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2829485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 72550.897436                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 72550.897436                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2032404445                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2032404445                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118053.232168                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118053.232168                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1170644372                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1170644372                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67997.465846                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67997.465846                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            5036503                       # Transaction distribution
system.membus.trans_dist::WriteReq               1167                       # Transaction distribution
system.membus.trans_dist::WriteResp              1167                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       216219                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4777098                       # Transaction distribution
system.membus.trans_dist::CleanEvict           190096                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            130139                       # Transaction distribution
system.membus.trans_dist::ReadExResp           130139                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4777098                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        258960                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     14325876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     14325876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1167184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1170408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15530796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    611121792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    611121792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6361                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     37636032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     37642393                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               649866137                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5455                       # Total snoops (count)
system.membus.snoopTraffic                     349120                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5185029                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001327                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036400                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5178150     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                    6879      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5185029                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3354500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         30718471192                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             211485                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2105042250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        25224085000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      305387520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       24899840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          330287488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    305387520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     305387520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13838016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13838016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4771680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          389060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5160742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       216219                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             216219                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         506983351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          41337001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             548320564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    506983351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        506983351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22972922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22972922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22972922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        506983351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41337001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            571293487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4957237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4640292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    386619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000639846750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       306379                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       306378                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14848944                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4654746                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5160742                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4986660                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5160742                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4986660                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 133829                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 29423                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            820980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            181168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            146475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            111418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            500191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            206089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            259806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            200703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            281909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             94531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           212136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           279852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           366844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           413488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           241663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           709660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            800581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            175283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            153707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            100891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            505135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            201459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            263608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            199009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            303375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             88479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           199515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           277515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           341293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           410672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           703958                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  53199048750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25134565000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            147453667500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10582.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29332.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        54                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4280173                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4039160                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5160742                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4986660                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4866559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  155352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  24835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 295300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 306609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 308203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 306723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 306476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 308840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 306529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 306676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 307076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 307394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 306804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 306708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 306579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 306342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 306538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 306626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    173                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1664826                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    383.814284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   247.217105                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   335.032287                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       390755     23.47%     23.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       382393     22.97%     46.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       227250     13.65%     60.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       149217      8.96%     69.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       109240      6.56%     75.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        81712      4.91%     80.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        57645      3.46%     83.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        44896      2.70%     86.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       221718     13.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1664826                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       306378                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.407546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.129605                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.168119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2164      0.71%      0.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          24662      8.05%      8.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        275768     90.01%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2631      0.86%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           558      0.18%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           222      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           122      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            63      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            56      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            38      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            19      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            18      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           11      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           11      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           11      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        306378                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       306379                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.180127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.169128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.628077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        282624     92.25%     92.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         22374      7.30%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1328      0.43%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            43      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        306379                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              321722432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8565056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               317263680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               330287488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            319146240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       534.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       526.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    548.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    529.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  602361209000                       # Total gap between requests
system.mem_ctrls.avgGap                      59361.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    296978688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     24743616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    317263680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 493023586.241834998131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 41077648.968907997012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 212.496793840489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 526699334.390897274017                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4771680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       389060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4986660                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 133716970500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13736443500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       253500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14639862960500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28023.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35306.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    126750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2935805.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5858598480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3113915145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18564592620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13350531060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     47549779680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     215358237900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      49952713440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       353748368325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.268704                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 127746255250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20114120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 454501654250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6028252020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3204103320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17327566200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12526313940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     47549779680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     213068745120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      51880707360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       351585467640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.678005                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 132922394500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20114120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 449325515000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18383                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18383                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1324                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37734                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6361                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108497                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1620000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2057000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            90042930                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              697000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1020000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 662                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     972809.667674                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    124988.326838                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          331    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    602040029500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    101003078                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        101003078                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    101003078                       # number of overall hits
system.cpu.icache.overall_hits::total       101003078                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4777097                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4777097                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4777097                       # number of overall misses
system.cpu.icache.overall_misses::total       4777097                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 298035336500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 298035336500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 298035336500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 298035336500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    105780175                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    105780175                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    105780175                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    105780175                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.045161                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045161                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.045161                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045161                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62388.378653                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62388.378653                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62388.378653                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62388.378653                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4777098                       # number of writebacks
system.cpu.icache.writebacks::total           4777098                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4777097                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4777097                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4777097                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4777097                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 293258238500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 293258238500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 293258238500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 293258238500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.045161                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045161                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.045161                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045161                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61388.378444                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61388.378444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61388.378444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61388.378444                       # average overall mshr miss latency
system.cpu.icache.replacements                4777098                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    101003078                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       101003078                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4777097                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4777097                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 298035336500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 298035336500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    105780175                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    105780175                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.045161                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045161                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62388.378653                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62388.378653                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4777097                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4777097                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 293258238500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 293258238500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.045161                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045161                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61388.378444                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61388.378444                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           105787852                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4777610                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.142421                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          391                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         216337448                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        216337448                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    161667159                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        161667159                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    161667159                       # number of overall hits
system.cpu.dcache.overall_hits::total       161667159                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       524958                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         524958                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       524958                       # number of overall misses
system.cpu.dcache.overall_misses::total        524958                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35058697500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35058697500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35058697500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35058697500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    162192117                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    162192117                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    162192117                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    162192117                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003237                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003237                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003237                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003237                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66783.814134                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66783.814134                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66783.814134                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66783.814134                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       199003                       # number of writebacks
system.cpu.dcache.writebacks::total            199003                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       137448                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       137448                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       137448                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       137448                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       387510                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       387510                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       387510                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       387510                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1612                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1612                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25999274500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25999274500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25999274500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25999274500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87638500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87638500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002389                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002389                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002389                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002389                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67093.170499                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67093.170499                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67093.170499                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67093.170499                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 54366.315136                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 54366.315136                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 389060                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    113651848                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       113651848                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       290867                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        290867                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20114689500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20114689500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    113942715                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    113942715                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002553                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002553                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69154.250912                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69154.250912                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        33500                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        33500                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       257367                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       257367                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17625731500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17625731500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87638500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87638500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002259                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002259                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68484.815458                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68484.815458                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196940.449438                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196940.449438                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     48015311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       48015311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       234091                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       234091                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14944008000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14944008000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     48249402                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     48249402                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004852                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004852                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63838.455985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63838.455985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       103948                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       103948                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       130143                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       130143                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1167                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1167                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8373543000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8373543000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002697                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002697                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64341.094027                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64341.094027                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10341                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10341                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1555                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1555                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    121124000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    121124000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11896                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11896                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.130716                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.130716                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77893.247588                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77893.247588                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1554                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1554                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    119508000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    119508000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.130632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.130632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76903.474903                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76903.474903                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11874                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11874                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11874                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11874                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 602362029500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           162129941                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            390084                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            415.628277                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          184                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          716                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         324820834                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        324820834                       # Number of data accesses

---------- End Simulation Statistics   ----------
