Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date              : Wed Oct 21 23:03:54 2020
| Host              : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
| Design            : top
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.26 06-20-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.688        0.000                      0                36299        0.012        0.000                      0                36299        0.515        0.000                       0                 15198  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
RFADC0_CLK        {0.000 31.250}       62.500          16.000          
RFADC0_CLK_dummy  {0.000 31.250}       62.500          16.000          
RFADC1_CLK        {0.000 31.250}       62.500          16.000          
RFADC1_CLK_dummy  {0.000 31.250}       62.500          16.000          
RFADC2_CLK        {0.000 31.250}       62.500          16.000          
RFADC2_CLK_dummy  {0.000 31.250}       62.500          16.000          
RFADC3_CLK        {0.000 31.250}       62.500          16.000          
RFADC3_CLK_dummy  {0.000 31.250}       62.500          16.000          
RFDAC0_CLK        {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK0    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK1    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK2    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK3    {0.000 5.000}        10.000          100.000         
RFDAC1_CLK        {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK0    {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK1    {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK2    {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK3    {0.000 5.000}        10.000          100.000         
clk_100_p         {0.000 3.906}        7.812           128.008         
  user_clk_mmcm   {0.000 1.953}        3.906           256.016         
clk_pl_0          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100_p                                                                                                                                                          1.562        0.000                       0                     2  
  user_clk_mmcm        0.688        0.000                      0                 7057        0.019        0.000                      0                 7057        0.515        0.000                       0                  3965  
clk_pl_0               1.423        0.000                      0                25508        0.012        0.000                      0                25508        3.400        0.000                       0                 11231  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 6.829        0.000                      0                 3734        0.112        0.000                      0                 3734  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100_p
  To Clock:  clk_100_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_p
Waveform(ns):       { 0.000 3.906 }
Period(ns):         7.812
Sources:            { clk_100_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         7.812       6.522      BUFGCE_X0Y2  zcu111_infr_inst/clk_100_BUFGCE_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         7.812       6.741      MMCM_X0Y0    zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0    zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0    zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0    zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0    zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_mmcm
  To Clock:  user_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        0.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_67/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.113ns (3.779%)  route 2.877ns (96.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 7.682 - 3.906 ) 
    Source Clock Delay      (SCD):    3.417ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.653ns (routing 0.544ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.494ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.653     3.417    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/O[0]
    SLICE_X109Y91        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.493 f  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=64, routed)          2.584     6.077    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_67/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net_0
    SLICE_X104Y183       LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     6.114 r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_67/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/fd_prim_array[0].bit_is_0.fdre_comp_i_1__26/O
                         net (fo=1, routed)           0.293     6.407    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_67/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp_0
    SLICE_X104Y183       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_67/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.511     7.682    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_67/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O[0]
    SLICE_X104Y183       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_67/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.451     7.231    
                         clock uncertainty           -0.062     7.170    
    SLICE_X104Y183       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     7.096    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_67/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          7.096    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.168ns (5.813%)  route 2.722ns (94.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 7.672 - 3.906 ) 
    Source Clock Delay      (SCD):    3.436ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.672ns (routing 0.544ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.494ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.672     3.436    rfdc_multi_eight_adcs_2048gsps_reg_cntrl/O[0]
    SLICE_X113Y70        FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.514 r  rfdc_multi_eight_adcs_2048gsps_reg_cntrl/sBus_reg[0]/Q
                         net (fo=66, routed)          2.508     6.022    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/rfdc_multi_eight_adcs_2048gsps_reg_cntrl_user_data_out[0]
    SLICE_X103Y184       LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     6.112 r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/fd_prim_array[0].bit_is_0.fdre_comp_i_1__30/O
                         net (fo=1, routed)           0.214     6.326    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp_0
    SLICE_X102Y184       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.501     7.672    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O[0]
    SLICE_X102Y184       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.451     7.221    
                         clock uncertainty           -0.062     7.160    
    SLICE_X102Y184       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     7.086    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_23/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.144ns (4.870%)  route 2.813ns (95.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 7.690 - 3.906 ) 
    Source Clock Delay      (SCD):    3.436ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.672ns (routing 0.544ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.494ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.672     3.436    rfdc_multi_eight_adcs_2048gsps_reg_cntrl/O[0]
    SLICE_X113Y70        FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.514 r  rfdc_multi_eight_adcs_2048gsps_reg_cntrl/sBus_reg[0]/Q
                         net (fo=66, routed)          2.505     6.019    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/rfdc_multi_eight_adcs_2048gsps_reg_cntrl_user_data_out[0]
    SLICE_X104Y186       LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.066     6.085 r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/fd_prim_array[0].bit_is_0.fdre_comp_i_1__28__0/O
                         net (fo=1, routed)           0.308     6.393    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_23/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/mux2_y_net
    SLICE_X104Y186       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_23/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.519     7.690    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_23/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O[0]
    SLICE_X104Y186       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_23/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.451     7.239    
                         clock uncertainty           -0.062     7.178    
    SLICE_X104Y186       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     7.203    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_23/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          7.203    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.228ns (8.039%)  route 2.608ns (91.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 7.672 - 3.906 ) 
    Source Clock Delay      (SCD):    3.417ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.653ns (routing 0.544ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.494ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.653     3.417    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/O[0]
    SLICE_X109Y91        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.493 f  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=64, routed)          2.394     5.887    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_45/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net_0
    SLICE_X103Y181       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     6.039 r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_45/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/fd_prim_array[0].bit_is_0.fdre_comp_i_1__25/O
                         net (fo=1, routed)           0.214     6.253    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp_0
    SLICE_X102Y181       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.501     7.672    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O[0]
    SLICE_X102Y181       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.451     7.221    
                         clock uncertainty           -0.062     7.160    
    SLICE_X102Y181       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     7.086    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.228ns (8.062%)  route 2.600ns (91.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.762ns = ( 7.668 - 3.906 ) 
    Source Clock Delay      (SCD):    3.417ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.653ns (routing 0.544ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.494ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.653     3.417    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/O[0]
    SLICE_X109Y91        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.493 f  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=64, routed)          2.384     5.877    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_01/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net_0
    SLICE_X107Y165       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     6.029 r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_01/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/fd_prim_array[0].bit_is_0.fdre_comp_i_1__23/O
                         net (fo=1, routed)           0.216     6.245    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp_0
    SLICE_X107Y165       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.497     7.668    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O[0]
    SLICE_X107Y165       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.451     7.217    
                         clock uncertainty           -0.062     7.156    
    SLICE_X107Y165       FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074     7.082    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          7.082    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_01/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.131ns (4.516%)  route 2.770ns (95.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.769ns = ( 7.675 - 3.906 ) 
    Source Clock Delay      (SCD):    3.436ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.672ns (routing 0.544ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.494ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.672     3.436    rfdc_multi_eight_adcs_2048gsps_reg_cntrl/O[0]
    SLICE_X113Y70        FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.514 r  rfdc_multi_eight_adcs_2048gsps_reg_cntrl/sBus_reg[0]/Q
                         net (fo=66, routed)          2.505     6.019    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/rfdc_multi_eight_adcs_2048gsps_reg_cntrl_user_data_out[0]
    SLICE_X104Y186       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     6.072 r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/fd_prim_array[0].bit_is_0.fdre_comp_i_1__27__0/O
                         net (fo=1, routed)           0.265     6.337    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_01/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/mux2_y_net
    SLICE_X103Y186       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_01/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.504     7.675    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_01/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O[0]
    SLICE_X103Y186       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_01/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.451     7.224    
                         clock uncertainty           -0.062     7.163    
    SLICE_X103Y186       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     7.188    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_01/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_45/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.129ns (4.467%)  route 2.759ns (95.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 7.670 - 3.906 ) 
    Source Clock Delay      (SCD):    3.436ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.672ns (routing 0.544ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.494ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.672     3.436    rfdc_multi_eight_adcs_2048gsps_reg_cntrl/O[0]
    SLICE_X113Y70        FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.514 r  rfdc_multi_eight_adcs_2048gsps_reg_cntrl/sBus_reg[0]/Q
                         net (fo=66, routed)          2.405     5.919    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/rfdc_multi_eight_adcs_2048gsps_reg_cntrl_user_data_out[0]
    SLICE_X104Y183       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     5.970 r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/fd_prim_array[0].bit_is_0.fdre_comp_i_1__25__0/O
                         net (fo=1, routed)           0.354     6.324    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_45/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/mux2_y_net
    SLICE_X102Y181       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_45/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.499     7.670    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_45/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O[0]
    SLICE_X102Y181       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_45/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.451     7.219    
                         clock uncertainty           -0.062     7.158    
    SLICE_X102Y181       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     7.183    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_45/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          7.183    
                         arrival time                          -6.324    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.175ns (6.089%)  route 2.699ns (93.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 7.670 - 3.906 ) 
    Source Clock Delay      (SCD):    3.436ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.672ns (routing 0.544ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.494ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.672     3.436    rfdc_multi_eight_adcs_2048gsps_reg_cntrl/O[0]
    SLICE_X113Y70        FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.514 r  rfdc_multi_eight_adcs_2048gsps_reg_cntrl/sBus_reg[0]/Q
                         net (fo=66, routed)          2.461     5.975    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/rfdc_multi_eight_adcs_2048gsps_reg_cntrl_user_data_out[0]
    SLICE_X103Y184       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     6.072 r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/fd_prim_array[0].bit_is_0.fdre_comp_i_1__30__0/O
                         net (fo=1, routed)           0.238     6.310    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/mux2_y_net
    SLICE_X102Y184       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.499     7.670    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O[0]
    SLICE_X102Y184       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.451     7.219    
                         clock uncertainty           -0.062     7.158    
    SLICE_X102Y184       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     7.183    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          7.183    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_45/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.166ns (5.788%)  route 2.702ns (94.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.770ns = ( 7.676 - 3.906 ) 
    Source Clock Delay      (SCD):    3.436ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.672ns (routing 0.544ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.494ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.672     3.436    rfdc_multi_eight_adcs_2048gsps_reg_cntrl/O[0]
    SLICE_X113Y70        FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.514 r  rfdc_multi_eight_adcs_2048gsps_reg_cntrl/sBus_reg[0]/Q
                         net (fo=66, routed)          2.461     5.975    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/rfdc_multi_eight_adcs_2048gsps_reg_cntrl_user_data_out[0]
    SLICE_X103Y184       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     6.063 r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/fd_prim_array[0].bit_is_0.fdre_comp_i_1__29__0/O
                         net (fo=1, routed)           0.241     6.304    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_45/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/mux2_y_net
    SLICE_X103Y184       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_45/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.505     7.676    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_45/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O[0]
    SLICE_X103Y184       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_45/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.451     7.225    
                         clock uncertainty           -0.062     7.164    
    SLICE_X103Y184       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     7.189    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_45/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          7.189    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_67/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.144ns (5.081%)  route 2.690ns (94.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 7.690 - 3.906 ) 
    Source Clock Delay      (SCD):    3.436ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.672ns (routing 0.544ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.494ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.672     3.436    rfdc_multi_eight_adcs_2048gsps_reg_cntrl/O[0]
    SLICE_X113Y70        FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.514 r  rfdc_multi_eight_adcs_2048gsps_reg_cntrl/sBus_reg[0]/Q
                         net (fo=66, routed)          2.405     5.919    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/rfdc_multi_eight_adcs_2048gsps_reg_cntrl_user_data_out[0]
    SLICE_X104Y183       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     5.985 r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/fd_prim_array[0].bit_is_0.fdre_comp_i_1__26__0/O
                         net (fo=1, routed)           0.285     6.270    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_67/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/mux2_y_net
    SLICE_X104Y184       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_67/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.519     7.690    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_67/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O[0]
    SLICE_X104Y184       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_67/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.451     7.239    
                         clock uncertainty           -0.062     7.178    
    SLICE_X104Y184       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     7.203    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_67/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          7.203    
                         arrival time                          -6.270    
  -------------------------------------------------------------------
                         slack                                  0.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/add_gen/delay6/op_mem_20_24_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/dat_del/op_mem_20_24_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    -0.192ns
  Clock Net Delay (Source):      0.947ns (routing 0.301ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.336ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        0.947     2.179    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/add_gen/delay6/O[0]
    SLICE_X117Y56        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/add_gen/delay6/op_mem_20_24_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y56        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.218 r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/add_gen/delay6/op_mem_20_24_reg[0][22]/Q
                         net (fo=1, routed)           0.033     2.251    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/dat_del/op_mem_20_24_reg[0][22]_0
    SLICE_X117Y56        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/dat_del/op_mem_20_24_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.074     1.993    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/dat_del/O[0]
    SLICE_X117Y56        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/dat_del/op_mem_20_24_reg[0][22]/C
                         clock pessimism              0.192     2.185    
    SLICE_X117Y56        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.232    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/dat_del/op_mem_20_24_reg[0][22]
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/add_gen/delay6/op_mem_20_24_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/dat_del/op_mem_20_24_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.192ns
  Clock Net Delay (Source):      0.937ns (routing 0.301ns, distribution 0.636ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.336ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        0.937     2.169    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/add_gen/delay6/O[0]
    SLICE_X117Y33        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/add_gen/delay6/op_mem_20_24_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y33        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.208 r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/add_gen/delay6/op_mem_20_24_reg[0][21]/Q
                         net (fo=1, routed)           0.033     2.241    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/dat_del/op_mem_20_24_reg[0][21]_0
    SLICE_X117Y33        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/dat_del/op_mem_20_24_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.064     1.983    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/dat_del/O[0]
    SLICE_X117Y33        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/dat_del/op_mem_20_24_reg[0][21]/C
                         clock pessimism              0.192     2.175    
    SLICE_X117Y33        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.222    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/dat_del/op_mem_20_24_reg[0][21]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/add_gen/delay6/op_mem_20_24_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/dat_del/op_mem_20_24_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    -0.192ns
  Clock Net Delay (Source):      0.942ns (routing 0.301ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.336ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        0.942     2.174    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/add_gen/delay6/O[0]
    SLICE_X117Y41        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/add_gen/delay6/op_mem_20_24_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y41        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.213 r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/add_gen/delay6/op_mem_20_24_reg[0][17]/Q
                         net (fo=1, routed)           0.033     2.246    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/dat_del/op_mem_20_24_reg[0][17]_0
    SLICE_X117Y41        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/dat_del/op_mem_20_24_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.069     1.988    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/dat_del/O[0]
    SLICE_X117Y41        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/dat_del/op_mem_20_24_reg[0][17]/C
                         clock pessimism              0.192     2.180    
    SLICE_X117Y41        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.227    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/dat_del/op_mem_20_24_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/add_gen/delay6/op_mem_20_24_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/dat_del/op_mem_20_24_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    -0.193ns
  Clock Net Delay (Source):      0.944ns (routing 0.301ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.336ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        0.944     2.176    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/add_gen/delay6/O[0]
    SLICE_X117Y59        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/add_gen/delay6/op_mem_20_24_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y59        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.215 r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/add_gen/delay6/op_mem_20_24_reg[0][23]/Q
                         net (fo=1, routed)           0.033     2.248    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/dat_del/op_mem_20_24_reg[0][23]_0
    SLICE_X117Y59        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/dat_del/op_mem_20_24_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.070     1.989    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/dat_del/O[0]
    SLICE_X117Y59        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/dat_del/op_mem_20_24_reg[0][23]/C
                         clock pessimism              0.193     2.182    
    SLICE_X117Y59        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.229    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/dat_del/op_mem_20_24_reg[0][23]
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/add_gen/delay6/op_mem_20_24_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/dat_del/op_mem_20_24_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Net Delay (Source):      0.924ns (routing 0.301ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.336ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        0.924     2.156    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/add_gen/delay6/O[0]
    SLICE_X117Y78        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/add_gen/delay6/op_mem_20_24_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y78        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.195 r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/add_gen/delay6/op_mem_20_24_reg[0][1]/Q
                         net (fo=1, routed)           0.033     2.228    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/dat_del/op_mem_20_24_reg[0][1]_0
    SLICE_X117Y78        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/dat_del/op_mem_20_24_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.045     1.964    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/dat_del/O[0]
    SLICE_X117Y78        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/dat_del/op_mem_20_24_reg[0][1]/C
                         clock pessimism              0.198     2.162    
    SLICE_X117Y78        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.209    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/dat_del/op_mem_20_24_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/add_gen/delay6/op_mem_20_24_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/dat_del/op_mem_20_24_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    -0.197ns
  Clock Net Delay (Source):      0.927ns (routing 0.301ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.336ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        0.927     2.159    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/add_gen/delay6/O[0]
    SLICE_X117Y78        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/add_gen/delay6/op_mem_20_24_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y78        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.198 r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/add_gen/delay6/op_mem_20_24_reg[0][8]/Q
                         net (fo=1, routed)           0.033     2.231    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/dat_del/op_mem_20_24_reg[0][8]_0
    SLICE_X117Y78        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/dat_del/op_mem_20_24_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.049     1.968    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/dat_del/O[0]
    SLICE_X117Y78        FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/dat_del/op_mem_20_24_reg[0][8]/C
                         clock pessimism              0.197     2.165    
    SLICE_X117Y78        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.212    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/dat_del/op_mem_20_24_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_67/ss/add_gen/delay6/op_mem_20_24_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_67/ss/dat_del/op_mem_20_24_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    -0.195ns
  Clock Net Delay (Source):      0.950ns (routing 0.301ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.336ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        0.950     2.182    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_67/ss/add_gen/delay6/O[0]
    SLICE_X114Y164       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_67/ss/add_gen/delay6/op_mem_20_24_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y164       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.221 r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_67/ss/add_gen/delay6/op_mem_20_24_reg[0][10]/Q
                         net (fo=1, routed)           0.033     2.254    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_67/ss/dat_del/op_mem_20_24_reg[0][10]_0
    SLICE_X114Y164       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_67/ss/dat_del/op_mem_20_24_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.074     1.993    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_67/ss/dat_del/O[0]
    SLICE_X114Y164       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_67/ss/dat_del/op_mem_20_24_reg[0][10]/C
                         clock pessimism              0.195     2.188    
    SLICE_X114Y164       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.235    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_67/ss/dat_del/op_mem_20_24_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/add_gen/delay6/op_mem_20_24_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/dat_del/op_mem_20_24_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      0.970ns (routing 0.301ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.336ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        0.970     2.202    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/add_gen/delay6/O[0]
    SLICE_X117Y180       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/add_gen/delay6/op_mem_20_24_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y180       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.241 r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/add_gen/delay6/op_mem_20_24_reg[0][0]/Q
                         net (fo=1, routed)           0.033     2.274    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/dat_del/op_mem_20_24_reg[0][0]_0
    SLICE_X117Y180       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/dat_del/op_mem_20_24_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.100     2.019    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/dat_del/O[0]
    SLICE_X117Y180       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/dat_del/op_mem_20_24_reg[0][0]/C
                         clock pessimism              0.189     2.208    
    SLICE_X117Y180       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.255    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/dat_del/op_mem_20_24_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/add_gen/delay6/op_mem_20_24_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/dat_del/op_mem_20_24_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    -0.190ns
  Clock Net Delay (Source):      0.970ns (routing 0.301ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.336ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        0.970     2.202    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/add_gen/delay6/O[0]
    SLICE_X117Y186       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/add_gen/delay6/op_mem_20_24_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y186       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.241 r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/add_gen/delay6/op_mem_20_24_reg[0][25]/Q
                         net (fo=1, routed)           0.033     2.274    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/dat_del/op_mem_20_24_reg[0][25]_0
    SLICE_X117Y186       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/dat_del/op_mem_20_24_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.099     2.018    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/dat_del/O[0]
    SLICE_X117Y186       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/dat_del/op_mem_20_24_reg[0][25]/C
                         clock pessimism              0.190     2.208    
    SLICE_X117Y186       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.255    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/dat_del/op_mem_20_24_reg[0][25]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_23/ss/add_gen/delay6/op_mem_20_24_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_23/ss/dat_del/op_mem_20_24_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    -0.190ns
  Clock Net Delay (Source):      0.965ns (routing 0.301ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.336ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        0.965     2.197    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_23/ss/add_gen/delay6/O[0]
    SLICE_X117Y200       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_23/ss/add_gen/delay6/op_mem_20_24_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y200       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.236 r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_23/ss/add_gen/delay6/op_mem_20_24_reg[0][18]/Q
                         net (fo=1, routed)           0.033     2.269    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_23/ss/dat_del/op_mem_20_24_reg[0][18]_0
    SLICE_X117Y200       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_23/ss/dat_del/op_mem_20_24_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=4123, routed)        1.094     2.013    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_23/ss/dat_del/O[0]
    SLICE_X117Y200       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_23/ss/dat_del/op_mem_20_24_reg[0][18]/C
                         clock pessimism              0.190     2.203    
    SLICE_X117Y200       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.250    rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_23/ss/dat_del/op_mem_20_24_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_mmcm
Waveform(ns):       { 0.000 1.953 }
Period(ns):         3.906
Sources:            { zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     FDRE/C              n/a            3.195         3.906       0.711      BITSLICE_RX_TX_X0Y14  rfdc_multi_eight_adcs_2048gsps_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     FDRE/C              n/a            3.195         3.906       0.711      BITSLICE_RX_TX_X0Y2   rfdc_multi_eight_adcs_2048gsps_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         3.906       1.983      HSADC_X0Y0            rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         3.906       1.983      HSADC_X0Y1            rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         3.906       1.983      HSADC_X0Y2            rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         3.906       1.983      HSADC_X0Y3            rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.906       2.551      RAMB36_X10Y39         axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.906       2.551      RAMB36_X11Y39         axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.906       2.551      RAMB36_X10Y37         axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.906       2.551      RAMB36_X10Y38         axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  rfdc_multi_eight_adcs_2048gsps_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y2   rfdc_multi_eight_adcs_2048gsps_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y2   rfdc_multi_eight_adcs_2048gsps_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  rfdc_multi_eight_adcs_2048gsps_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y1            rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y1            rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y2            rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y3            rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y0            rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y0            rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  rfdc_multi_eight_adcs_2048gsps_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y2   rfdc_multi_eight_adcs_2048gsps_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  rfdc_multi_eight_adcs_2048gsps_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y2   rfdc_multi_eight_adcs_2048gsps_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y2            rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y3            rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y0            rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y2            rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y3            rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y0            rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx0_u_adc/FABRIC_CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.046ns  (logic 0.506ns (6.289%)  route 7.540ns (93.711%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.177ns = ( 12.177 - 10.000 ) 
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.185ns (routing 0.737ns, distribution 1.448ns)
  Clock Net Delay (Destination): 1.995ns (routing 0.668ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.185     2.411    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X29Y61         FDSE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDSE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.492 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.181     2.673    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X29Y61         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.763 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.093     2.856    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6_n_0
    SLICE_X29Y61         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.978 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.189     3.167    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X28Y61         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     3.290 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.531     3.821    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y41         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     3.911 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[7]_INST_0/O
                         net (fo=67, routed)          6.546    10.457    axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axi4lite_mosi[wdata][7]
    RAMB36_X10Y38        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.995    12.177    axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X10Y38        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.113    12.290    
                         clock uncertainty           -0.130    12.160    
    RAMB36_X10Y38        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[7])
                                                     -0.280    11.880    axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.880    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot7_23_ss_ctrl][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.280ns  (logic 0.506ns (6.111%)  route 7.774ns (93.889%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 12.180 - 10.000 ) 
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.185ns (routing 0.737ns, distribution 1.448ns)
  Clock Net Delay (Destination): 1.998ns (routing 0.668ns, distribution 1.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.185     2.411    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X29Y61         FDSE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDSE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.492 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.181     2.673    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X29Y61         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.763 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.093     2.856    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6_n_0
    SLICE_X29Y61         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.978 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.189     3.167    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X28Y61         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     3.290 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.531     3.821    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y41         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     3.911 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[7]_INST_0/O
                         net (fo=67, routed)          6.780    10.691    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_mosi[wdata][7]
    SLICE_X108Y184       FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot7_23_ss_ctrl][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.998    12.180    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X108Y184       FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot7_23_ss_ctrl][7]/C
                         clock pessimism              0.113    12.293    
                         clock uncertainty           -0.130    12.163    
    SLICE_X108Y184       FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    12.188    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot7_23_ss_ctrl][7]
  -------------------------------------------------------------------
                         required time                         12.188    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.965ns  (logic 0.506ns (6.353%)  route 7.459ns (93.647%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.185ns = ( 12.185 - 10.000 ) 
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.185ns (routing 0.737ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.003ns (routing 0.668ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.185     2.411    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X29Y61         FDSE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDSE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.492 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.181     2.673    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X29Y61         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.763 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.093     2.856    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6_n_0
    SLICE_X29Y61         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.978 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.189     3.167    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X28Y61         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     3.290 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.531     3.821    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y41         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     3.911 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[7]_INST_0/O
                         net (fo=67, routed)          6.465    10.376    axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axi4lite_mosi[wdata][7]
    RAMB36_X10Y36        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.003    12.185    axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X10Y36        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.113    12.298    
                         clock uncertainty           -0.130    12.168    
    RAMB36_X10Y36        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[7])
                                                     -0.280    11.888    axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.888    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.590ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.904ns  (logic 0.467ns (5.908%)  route 7.437ns (94.092%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.177ns = ( 12.177 - 10.000 ) 
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.185ns (routing 0.737ns, distribution 1.448ns)
  Clock Net Delay (Destination): 1.995ns (routing 0.668ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.185     2.411    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X29Y61         FDSE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDSE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.492 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.181     2.673    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X29Y61         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.763 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.093     2.856    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6_n_0
    SLICE_X29Y61         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.978 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.189     3.167    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X28Y61         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     3.290 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.593     3.883    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y38         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     3.934 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[6]_INST_0/O
                         net (fo=67, routed)          6.381    10.315    axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axi4lite_mosi[wdata][6]
    RAMB36_X10Y38        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.995    12.177    axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X10Y38        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.113    12.290    
                         clock uncertainty           -0.130    12.160    
    RAMB36_X10Y38        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[6])
                                                     -0.255    11.905    axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.905    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.626ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.849ns  (logic 0.506ns (6.447%)  route 7.343ns (93.553%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.183ns = ( 12.183 - 10.000 ) 
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.185ns (routing 0.737ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.001ns (routing 0.668ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.185     2.411    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X29Y61         FDSE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDSE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.492 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.181     2.673    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X29Y61         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.763 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.093     2.856    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6_n_0
    SLICE_X29Y61         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.978 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.189     3.167    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X28Y61         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     3.290 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.531     3.821    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y41         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     3.911 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[7]_INST_0/O
                         net (fo=67, routed)          6.349    10.260    axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axi4lite_mosi[wdata][7]
    RAMB36_X10Y37        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.001    12.183    axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X10Y37        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.113    12.296    
                         clock uncertainty           -0.130    12.166    
    RAMB36_X10Y37        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[7])
                                                     -0.280    11.886    axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.886    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.875ns  (logic 0.505ns (6.413%)  route 7.370ns (93.587%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.183ns = ( 12.183 - 10.000 ) 
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.185ns (routing 0.737ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.001ns (routing 0.668ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.185     2.411    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X29Y61         FDSE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDSE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.492 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.181     2.673    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X29Y61         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.763 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.093     2.856    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6_n_0
    SLICE_X29Y61         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.978 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.189     3.167    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X28Y61         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     3.290 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.528     3.818    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y41         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.907 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[5]_INST_0/O
                         net (fo=67, routed)          6.379    10.286    axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axi4lite_mosi[wdata][5]
    RAMB36_X10Y37        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.001    12.183    axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X10Y37        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.113    12.296    
                         clock uncertainty           -0.130    12.166    
    RAMB36_X10Y37        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[5])
                                                     -0.250    11.916    axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.916    
                         arrival time                         -10.286    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.851ns  (logic 0.467ns (5.948%)  route 7.384ns (94.052%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.168ns = ( 12.168 - 10.000 ) 
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.185ns (routing 0.737ns, distribution 1.448ns)
  Clock Net Delay (Destination): 1.986ns (routing 0.668ns, distribution 1.318ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.185     2.411    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X29Y61         FDSE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDSE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.492 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.181     2.673    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X29Y61         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.763 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.093     2.856    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6_n_0
    SLICE_X29Y61         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.978 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.189     3.167    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X28Y61         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     3.290 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.593     3.883    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y38         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     3.934 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[6]_INST_0/O
                         net (fo=67, routed)          6.328    10.262    axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axi4lite_mosi[wdata][6]
    RAMB36_X10Y39        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.986    12.168    axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X10Y39        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.113    12.281    
                         clock uncertainty           -0.130    12.151    
    RAMB36_X10Y39        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[6])
                                                     -0.255    11.896    axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.896    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.799ns  (logic 0.467ns (5.988%)  route 7.332ns (94.012%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.183ns = ( 12.183 - 10.000 ) 
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.185ns (routing 0.737ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.001ns (routing 0.668ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.185     2.411    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X29Y61         FDSE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDSE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.492 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.181     2.673    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X29Y61         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.763 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.093     2.856    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6_n_0
    SLICE_X29Y61         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.978 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.189     3.167    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X28Y61         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     3.290 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.593     3.883    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y38         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     3.934 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[6]_INST_0/O
                         net (fo=67, routed)          6.276    10.210    axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axi4lite_mosi[wdata][6]
    RAMB36_X10Y37        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.001    12.183    axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X10Y37        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.113    12.296    
                         clock uncertainty           -0.130    12.166    
    RAMB36_X10Y37        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[6])
                                                     -0.255    11.911    axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.911    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot6_45_ss_ctrl][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.041ns  (logic 0.506ns (6.293%)  route 7.535ns (93.707%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.149ns = ( 12.149 - 10.000 ) 
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.185ns (routing 0.737ns, distribution 1.448ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.668ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.185     2.411    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X29Y61         FDSE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDSE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.492 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.181     2.673    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X29Y61         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.763 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.093     2.856    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6_n_0
    SLICE_X29Y61         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.978 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.189     3.167    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X28Y61         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     3.290 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.531     3.821    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y41         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     3.911 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[7]_INST_0/O
                         net (fo=67, routed)          6.541    10.452    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_mosi[wdata][7]
    SLICE_X106Y184       FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot6_45_ss_ctrl][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.967    12.149    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X106Y184       FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot6_45_ss_ctrl][7]/C
                         clock pessimism              0.113    12.262    
                         clock uncertainty           -0.130    12.132    
    SLICE_X106Y184       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025    12.157    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot6_45_ss_ctrl][7]
  -------------------------------------------------------------------
                         required time                         12.157    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.782ns  (logic 0.505ns (6.489%)  route 7.277ns (93.511%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.168ns = ( 12.168 - 10.000 ) 
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.185ns (routing 0.737ns, distribution 1.448ns)
  Clock Net Delay (Destination): 1.986ns (routing 0.668ns, distribution 1.318ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.185     2.411    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X29Y61         FDSE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDSE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.492 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.181     2.673    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X29Y61         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.763 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.093     2.856    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6_n_0
    SLICE_X29Y61         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.978 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.189     3.167    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X28Y61         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     3.290 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.528     3.818    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y41         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.907 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[5]_INST_0/O
                         net (fo=67, routed)          6.286    10.193    axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axi4lite_mosi[wdata][5]
    RAMB36_X10Y39        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINBDIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.986    12.168    axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X10Y39        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.113    12.281    
                         clock uncertainty           -0.130    12.151    
    RAMB36_X10Y39        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[5])
                                                     -0.250    11.901    axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.901    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  1.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.142ns (52.593%)  route 0.128ns (47.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      1.967ns (routing 0.668ns, distribution 1.299ns)
  Clock Net Delay (Destination): 2.238ns (routing 0.737ns, distribution 1.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.967     2.149    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/s_axi_aclk
    SLICE_X114Y122       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y122       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.210 r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0_reg[0]/Q
                         net (fo=8, routed)           0.106     2.316    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0_reg_n_0_[0]
    SLICE_X114Y119       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.081     2.397 r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0[1]_i_1/O
                         net (fo=1, routed)           0.022     2.419    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0[1]
    SLICE_X114Y119       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.238     2.464    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/s_axi_aclk
    SLICE_X114Y119       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0_reg[1]/C
                         clock pessimism             -0.117     2.347    
    SLICE_X114Y119       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.407    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.081ns (33.061%)  route 0.164ns (66.939%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      1.971ns (routing 0.668ns, distribution 1.303ns)
  Clock Net Delay (Destination): 2.217ns (routing 0.737ns, distribution 1.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.971     2.153    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/s_axi_aclk
    SLICE_X109Y119       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     2.213 r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr_reg[6]/Q
                         net (fo=34, routed)          0.154     2.367    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/mem_addr_adc0[6]
    SLICE_X111Y120       MUXF7 (Prop_F7MUX_GH_SLICEL_S_O)
                                                      0.021     2.388 r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[16]_i_1/O
                         net (fo=1, routed)           0.010     2.398    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/instr_adc0[16]
    SLICE_X111Y120       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.217     2.443    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/s_axi_aclk
    SLICE_X111Y120       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[16]/C
                         clock pessimism             -0.117     2.326    
    SLICE_X111Y120       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.386    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.143ns (52.574%)  route 0.129ns (47.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      1.967ns (routing 0.668ns, distribution 1.299ns)
  Clock Net Delay (Destination): 2.238ns (routing 0.737ns, distribution 1.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.967     2.149    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/s_axi_aclk
    SLICE_X114Y122       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y122       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.210 r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0_reg[0]/Q
                         net (fo=8, routed)           0.105     2.315    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0_reg_n_0_[0]
    SLICE_X114Y119       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.082     2.397 r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0[2]_i_2/O
                         net (fo=1, routed)           0.024     2.421    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0[2]
    SLICE_X114Y119       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.238     2.464    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/s_axi_aclk
    SLICE_X114Y119       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0_reg[2]/C
                         clock pessimism             -0.117     2.347    
    SLICE_X114Y119       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.407    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/adc0_drpdi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.081ns (47.647%)  route 0.089ns (52.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.972ns (routing 0.668ns, distribution 1.304ns)
  Clock Net Delay (Destination): 2.215ns (routing 0.737ns, distribution 1.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.972     2.154    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/s_axi_aclk
    SLICE_X115Y122       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y122       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.212 r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc0_reg[0]/Q
                         net (fo=10, routed)          0.067     2.279    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc0_reg_n_0_[0]
    SLICE_X114Y122       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     2.302 r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/adc0_drpdi[7]_i_1/O
                         net (fo=1, routed)           0.022     2.324    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/adc0_drpdi0_in[7]
    SLICE_X114Y122       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/adc0_drpdi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.215     2.441    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/s_axi_aclk
    SLICE_X114Y122       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/adc0_drpdi_reg[7]/C
                         clock pessimism             -0.193     2.248    
    SLICE_X114Y122       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.308    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/constants_config/adc0_drpdi_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_status/sBus_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_45_ss_status][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.060ns (34.884%)  route 0.112ns (65.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      1.966ns (routing 0.668ns, distribution 1.298ns)
  Clock Net Delay (Destination): 2.213ns (routing 0.737ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.966     2.148    rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_status/axil_clk
    SLICE_X108Y68        FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_status/sBus_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.208 r  rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_status/sBus_reg[5]/Q
                         net (fo=1, routed)           0.112     2.320    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_45_ss_status][31]_0[5]
    SLICE_X109Y69        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_45_ss_status][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.213     2.439    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X109Y69        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_45_ss_status][5]/C
                         clock pessimism             -0.198     2.241    
    SLICE_X109Y69        FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     2.303    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_45_ss_status][5]
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_status/sBus_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot1_01_ss_status][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.058ns (26.852%)  route 0.158ns (73.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      1.993ns (routing 0.668ns, distribution 1.325ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.737ns, distribution 1.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.993     2.175    rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_status/axil_clk
    SLICE_X113Y58        FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_status/sBus_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.233 r  rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_status/sBus_reg[1]/Q
                         net (fo=1, routed)           0.158     2.391    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot1_01_ss_status][31]_0[1]
    SLICE_X112Y61        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot1_01_ss_status][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.219     2.445    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X112Y61        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot1_01_ss_status][1]/C
                         clock pessimism             -0.134     2.311    
    SLICE_X112Y61        FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     2.373    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot1_01_ss_status][1]
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_status/sBus_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot2_01_ss_status][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.059ns (45.038%)  route 0.072ns (54.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Net Delay (Source):      1.960ns (routing 0.668ns, distribution 1.292ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.737ns, distribution 1.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.960     2.142    rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_status/axil_clk
    SLICE_X111Y81        FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_status/sBus_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.201 r  rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_status/sBus_reg[10]/Q
                         net (fo=1, routed)           0.072     2.273    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot2_01_ss_status][31]_0[10]
    SLICE_X111Y83        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot2_01_ss_status][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.219     2.445    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X111Y83        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot2_01_ss_status][10]/C
                         clock pessimism             -0.253     2.192    
    SLICE_X111Y83        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.254    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot2_01_ss_status][10]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.201ns (routing 0.398ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.347ns (routing 0.442ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.201     1.321    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/s_axi_aclk
    SLICE_X114Y157       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y157       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.360 r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata_reg[11]/Q
                         net (fo=1, routed)           0.033     1.393    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata[11]
    SLICE_X114Y157       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.347     1.494    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/s_axi_aclk
    SLICE_X114Y157       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_reg[11]/C
                         clock pessimism             -0.167     1.327    
    SLICE_X114Y157       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.374    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.197ns (routing 0.398ns, distribution 0.799ns)
  Clock Net Delay (Destination): 1.340ns (routing 0.442ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.197     1.317    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/s_axi_aclk
    SLICE_X116Y155       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y155       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.356 r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata_reg[10]/Q
                         net (fo=1, routed)           0.033     1.389    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata[10]
    SLICE_X116Y155       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.340     1.487    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/s_axi_aclk
    SLICE_X116Y155       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_reg[10]/C
                         clock pessimism             -0.164     1.323    
    SLICE_X116Y155       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.370    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Net Delay (Source):      1.199ns (routing 0.398ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.442ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.199     1.319    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/s_axi_aclk
    SLICE_X114Y154       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y154       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.358 r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata_reg[6]/Q
                         net (fo=1, routed)           0.033     1.391    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata[6]
    SLICE_X114Y154       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.344     1.491    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/s_axi_aclk
    SLICE_X114Y154       FDRE                                         r  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_reg[6]/C
                         clock pessimism             -0.166     1.325    
    SLICE_X114Y154       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.372    rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y0  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y1  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y2  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y3  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y0  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y1  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK   n/a            3.000         10.000      7.000      PS8_X0Y0    zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y0  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y1  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y2  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_multi_eight_adcs_2048gsps_rfdc_V0_4/inst/ADC8_R2R_2048_rf_wrapper_i/rx1_u_adc/DCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBusValidD1_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.079ns (2.833%)  route 2.710ns (97.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 12.144 - 10.000 ) 
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 0.737ns, distribution 1.480ns)
  Clock Net Delay (Destination): 1.962ns (routing 0.668ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.217     2.443    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y51        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.522 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=512, routed)         2.710     5.232    rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/axil_rst[0]
    SLICE_X106Y192       FDCE                                         f  rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBusValidD1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.962    12.144    rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/axil_clk
    SLICE_X106Y192       FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBusValidD1_reg/C
                         clock pessimism              0.113    12.257    
                         clock uncertainty           -0.130    12.127    
    SLICE_X106Y192       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    12.061    rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBusValidD1_reg
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                  6.829    

Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBusValidD2_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.079ns (2.833%)  route 2.710ns (97.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 12.144 - 10.000 ) 
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 0.737ns, distribution 1.480ns)
  Clock Net Delay (Destination): 1.962ns (routing 0.668ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.217     2.443    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y51        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.522 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=512, routed)         2.710     5.232    rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/axil_rst[0]
    SLICE_X106Y192       FDCE                                         f  rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBusValidD2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.962    12.144    rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/axil_clk
    SLICE_X106Y192       FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBusValidD2_reg/C
                         clock pessimism              0.113    12.257    
                         clock uncertainty           -0.130    12.127    
    SLICE_X106Y192       FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    12.061    rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBusValidD2_reg
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                  6.829    

Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBus_reg[11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.079ns (2.833%)  route 2.710ns (97.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 12.144 - 10.000 ) 
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 0.737ns, distribution 1.480ns)
  Clock Net Delay (Destination): 1.962ns (routing 0.668ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.217     2.443    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y51        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.522 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=512, routed)         2.710     5.232    rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/axil_rst[0]
    SLICE_X106Y192       FDCE                                         f  rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBus_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.962    12.144    rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/axil_clk
    SLICE_X106Y192       FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBus_reg[11]/C
                         clock pessimism              0.113    12.257    
                         clock uncertainty           -0.130    12.127    
    SLICE_X106Y192       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    12.061    rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBus_reg[11]
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                  6.829    

Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBus_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.079ns (2.833%)  route 2.710ns (97.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 12.144 - 10.000 ) 
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 0.737ns, distribution 1.480ns)
  Clock Net Delay (Destination): 1.962ns (routing 0.668ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.217     2.443    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y51        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.522 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=512, routed)         2.710     5.232    rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/axil_rst[0]
    SLICE_X106Y192       FDCE                                         f  rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBus_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.962    12.144    rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/axil_clk
    SLICE_X106Y192       FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBus_reg[3]/C
                         clock pessimism              0.113    12.257    
                         clock uncertainty           -0.130    12.127    
    SLICE_X106Y192       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    12.061    rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBus_reg[3]
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                  6.829    

Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBus_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.079ns (2.833%)  route 2.710ns (97.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 12.144 - 10.000 ) 
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 0.737ns, distribution 1.480ns)
  Clock Net Delay (Destination): 1.962ns (routing 0.668ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.217     2.443    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y51        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.522 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=512, routed)         2.710     5.232    rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/axil_rst[0]
    SLICE_X106Y192       FDCE                                         f  rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBus_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.962    12.144    rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/axil_clk
    SLICE_X106Y192       FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBus_reg[5]/C
                         clock pessimism              0.113    12.257    
                         clock uncertainty           -0.130    12.127    
    SLICE_X106Y192       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    12.061    rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBus_reg[5]
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                  6.829    

Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBus_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.079ns (2.833%)  route 2.710ns (97.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 12.144 - 10.000 ) 
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 0.737ns, distribution 1.480ns)
  Clock Net Delay (Destination): 1.962ns (routing 0.668ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.217     2.443    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y51        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.522 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=512, routed)         2.710     5.232    rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/axil_rst[0]
    SLICE_X106Y192       FDCE                                         f  rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBus_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.962    12.144    rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/axil_clk
    SLICE_X106Y192       FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBus_reg[7]/C
                         clock pessimism              0.113    12.257    
                         clock uncertainty           -0.130    12.127    
    SLICE_X106Y192       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    12.061    rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBus_reg[7]
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                  6.829    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status/sBus_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.079ns (2.860%)  route 2.683ns (97.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.148ns = ( 12.148 - 10.000 ) 
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 0.737ns, distribution 1.480ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.668ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.217     2.443    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y51        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.522 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=512, routed)         2.683     5.205    rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status/axil_rst[0]
    SLICE_X107Y189       FDCE                                         f  rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status/sBus_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.966    12.148    rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status/axil_clk
    SLICE_X107Y189       FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status/sBus_reg[2]/C
                         clock pessimism              0.113    12.261    
                         clock uncertainty           -0.130    12.131    
    SLICE_X107Y189       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    12.065    rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status/sBus_reg[2]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -5.205    
  -------------------------------------------------------------------
                         slack                                  6.860    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status/sBus_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.079ns (2.860%)  route 2.683ns (97.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.148ns = ( 12.148 - 10.000 ) 
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 0.737ns, distribution 1.480ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.668ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.217     2.443    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y51        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.522 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=512, routed)         2.683     5.205    rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status/axil_rst[0]
    SLICE_X107Y189       FDCE                                         f  rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status/sBus_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.966    12.148    rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status/axil_clk
    SLICE_X107Y189       FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status/sBus_reg[3]/C
                         clock pessimism              0.113    12.261    
                         clock uncertainty           -0.130    12.131    
    SLICE_X107Y189       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    12.065    rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status/sBus_reg[3]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -5.205    
  -------------------------------------------------------------------
                         slack                                  6.860    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status/sBus_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.079ns (2.860%)  route 2.683ns (97.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.148ns = ( 12.148 - 10.000 ) 
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 0.737ns, distribution 1.480ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.668ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.217     2.443    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y51        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.522 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=512, routed)         2.683     5.205    rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status/axil_rst[0]
    SLICE_X107Y189       FDCE                                         f  rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status/sBus_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.966    12.148    rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status/axil_clk
    SLICE_X107Y189       FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status/sBus_reg[7]/C
                         clock pessimism              0.113    12.261    
                         clock uncertainty           -0.130    12.131    
    SLICE_X107Y189       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    12.065    rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status/sBus_reg[7]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -5.205    
  -------------------------------------------------------------------
                         slack                                  6.860    

Slack (MET) :             6.881ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBus_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.079ns (2.880%)  route 2.664ns (97.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.150ns = ( 12.150 - 10.000 ) 
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 0.737ns, distribution 1.480ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.668ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       2.217     2.443    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y51        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.522 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=512, routed)         2.664     5.186    rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/axil_rst[0]
    SLICE_X106Y191       FDCE                                         f  rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBus_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.968    12.150    rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/axil_clk
    SLICE_X106Y191       FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBus_reg[0]/C
                         clock pessimism              0.113    12.263    
                         clock uncertainty           -0.130    12.133    
    SLICE_X106Y191       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    12.067    rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status/sBus_reg[0]
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                          -5.186    
  -------------------------------------------------------------------
                         slack                                  6.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/sBus_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.531%)  route 0.108ns (73.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.223ns (routing 0.398ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.442ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.223     1.343    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y51        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.382 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=512, routed)         0.108     1.490    rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/axil_rst[0]
    SLICE_X110Y51        FDCE                                         f  rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/sBus_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.382     1.529    rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/axil_clk
    SLICE_X110Y51        FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/sBus_reg[0]/C
                         clock pessimism             -0.131     1.398    
    SLICE_X110Y51        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.378    rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/sBus_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/sBus_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.531%)  route 0.108ns (73.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.223ns (routing 0.398ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.442ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.223     1.343    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y51        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.382 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=512, routed)         0.108     1.490    rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/axil_rst[0]
    SLICE_X110Y51        FDCE                                         f  rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/sBus_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.382     1.529    rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/axil_clk
    SLICE_X110Y51        FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/sBus_reg[1]/C
                         clock pessimism             -0.131     1.398    
    SLICE_X110Y51        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.378    rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/sBus_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/sBus_reg[7]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.531%)  route 0.108ns (73.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.223ns (routing 0.398ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.442ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.223     1.343    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y51        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.382 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=512, routed)         0.108     1.490    rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/axil_rst[0]
    SLICE_X110Y51        FDCE                                         f  rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/sBus_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.382     1.529    rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/axil_clk
    SLICE_X110Y51        FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/sBus_reg[7]/C
                         clock pessimism             -0.131     1.398    
    SLICE_X110Y51        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.378    rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/sBus_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/sBus_reg[8]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.039ns (20.968%)  route 0.147ns (79.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.223ns (routing 0.398ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.442ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.223     1.343    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y51        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.382 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=512, routed)         0.147     1.529    rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/axil_rst[0]
    SLICE_X111Y56        FDCE                                         f  rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/sBus_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.393     1.540    rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/axil_clk
    SLICE_X111Y56        FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/sBus_reg[8]/C
                         clock pessimism             -0.131     1.409    
    SLICE_X111Y56        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.389    rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/sBus_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/sBus_reg[9]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.039ns (20.968%)  route 0.147ns (79.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.223ns (routing 0.398ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.442ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.223     1.343    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y51        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.382 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=512, routed)         0.147     1.529    rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/axil_rst[0]
    SLICE_X111Y56        FDCE                                         f  rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/sBus_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.393     1.540    rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/axil_clk
    SLICE_X111Y56        FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/sBus_reg[9]/C
                         clock pessimism             -0.131     1.409    
    SLICE_X111Y56        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.389    rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/sBus_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status/sBus_reg[8]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.039ns (20.968%)  route 0.147ns (79.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.223ns (routing 0.398ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.442ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.223     1.343    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y51        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.382 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=512, routed)         0.147     1.529    rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status/axil_rst[0]
    SLICE_X111Y56        FDCE                                         f  rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status/sBus_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.393     1.540    rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status/axil_clk
    SLICE_X111Y56        FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status/sBus_reg[8]/C
                         clock pessimism             -0.131     1.409    
    SLICE_X111Y56        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.389    rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status/sBus_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status/sBus_reg[9]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.039ns (20.968%)  route 0.147ns (79.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.223ns (routing 0.398ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.442ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.223     1.343    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y51        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.382 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=512, routed)         0.147     1.529    rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status/axil_rst[0]
    SLICE_X111Y56        FDCE                                         f  rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status/sBus_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.393     1.540    rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status/axil_clk
    SLICE_X111Y56        FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status/sBus_reg[9]/C
                         clock pessimism             -0.131     1.409    
    SLICE_X111Y56        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.389    rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status/sBus_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/sBus_reg[12]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.312%)  route 0.153ns (79.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.223ns (routing 0.398ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.442ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.223     1.343    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y51        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.382 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=512, routed)         0.153     1.535    rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/axil_rst[0]
    SLICE_X110Y56        FDCE                                         f  rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/sBus_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.396     1.543    rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/axil_clk
    SLICE_X110Y56        FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/sBus_reg[12]/C
                         clock pessimism             -0.131     1.412    
    SLICE_X110Y56        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.392    rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status/sBus_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status/sBus_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.312%)  route 0.153ns (79.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.223ns (routing 0.398ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.442ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.223     1.343    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y51        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.382 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=512, routed)         0.153     1.535    rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status/axil_rst[0]
    SLICE_X110Y56        FDCE                                         f  rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status/sBus_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.396     1.543    rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status/axil_clk
    SLICE_X110Y56        FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status/sBus_reg[3]/C
                         clock pessimism             -0.131     1.412    
    SLICE_X110Y56        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.392    rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status/sBus_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status/sBus_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.312%)  route 0.153ns (79.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.223ns (routing 0.398ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.442ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.223     1.343    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X108Y51        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.382 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=512, routed)         0.153     1.535    rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status/axil_rst[0]
    SLICE_X110Y56        FDCE                                         f  rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status/sBus_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=11231, routed)       1.396     1.543    rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status/axil_clk
    SLICE_X110Y56        FDCE                                         r  rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status/sBus_reg[4]/C
                         clock pessimism             -0.131     1.412    
    SLICE_X110Y56        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.392    rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status/sBus_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.143    





