$date
	Sun Oct 23 03:49:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#539593
b10110 !
1"
#539594
b10110 &
b10110 %
1$
#539595
0"
#539598
b1011 &
b1011 %
#539602
b100010 &
b100010 %
#539606
b10001 &
b10001 %
#539610
b110100 &
b110100 %
#539614
b11010 &
b11010 %
#539618
b1101 &
b1101 %
#539622
b101000 &
b101000 %
#539626
b10100 &
b10100 %
#539630
b1010 &
b1010 %
#539634
b101 &
b101 %
#539638
b10000 &
b10000 %
#539642
b1000 &
b1000 %
#539646
b100 &
b100 %
#539650
b10 &
b10 %
#539654
b1 &
1#
b1 %
#539658
b0 &
b0 %
0#
0$
#1469777
b101 !
1"
#1469778
b101 &
b101 %
1$
#1469779
0"
#1469782
b10000 &
b10000 %
#1469786
b1000 &
b1000 %
#1469790
b100 &
b100 %
#1469794
b10 &
b10 %
#1469798
b1 &
1#
b1 %
#1469802
b0 &
b0 %
0#
0$
#2516734
b11 &
b11 %
1$
b11 !
1"
#2516735
0"
#2516738
b1010 &
b1010 %
#2516742
b101 &
b101 %
#2516746
b10000 &
b10000 %
#2516750
b1000 &
b1000 %
#2516754
b100 &
b100 %
#2516758
b10 &
b10 %
#2516762
b1 &
b1 %
1#
#2516766
b0 &
0#
b0 %
0$
#4500012
