$date
	Mon Jun 13 15:45:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 64 ! result [63:0] $end
$var wire 32 " polMod [31:0] $end
$var wire 32 # polAngle [31:0] $end
$var wire 64 $ outB [63:0] $end
$var wire 64 % outA [63:0] $end
$var wire 1 & done $end
$var reg 32 ' Im [31:0] $end
$var reg 32 ( Real [31:0] $end
$var reg 1 ) clock $end
$var reg 1 * cnstA $end
$var reg 1 + cnstB $end
$var reg 1 , enable $end
$var reg 2 - endwreg [1:0] $end
$var reg 1 . enrregA $end
$var reg 1 / enrregB $end
$var reg 64 0 in [63:0] $end
$var reg 64 1 inA_Alu [63:0] $end
$var reg 64 2 inB_Alu [63:0] $end
$var reg 64 3 in_aux [63:0] $end
$var reg 1 4 maxclock $end
$var reg 4 5 opr [3:0] $end
$var reg 1 6 regwen $end
$var reg 1 7 reset $end
$var reg 4 8 seloutA [3:0] $end
$var reg 4 9 seloutB [3:0] $end
$var reg 4 : selwreg [3:0] $end
$var reg 1 ; start $end
$var reg 32 < x0 [31:0] $end
$var reg 32 = y0 [31:0] $end
$var real 1 > PI $end
$var real 1 ? Xr $end
$var real 1 @ Yr $end
$var real 1 A err_atan $end
$var real 1 B err_mod $end
$var real 1 C fracfactor $end
$var real 1 D fracfactorangle $end
$var real 1 E real_atan $end
$var real 1 F real_mod $end
$scope module alux_tb $end
$var wire 1 ) clock $end
$var wire 1 & done $end
$var wire 64 G inA [63:0] $end
$var wire 64 H inB [63:0] $end
$var wire 4 I opr [3:0] $end
$var wire 1 7 reset $end
$var wire 1 ; start $end
$var wire 32 J polMod [31:0] $end
$var wire 32 K polAngle [31:0] $end
$var wire 64 L out_mult [63:0] $end
$var wire 64 M out_div [63:0] $end
$var reg 1 N done_alux $end
$var reg 1 O enable $end
$var reg 64 P in_A [63:0] $end
$var reg 64 Q in_B [63:0] $end
$var reg 64 R out_alu [63:0] $end
$var reg 32 S x0 [31:0] $end
$var reg 32 T y0 [31:0] $end
$scope module cmplx_Div $end
$var wire 1 ) clock $end
$var wire 1 U done $end
$var wire 64 V inA [63:0] $end
$var wire 64 W inB [63:0] $end
$var wire 64 X out [63:0] $end
$var wire 1 7 reset $end
$var reg 64 Y in_A [63:0] $end
$var reg 64 Z in_B [63:0] $end
$var reg 1 [ isdone $end
$var reg 64 \ letout [63:0] $end
$upscope $end
$scope module cmplx_Mult $end
$var wire 1 ) clock $end
$var wire 1 ] done $end
$var wire 64 ^ inA [63:0] $end
$var wire 64 _ inB [63:0] $end
$var wire 64 ` out [63:0] $end
$var wire 1 7 reset $end
$var reg 64 a in_A [63:0] $end
$var reg 64 b in_B [63:0] $end
$var reg 1 c isdone $end
$var reg 64 d letout [63:0] $end
$upscope $end
$scope module r2p $end
$var wire 32 e angle [31:0] $end
$var wire 1 ) clock $end
$var wire 1 O enable $end
$var wire 1 7 reset $end
$var wire 1 ; start $end
$var wire 32 f x [31:0] $end
$var wire 32 g y [31:0] $end
$var wire 32 h mod [31:0] $end
$var wire 6 i count_out [5:0] $end
$var wire 32 j ATAN_data [31:0] $end
$var reg 34 k xr [33:0] $end
$var reg 34 l yr [33:0] $end
$var reg 32 m zr [31:0] $end
$scope module ATAN_ROM_1 $end
$var wire 32 n data [31:0] $end
$var wire 6 o addr [5:0] $end
$upscope $end
$scope module ITERCOUNTER_1 $end
$var wire 1 ) clock $end
$var wire 1 O enable $end
$var wire 1 7 reset $end
$var wire 1 ; start $end
$var reg 6 p count [5:0] $end
$upscope $end
$scope module MODSCALE_1 $end
$var wire 34 q XF [33:0] $end
$var wire 32 r MODUL [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module r2p $end
$var wire 32 s angle [31:0] $end
$var wire 1 ) clock $end
$var wire 1 , enable $end
$var wire 1 7 reset $end
$var wire 1 ; start $end
$var wire 32 t x [31:0] $end
$var wire 32 u y [31:0] $end
$var wire 32 v mod [31:0] $end
$var wire 6 w count_out [5:0] $end
$var wire 32 x ATAN_data [31:0] $end
$var reg 34 y xr [33:0] $end
$var reg 34 z yr [33:0] $end
$var reg 32 { zr [31:0] $end
$scope module ATAN_ROM_1 $end
$var wire 32 | data [31:0] $end
$var wire 6 } addr [5:0] $end
$upscope $end
$scope module ITERCOUNTER_1 $end
$var wire 1 ) clock $end
$var wire 1 , enable $end
$var wire 1 7 reset $end
$var wire 1 ; start $end
$var reg 6 ~ count [5:0] $end
$upscope $end
$scope module MODSCALE_1 $end
$var wire 34 !" XF [33:0] $end
$var wire 32 "" MODUL [31:0] $end
$upscope $end
$upscope $end
$scope module reg_bank_tb $end
$var wire 1 ) clock $end
$var wire 1 * cnstA $end
$var wire 1 + cnstB $end
$var wire 2 #" endwreg [1:0] $end
$var wire 1 . enrregA $end
$var wire 1 / enrregB $end
$var wire 64 $" inA [63:0] $end
$var wire 1 6 regwen $end
$var wire 1 7 reset $end
$var wire 4 %" seloutA [3:0] $end
$var wire 4 &" seloutB [3:0] $end
$var wire 4 '" selwreg [3:0] $end
$var reg 64 (" outA [63:0] $end
$var reg 64 )" outB [63:0] $end
$var integer 32 *" i [31:0] $end
$upscope $end
$scope task execAlu $end
$var reg 64 +" inA [63:0] $end
$var reg 64 ," inB [63:0] $end
$var reg 4 -" operation [3:0] $end
$upscope $end
$scope task execcordic $end
$var reg 32 ." X [31:0] $end
$var reg 32 /" Y [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
xc
bx b
bx a
bx `
bx _
bx ^
x]
bx \
x[
bx Z
bx Y
bx X
bx W
bx V
xU
bx T
bx S
bx R
bx Q
bx P
xO
xN
bx M
bx L
bx K
bx J
b0 I
bx H
bx G
r0 F
r0 E
r16777216 D
r65536 C
r0 B
r0 A
r0 @
r0 ?
r3.1415926536 >
bx =
bx <
1;
bx :
bx 9
bx 8
07
06
b0 5
14
b1010000000000000000000000000000010100 3
bx 2
bx 1
bx 0
0/
0.
bx -
x,
0+
0*
0)
b10100 (
b10100 '
x&
bx %
bx $
bx #
bx "
bx !
$end
#5000
1]
1c
1U
1[
1&
1N
1)
#10000
0)
b10 5
b10 I
1/
1.
b0 -
b0 #"
#15000
b0 :
b0 '"
16
b1010000000000000000000000000000010100 0
b1010000000000000000000000000000010100 $"
1)
#20000
0)
#25000
1)
#30000
b0 9
b0 &"
b0 8
b0 %"
06
0)
#35000
b1010000000000000000000000000000010100 $
b1010000000000000000000000000000010100 )"
b1010000000000000000000000000000010100 %
b1010000000000000000000000000000010100 ("
1)
#40000
0)
b0 5
b0 I
b0 -"
b1010000000000000000000000000000010100 ,"
b1010000000000000000000000000000010100 +"
b1010000000000000000000000000000010100 2
b1010000000000000000000000000000010100 H
b1010000000000000000000000000000010100 1
b1010000000000000000000000000000010100 G
#45000
b1010000000000000000000000000000010100 Q
b1010000000000000000000000000000010100 W
b1010000000000000000000000000000010100 _
b1010000000000000000000000000000010100 P
b1010000000000000000000000000000010100 V
b1010000000000000000000000000000010100 ^
1)
#50000
0)
#55000
b1010000000000000000000000000000010100 !
b1010000000000000000000000000000010100 R
b1010000000000000000000000000000010100 Z
b1010000000000000000000000000000010100 Y
b1010000000000000000000000000000010100 b
b1010000000000000000000000000000010100 a
1)
#60000
b1 5
b1 I
b1 -"
0;
0)
#65000
b1100100000 L
b1100100000 `
b1100100000 d
b100000000000000000000000000000000 M
b100000000000000000000000000000000 X
b100000000000000000000000000000000 \
1;
1)
#70000
0)
#75000
1)
#80000
b10 5
b10 I
b10 -"
0;
0)
#85000
b10100000000000000000000000000000101000 !
b10100000000000000000000000000000101000 R
1;
1)
#90000
0)
#95000
1)
#100000
b11 5
b11 I
b11 -"
0;
0)
#105000
b0 !
b0 R
1;
1)
#110000
0)
#115000
1)
#120000
b100 5
b100 I
b100 -"
0;
0)
#125000
b1100100000 !
b1100100000 R
1;
1)
#130000
0)
#135000
1)
#140000
b101 5
b101 I
b101 -"
0;
0)
#145000
b100000000000000000000000000000000 !
b100000000000000000000000000000000 R
1;
1)
#150000
0)
#155000
1)
#160000
b110 5
b110 I
b110 -"
0;
0)
#165000
b110010000 !
b110010000 R
1;
1)
#170000
0)
#175000
1)
#180000
b111 5
b111 I
b111 -"
0;
0)
#185000
b1 !
b1 R
1;
1)
#190000
0)
#195000
1)
#200000
b1000 5
b1000 I
b1000 -"
0;
0)
#205000
1;
1)
#210000
0)
#215000
1)
#220000
1,
b101000000000000000000 =
b101000000000000000000 u
b101000000000000000000 <
b101000000000000000000 t
b10100 /"
b10100 ."
1;
0)
#225000
b11000010010100100100 "
b11000010010100100100 v
b11000010010100100100 ""
b0 w
b0 }
b0 ~
b101000000000000000000 y
b101000000000000000000 !"
b101000000000000000000 z
b0 #
b0 s
b0 {
1)
#230000
0;
0)
#235000
b110000100101001001000 "
b110000100101001001000 v
b110000100101001001000 ""
bx #
bx s
bx {
b0 z
b1010000000000000000000 y
b1010000000000000000000 !"
b1 w
b1 }
b1 ~
1)
#240000
0)
#245000
b10 w
b10 }
b10 ~
b1111111111111011000000000000000000 z
1)
#250000
0)
#255000
b110110101001110010001 "
b110110101001110010001 v
b110110101001110010001 ""
b1111111111111101100000000000000000 z
b1011010000000000000000 y
b1011010000000000000000 !"
b11 w
b11 }
b11 ~
1)
#260000
0)
#265000
b111000001010111100011 "
b111000001010111100011 v
b111000001010111100011 ""
b100 w
b100 }
b100 ~
b1011100100000000000000 y
b1011100100000000000000 !"
b1111111111111110111010000000000000 z
1)
#270000
0)
#275000
b111000100000001100101 "
b111000100000001100101 v
b111000100000001100101 ""
b1111111111111111101000010000000000 z
b1011101000011000000000 y
b1011101000011000000000 !"
b101 w
b101 }
b101 ~
1)
#280000
0)
#285000
b111000100011110011011 "
b111000100011110011011 v
b111000100011110011011 ""
b110 w
b110 }
b110 ~
b1011101001000111100000 y
b1011101001000111100000 !"
b1111111111111111111111100000110000 z
1)
#290000
0)
#295000
b111000100011110101110 "
b111000100011110101110 v
b111000100011110101110 ""
b1011001001110111 z
b1011101001001000000000 y
b1011101001001000000000 !"
b111 w
b111 }
b111 ~
1)
#300000
0)
#305000
b111000100100010000110 "
b111000100100010000110 v
b111000100100010000110 ""
b1000 w
b1000 }
b1000 ~
b1011101001001101100100 y
b1011101001001101100100 !"
b101010101010011 z
1)
#310000
0)
#315000
b111000100100010111010 "
b111000100100010111010 v
b111000100100010111010 ""
b10011011000000 z
b1011101001001110111001 y
b1011101001001110111001 !"
b1001 w
b1001 }
b1001 ~
1)
#320000
0)
#325000
b111000100100011000110 "
b111000100100011000110 v
b111000100100011000110 ""
b1010 w
b1010 }
b1010 ~
b1011101001001111001100 y
b1011101001001111001100 !"
b111101110111 z
1)
#330000
0)
#335000
b111000100100011000111 "
b111000100100011000111 v
b111000100100011000111 ""
b1111010011 z
b1011101001001111001111 y
b1011101001001111001111 !"
b1011 w
b1011 }
b1011 ~
1)
#340000
0)
#345000
b1100 w
b1100 }
b1100 ~
b1111111111111111111111111000000001 z
1)
#350000
0)
#355000
b111000100100011001000 "
b111000100100011001000 v
b111000100100011001000 ""
b11101010 z
b1011101001001111010000 y
b1011101001001111010000 !"
b1101 w
b1101 }
b1101 ~
1)
#360000
0)
#365000
b1110 w
b1110 }
b1110 ~
b1111111111111111111111111101110110 z
1)
#370000
0)
#375000
b111000100100011001001 "
b111000100100011001001 v
b111000100100011001001 ""
b110000 z
b1011101001001111010001 y
b1011101001001111010001 !"
b1111 w
b1111 }
b1111 ~
1)
#380000
0)
#385000
b10000 w
b10000 }
b10000 ~
b1111111111111111111111111111010011 z
1)
#390000
0)
#395000
b1 z
b1011101001001111010010 y
b1011101001001111010010 !"
b10001 w
b10001 }
b10001 ~
1)
#400000
0)
#405000
b10010 w
b10010 }
b10010 ~
b1111111111111111111111111111101010 z
1)
#410000
0)
#415000
b111000100100011001010 "
b111000100100011001010 v
b111000100100011001010 ""
b1111111111111111111111111111110101 z
b1011101001001111010011 y
b1011101001001111010011 !"
b10011 w
b10011 }
b10011 ~
1)
#420000
0)
#425000
b10100 w
b10100 }
b10100 ~
b1011101001001111010100 y
b1011101001001111010100 !"
b1111111111111111111111111111111010 z
1)
#430000
0)
#435000
b111000100100011001011 "
b111000100100011001011 v
b111000100100011001011 ""
b1111111111111111111111111111111100 z
b1011101001001111010101 y
b1011101001001111010101 !"
b10101 w
b10101 }
b10101 ~
1)
#440000
0)
#445000
b111000100100011001100 "
b111000100100011001100 v
b111000100100011001100 ""
b10110 w
b10110 }
b10110 ~
b1011101001001111010110 y
b1011101001001111010110 !"
b1111111111111111111111111111111101 z
1)
#450000
0)
#455000
b1011101001001111010111 y
b1011101001001111010111 !"
b10111 w
b10111 }
b10111 ~
1)
#460000
0)
#465000
b111000100100011001101 "
b111000100100011001101 v
b111000100100011001101 ""
b11000 w
b11000 }
b11000 ~
b1011101001001111011000 y
b1011101001001111011000 !"
1)
#470000
0)
#475000
b1011101001001111011001 y
b1011101001001111011001 !"
b11001 w
b11001 }
b11001 ~
1)
#480000
0)
#485000
b111000100100011001110 "
b111000100100011001110 v
b111000100100011001110 ""
b11010 w
b11010 }
b11010 ~
b1011101001001111011010 y
b1011101001001111011010 !"
1)
#490000
0)
#495000
b111000100100011001111 "
b111000100100011001111 v
b111000100100011001111 ""
b1011101001001111011011 y
b1011101001001111011011 !"
b11011 w
b11011 }
b11011 ~
1)
#500000
0)
#505000
b11100 w
b11100 }
b11100 ~
b1011101001001111011100 y
b1011101001001111011100 !"
1)
#510000
0)
#515000
b111000100100011010000 "
b111000100100011010000 v
b111000100100011010000 ""
b1011101001001111011101 y
b1011101001001111011101 !"
b11101 w
b11101 }
b11101 ~
1)
#520000
0)
#525000
b11110 w
b11110 }
b11110 ~
b1011101001001111011110 y
b1011101001001111011110 !"
1)
#530000
0)
#535000
b111000100100011010001 "
b111000100100011010001 v
b111000100100011010001 ""
b1011101001001111011111 y
b1011101001001111011111 !"
b11111 w
b11111 }
b11111 ~
1)
#540000
0)
#545000
b111000100100011010010 "
b111000100100011010010 v
b111000100100011010010 ""
b100000 w
b100000 }
b100000 ~
b1011101001001111100000 y
b1011101001001111100000 !"
1)
#550000
0,
0)
#555000
1)
#560000
0)
#565000
1)
#570000
0)
#575000
1)
#580000
0)
#585000
1)
#590000
0)
#595000
1)
#600000
0)
#605000
1)
#610000
0)
#615000
1)
#620000
0)
#625000
1)
#630000
0)
#635000
1)
#640000
0)
#645000
1)
#650000
1,
1;
rinf A
r-0.0006473458493668778 B
r44.9999999998538 E
r28.2842712474619 F
r20 @
r20 ?
0)
#655000
b11000010010100100100 "
b11000010010100100100 v
b11000010010100100100 ""
b0 #
b0 s
b0 {
b101000000000000000000 z
b101000000000000000000 y
b101000000000000000000 !"
b0 w
b0 }
b0 ~
1)
#660000
0;
0)
#665000
b110000100101001001000 "
b110000100101001001000 v
b110000100101001001000 ""
b1 w
b1 }
b1 ~
b1010000000000000000000 y
b1010000000000000000000 !"
b0 z
bx #
bx s
bx {
1)
#670000
0)
#675000
b1111111111111011000000000000000000 z
b10 w
b10 }
b10 ~
1)
#680000
0)
#685000
b110110101001110010001 "
b110110101001110010001 v
b110110101001110010001 ""
b11 w
b11 }
b11 ~
b1011010000000000000000 y
b1011010000000000000000 !"
b1111111111111101100000000000000000 z
1)
#690000
0)
#695000
b111000001010111100011 "
b111000001010111100011 v
b111000001010111100011 ""
b1111111111111110111010000000000000 z
b1011100100000000000000 y
b1011100100000000000000 !"
b100 w
b100 }
b100 ~
1)
#700000
0)
#705000
b111000100000001100101 "
b111000100000001100101 v
b111000100000001100101 ""
b101 w
b101 }
b101 ~
b1011101000011000000000 y
b1011101000011000000000 !"
b1111111111111111101000010000000000 z
1)
#710000
0)
#715000
b111000100011110011011 "
b111000100011110011011 v
b111000100011110011011 ""
b1111111111111111111111100000110000 z
b1011101001000111100000 y
b1011101001000111100000 !"
b110 w
b110 }
b110 ~
1)
#720000
0)
#725000
b111000100011110101110 "
b111000100011110101110 v
b111000100011110101110 ""
b111 w
b111 }
b111 ~
b1011101001001000000000 y
b1011101001001000000000 !"
b1011001001110111 z
1)
#730000
0)
#735000
b111000100100010000110 "
b111000100100010000110 v
b111000100100010000110 ""
b101010101010011 z
b1011101001001101100100 y
b1011101001001101100100 !"
b1000 w
b1000 }
b1000 ~
1)
#740000
0)
#745000
b111000100100010111010 "
b111000100100010111010 v
b111000100100010111010 ""
b1001 w
b1001 }
b1001 ~
b1011101001001110111001 y
b1011101001001110111001 !"
b10011011000000 z
1)
#750000
0)
#755000
b111000100100011000110 "
b111000100100011000110 v
b111000100100011000110 ""
b111101110111 z
b1011101001001111001100 y
b1011101001001111001100 !"
b1010 w
b1010 }
b1010 ~
1)
#760000
0)
#765000
b111000100100011000111 "
b111000100100011000111 v
b111000100100011000111 ""
b1011 w
b1011 }
b1011 ~
b1011101001001111001111 y
b1011101001001111001111 !"
b1111010011 z
1)
#770000
0)
#775000
b1111111111111111111111111000000001 z
b1100 w
b1100 }
b1100 ~
1)
#780000
0)
#785000
b111000100100011001000 "
b111000100100011001000 v
b111000100100011001000 ""
b1101 w
b1101 }
b1101 ~
b1011101001001111010000 y
b1011101001001111010000 !"
b11101010 z
1)
#790000
0)
#795000
b1111111111111111111111111101110110 z
b1110 w
b1110 }
b1110 ~
1)
#800000
0)
#805000
b111000100100011001001 "
b111000100100011001001 v
b111000100100011001001 ""
b1111 w
b1111 }
b1111 ~
b1011101001001111010001 y
b1011101001001111010001 !"
b110000 z
1)
#810000
0)
#815000
b1111111111111111111111111111010011 z
b10000 w
b10000 }
b10000 ~
1)
#820000
0)
#825000
b10001 w
b10001 }
b10001 ~
b1011101001001111010010 y
b1011101001001111010010 !"
b1 z
1)
#830000
0)
#835000
b1111111111111111111111111111101010 z
b10010 w
b10010 }
b10010 ~
1)
#840000
0)
#845000
b111000100100011001010 "
b111000100100011001010 v
b111000100100011001010 ""
b10011 w
b10011 }
b10011 ~
b1011101001001111010011 y
b1011101001001111010011 !"
b1111111111111111111111111111110101 z
1)
#850000
0)
#855000
b1111111111111111111111111111111010 z
b1011101001001111010100 y
b1011101001001111010100 !"
b10100 w
b10100 }
b10100 ~
1)
#860000
0)
#865000
b111000100100011001011 "
b111000100100011001011 v
b111000100100011001011 ""
b10101 w
b10101 }
b10101 ~
b1011101001001111010101 y
b1011101001001111010101 !"
b1111111111111111111111111111111100 z
1)
#870000
0)
#875000
b111000100100011001100 "
b111000100100011001100 v
b111000100100011001100 ""
b1111111111111111111111111111111101 z
b1011101001001111010110 y
b1011101001001111010110 !"
b10110 w
b10110 }
b10110 ~
1)
#880000
0)
#885000
b10111 w
b10111 }
b10111 ~
b1011101001001111010111 y
b1011101001001111010111 !"
1)
#890000
0)
#895000
b111000100100011001101 "
b111000100100011001101 v
b111000100100011001101 ""
b1011101001001111011000 y
b1011101001001111011000 !"
b11000 w
b11000 }
b11000 ~
1)
#900000
0)
#905000
b11001 w
b11001 }
b11001 ~
b1011101001001111011001 y
b1011101001001111011001 !"
1)
#910000
0)
#915000
b111000100100011001110 "
b111000100100011001110 v
b111000100100011001110 ""
b1011101001001111011010 y
b1011101001001111011010 !"
b11010 w
b11010 }
b11010 ~
1)
#920000
0)
#925000
b111000100100011001111 "
b111000100100011001111 v
b111000100100011001111 ""
b11011 w
b11011 }
b11011 ~
b1011101001001111011011 y
b1011101001001111011011 !"
1)
#930000
0)
#935000
b1011101001001111011100 y
b1011101001001111011100 !"
b11100 w
b11100 }
b11100 ~
1)
#940000
0)
#945000
b111000100100011010000 "
b111000100100011010000 v
b111000100100011010000 ""
b11101 w
b11101 }
b11101 ~
b1011101001001111011101 y
b1011101001001111011101 !"
1)
#950000
0)
#955000
b1011101001001111011110 y
b1011101001001111011110 !"
b11110 w
b11110 }
b11110 ~
1)
#960000
0)
#965000
b111000100100011010001 "
b111000100100011010001 v
b111000100100011010001 ""
b11111 w
b11111 }
b11111 ~
b1011101001001111011111 y
b1011101001001111011111 !"
1)
#970000
0)
#975000
b111000100100011010010 "
b111000100100011010010 v
b111000100100011010010 ""
b1011101001001111100000 y
b1011101001001111100000 !"
b100000 w
b100000 }
b100000 ~
1)
#980000
0,
0)
#985000
1)
#990000
0)
#995000
1)
#1000000
0)
#1005000
1)
#1010000
0)
#1015000
1)
#1020000
0)
#1025000
1)
#1030000
0)
#1035000
1)
#1040000
0)
#1045000
1)
#1050000
0)
#1055000
1)
#1060000
0)
#1065000
1)
#1070000
0)
#1075000
1)
#1080000
0)
