=====
SETUP
2.169
6.744
8.912
adc/waiting_state_count_4_s0
1.477
1.936
adc/n123_s29
2.280
3.341
adc/n123_s30
3.762
4.861
adc/n135_s1
4.883
5.944
adc/waiting_state_count_1_s0
6.744
=====
SETUP
2.169
6.744
8.912
adc/waiting_state_count_4_s0
1.477
1.936
adc/n123_s29
2.280
3.341
adc/n123_s30
3.762
4.861
adc/n135_s1
4.883
5.944
adc/waiting_state_count_2_s0
6.744
=====
SETUP
2.169
6.744
8.912
adc/waiting_state_count_4_s0
1.477
1.936
adc/n123_s29
2.280
3.341
adc/n123_s30
3.762
4.861
adc/n135_s1
4.883
5.944
adc/waiting_state_count_3_s0
6.744
=====
SETUP
2.169
6.744
8.912
adc/waiting_state_count_4_s0
1.477
1.936
adc/n123_s29
2.280
3.341
adc/n123_s30
3.762
4.861
adc/n135_s1
4.883
5.944
adc/waiting_state_count_4_s0
6.744
=====
SETUP
2.169
6.744
8.912
adc/waiting_state_count_4_s0
1.477
1.936
adc/n123_s29
2.280
3.341
adc/n123_s30
3.762
4.861
adc/n135_s1
4.883
5.944
adc/waiting_state_count_5_s0
6.744
=====
SETUP
2.208
6.347
8.556
adc/waiting_state_count_4_s0
1.477
1.936
adc/n123_s29
2.280
3.341
adc/n123_s30
3.762
4.861
adc/ledg_s0
6.347
=====
SETUP
2.253
6.659
8.912
adc/waiting_state_count_4_s0
1.477
1.936
adc/n123_s29
2.280
3.341
adc/n123_s30
3.762
4.861
adc/n135_s1
4.883
5.944
adc/waiting_state_count_6_s0
6.659
=====
SETUP
2.253
6.659
8.912
adc/waiting_state_count_4_s0
1.477
1.936
adc/n123_s29
2.280
3.341
adc/n123_s30
3.762
4.861
adc/n135_s1
4.883
5.944
adc/waiting_state_count_7_s0
6.659
=====
SETUP
2.253
6.659
8.912
adc/waiting_state_count_4_s0
1.477
1.936
adc/n123_s29
2.280
3.341
adc/n123_s30
3.762
4.861
adc/n135_s1
4.883
5.944
adc/waiting_state_count_8_s0
6.659
=====
SETUP
2.253
6.659
8.912
adc/waiting_state_count_4_s0
1.477
1.936
adc/n123_s29
2.280
3.341
adc/n123_s30
3.762
4.861
adc/n135_s1
4.883
5.944
adc/waiting_state_count_9_s0
6.659
=====
SETUP
2.384
6.528
8.912
adc/adc_state_1_s0
1.477
1.936
adc/n114_s2
4.252
5.313
adc/adc_mem_addr_count_1_s0
6.528
=====
SETUP
2.384
6.528
8.912
adc/adc_state_1_s0
1.477
1.936
adc/n114_s2
4.252
5.313
adc/adc_mem_addr_count_2_s0
6.528
=====
SETUP
2.384
6.528
8.912
adc/adc_state_1_s0
1.477
1.936
adc/n114_s2
4.252
5.313
adc/adc_mem_addr_count_3_s0
6.528
=====
SETUP
2.384
6.528
8.912
adc/adc_state_1_s0
1.477
1.936
adc/n114_s2
4.252
5.313
adc/adc_mem_addr_count_4_s0
6.528
=====
SETUP
2.384
6.528
8.912
adc/adc_state_1_s0
1.477
1.936
adc/n114_s2
4.252
5.313
adc/adc_mem_addr_count_5_s0
6.528
=====
SETUP
2.438
6.118
8.556
adc/adc_state_2_s0
1.477
1.936
adc/n159_s5
2.298
3.120
adc/n165_s5
3.947
4.979
adc/adc_rd_s0
6.118
=====
SETUP
2.474
6.350
8.824
adc/adc_data_out_s0
1.477
1.936
display/bram_rd_clk_en_s1
2.915
3.947
display/dual_port_ram/sdpb_inst_0
6.350
=====
SETUP
2.474
6.350
8.824
adc/adc_data_out_s0
1.477
1.936
display/bram_rd_clk_en_s1
2.915
3.947
display/dual_port_ram/sdpb_inst_0
6.350
=====
SETUP
2.474
6.350
8.824
adc/adc_data_out_s0
1.477
1.936
display/bram_rd_clk_en_s1
2.915
3.947
display/dual_port_ram/sdpb_inst_0
6.350
=====
SETUP
2.474
6.350
8.824
adc/adc_data_out_s0
1.477
1.936
display/bram_rd_clk_en_s1
2.915
3.947
display/dual_port_ram/sdpb_inst_0
6.350
=====
SETUP
2.474
6.350
8.824
adc/adc_data_out_s0
1.477
1.936
display/bram_rd_clk_en_s1
2.915
3.947
display/dual_port_ram/sdpb_inst_0
6.350
=====
SETUP
2.474
6.350
8.824
adc/adc_data_out_s0
1.477
1.936
display/bram_rd_clk_en_s1
2.915
3.947
display/dual_port_ram/sdpb_inst_0
6.350
=====
SETUP
2.491
6.334
8.824
adc/adc_data_out_s0
1.477
1.936
display/bram_rd_clk_en_s1
2.915
3.947
display/dual_port_ram/sdpb_inst_0
6.334
=====
SETUP
2.491
6.334
8.824
adc/adc_data_out_s0
1.477
1.936
display/bram_rd_clk_en_s1
2.915
3.947
display/dual_port_ram/sdpb_inst_0
6.334
=====
SETUP
2.491
6.334
8.824
adc/adc_data_out_s0
1.477
1.936
display/bram_rd_clk_en_s1
2.915
3.947
display/dual_port_ram/sdpb_inst_0
6.334
=====
HOLD
0.493
2.039
1.546
adc/adc_data_addr_0_s0
1.471
1.804
display/dual_port_ram/sdpb_inst_0
2.039
=====
HOLD
0.524
2.070
1.546
adc/adc_data_addr_13_s0
1.471
1.804
display/dual_port_ram/sdpb_inst_1
2.070
=====
HOLD
0.524
2.070
1.546
adc/adc_data_addr_7_s0
1.471
1.804
display/dual_port_ram/sdpb_inst_1
2.070
=====
HOLD
0.567
2.053
1.486
adc/adc_state_0_s0
1.471
1.804
adc/waiting_state_count_0_s0
2.053
=====
HOLD
0.708
2.179
1.471
adc/waiting_state_count_0_s0
1.471
1.804
adc/n134_s2
1.807
2.179
adc/waiting_state_count_0_s0
2.179
=====
HOLD
0.709
2.180
1.471
adc/adc_mem_addr_count_0_s0
1.471
1.804
adc/n82_s2
1.808
2.180
adc/adc_mem_addr_count_0_s0
2.180
=====
HOLD
0.710
2.181
1.471
adc/adc_state_3_s1
1.471
1.804
adc/n160_s8
1.809
2.181
adc/adc_state_3_s1
2.181
=====
HOLD
0.710
2.123
1.413
display/y_Count_1_s1
1.413
1.746
display/n70_s1
1.751
2.123
display/y_Count_1_s1
2.123
=====
HOLD
0.710
2.123
1.413
display/y_Count_4_s1
1.413
1.746
display/n67_s1
1.751
2.123
display/y_Count_4_s1
2.123
=====
HOLD
0.710
2.123
1.413
display/x_Count_0_s0
1.413
1.746
display/n39_s2
1.751
2.123
display/x_Count_0_s0
2.123
=====
HOLD
0.714
2.126
1.413
display/y_Count_7_s1
1.413
1.746
display/n64_s1
1.754
2.126
display/y_Count_7_s1
2.126
=====
HOLD
0.729
2.199
1.471
adc/waiting_state_count_2_s0
1.471
1.804
adc/n132_s
1.805
2.199
adc/waiting_state_count_2_s0
2.199
=====
HOLD
0.730
2.201
1.471
adc/waiting_state_count_6_s0
1.471
1.804
adc/n128_s
1.807
2.201
adc/waiting_state_count_6_s0
2.201
=====
HOLD
0.730
2.201
1.471
adc/waiting_state_count_8_s0
1.471
1.804
adc/n126_s
1.807
2.201
adc/waiting_state_count_8_s0
2.201
=====
HOLD
0.730
2.201
1.471
adc/adc_mem_addr_count_2_s0
1.471
1.804
adc/n80_s
1.807
2.201
adc/adc_mem_addr_count_2_s0
2.201
=====
HOLD
0.731
2.202
1.471
adc/adc_mem_addr_count_6_s0
1.471
1.804
adc/n76_s
1.808
2.202
adc/adc_mem_addr_count_6_s0
2.202
=====
HOLD
0.732
2.145
1.413
display/x_Count_3_s0
1.413
1.746
display/n36_s
1.751
2.145
display/x_Count_3_s0
2.145
=====
HOLD
0.732
2.145
1.413
display/x_Count_7_s0
1.413
1.746
display/n32_s
1.751
2.145
display/x_Count_7_s0
2.145
=====
HOLD
0.732
2.145
1.413
display/x_Count_9_s0
1.413
1.746
display/n30_s
1.751
2.145
display/x_Count_9_s0
2.145
=====
HOLD
0.760
2.305
1.546
adc/adc_data_addr_12_s0
1.471
1.804
display/dual_port_ram/sdpb_inst_1
2.305
=====
HOLD
0.760
2.305
1.546
adc/adc_data_addr_8_s0
1.471
1.804
display/dual_port_ram/sdpb_inst_1
2.305
=====
HOLD
0.760
2.305
1.546
adc/adc_data_addr_6_s0
1.471
1.804
display/dual_port_ram/sdpb_inst_1
2.305
=====
HOLD
0.788
2.334
1.546
adc/adc_data_addr_3_s0
1.471
1.804
display/dual_port_ram/sdpb_inst_1
2.334
=====
HOLD
0.788
2.334
1.546
adc/adc_data_addr_3_s0
1.471
1.804
display/dual_port_ram/sdpb_inst_0
2.334
=====
HOLD
0.799
2.355
1.557
adc/adc_data_out_s0
1.471
1.804
display/dual_port_ram/sdpb_inst_1
2.355
