Done
Repack clustered block 'b[15]'...Warning 291: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'b[16]'...Warning 292: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'b[17]'...Warning 293: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'clk'...Warning 294: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'reset'...Warning 295: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'acc_fir[0]'...Warning 296: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'acc_fir[1]'...Warning 297: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'acc_fir[2]'...Warning 298: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'acc_fir[3]'...Warning 299: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'acc_fir[4]'...Warning 300: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered blocks to physical implementation of logical tile took 0.01 seconds (max_rss 1511.6 MiB, delta_rss +0.0 MiB)
Identify wire LUTs created by repacking
Identified 0 wire LUTs created by repacker
Identify wire LUTs created by repacking took 0.00 seconds (max_rss 1511.6 MiB, delta_rss +0.0 MiB)
Build truth tables for physical LUTs
Build truth tables for physical LUTs took 0.00 seconds (max_rss 1511.6 MiB, delta_rss +0.0 MiB)

Command line to execute: build_architecture_bitstream

Confirm selected options when call command 'build_architecture_bitstream':
--write_file: off
--read_file: off
--no_time_stamp: off
--verbose: off

Build fabric-independent bitstream for implementation 'add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'

Generating bitstream for Switch blocks...Done
Generating bitstream for X-direction Connection blocks ...Done
Generating bitstream for Y-direction Connection blocks ...Done

Build fabric-independent bitstream for implementation 'add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2'
 took 36.99 seconds (max_rss 2293.5 MiB, delta_rss +781.9 MiB)

Command line to execute: build_fabric_bitstream

Confirm selected options when call command 'build_fabric_bitstream':
--verbose: off

Build fabric dependent bitstream


Build fabric dependent bitstream
 took 65.92 seconds (max_rss 3499.3 MiB, delta_rss +1205.8 MiB)

Command line to execute: write_fabric_bitstream --keep_dont_care_bits  --format plain_text --file fabric_bitstream.bit

Confirm selected options when call command 'write_fabric_bitstream':
--file, -f: fabric_bitstream.bit
--format: plain_text
--filter_value: off
--path_only: off
--value_only: off
--trim_path: off
--fast_configuration: off
--keep_dont_care_bits: on
--wl_decremental_order: off
--no_time_stamp: off
--verbose: off
Warning 301: Directory path is empty and nothing will be created.
Write 10130859 fabric bitstream into plain text file 'fabric_bitstream.bit'
Warning 302: None of global reset and set ports are defined for programming purpose. Fast configuration is not applicable
Write 10130859 fabric bitstream into plain text file 'fabric_bitstream.bit' took 0.59 seconds (max_rss 3499.5 MiB, delta_rss +0.2 MiB)

Command line to execute: write_io_mapping -f PinMapping.xml

Confirm selected options when call command 'write_io_mapping':
--file, -f: PinMapping.xml
--no_time_stamp: off
--verbose: off
Warning 303: Directory path is empty and nothing will be created.
Write I/O mapping into xml file 'PinMapping.xml'
Write I/O mapping into xml file 'PinMapping.xml' took 0.00 seconds (max_rss 3499.5 MiB, delta_rss +0.0 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 425.61 seconds

Thank you for using OpenFPGA!
Incr Slack updates 1 in 8.86e-06 sec
Full Max Req/Worst Slack updates 1 in 5.988e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.3585e-05 sec
INFO: BIT: Design add_shifted_a_to_mult_output_coeff1_input_registered_dsp19x2 bitstream is generated
