// Seed: 3006712209
module module_0 (
    output id_0,
    input  id_1,
    output id_2,
    input  id_3
);
  always @(posedge 1'h0) #1 id_2 <= 1;
  reg id_4;
  assign id_0 = ~1'h0;
  logic id_5 (
      id_2,
      id_1
  );
  assign id_4 = id_1;
  logic id_6;
endmodule
