// Seed: 3471670110
module module_0 (
    input tri id_0,
    input supply0 id_1
    , id_7,
    input uwire id_2
    , id_8,
    output supply1 id_3,
    output tri id_4,
    input supply1 id_5,
    id_9 id_10
);
  initial begin
    id_3 = id_0;
  end
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input tri1 id_2,
    output supply1 id_3,
    output logic id_4,
    input tri1 id_5,
    output wor id_6,
    input uwire id_7,
    input wor id_8,
    input wand id_9,
    output supply1 id_10,
    input supply0 id_11,
    input tri0 id_12,
    input supply1 id_13,
    output wire id_14
    , id_17, id_18,
    output supply1 id_15
);
  reg id_19 = id_18;
  always id_4 = #1 id_19;
  wire id_20;
  wire id_21;
  module_0(
      id_0, id_13, id_7, id_14, id_3, id_8
  );
  assign id_19 = id_18;
endmodule
