{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708051270014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708051270014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 05:41:09 2024 " "Processing started: Fri Feb 16 05:41:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708051270014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708051270014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 7 -c 7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 7 -c 7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708051270014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708051270130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708051270130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum.v 1 1 " "Found 1 design units, including 1 entities, in source file sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum " "Found entity 1: sum" {  } { { "sum.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/sum.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708051276031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708051276031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter0.v 1 1 " "Found 1 design units, including 1 entities, in source file counter0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter0 " "Found entity 1: counter0" {  } { { "counter0.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/counter0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708051276032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708051276032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp0.v 1 1 " "Found 1 design units, including 1 entities, in source file comp0.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp0 " "Found entity 1: comp0" {  } { { "comp0.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/comp0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708051276032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708051276032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp1.v 1 1 " "Found 1 design units, including 1 entities, in source file comp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp1 " "Found entity 1: comp1" {  } { { "comp1.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/comp1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708051276033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708051276033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 7 " "Found entity 1: 7" {  } { { "7.bdf" "" { Schematic "/home/goodhumored/Documents/vuz/5sem/schematech/7/7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708051276033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708051276033 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "7 " "Elaborating entity \"7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708051276078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp1 comp1:inst6 " "Elaborating entity \"comp1\" for hierarchy \"comp1:inst6\"" {  } { { "7.bdf" "inst6" { Schematic "/home/goodhumored/Documents/vuz/5sem/schematech/7/7.bdf" { { 312 1016 1144 408 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare comp1:inst6\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"comp1:inst6\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp1.v" "LPM_COMPARE_component" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/comp1.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comp1:inst6\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"comp1:inst6\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp1.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/comp1.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comp1:inst6\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"comp1:inst6\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708051276101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708051276101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708051276101 ""}  } { { "comp1.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/comp1.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708051276101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_74g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_74g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_74g " "Found entity 1: cmpr_74g" {  } { { "db/cmpr_74g.tdf" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/db/cmpr_74g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708051276132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708051276132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_74g comp1:inst6\|lpm_compare:LPM_COMPARE_component\|cmpr_74g:auto_generated " "Elaborating entity \"cmpr_74g\" for hierarchy \"comp1:inst6\|lpm_compare:LPM_COMPARE_component\|cmpr_74g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter0 counter0:inst3 " "Elaborating entity \"counter0\" for hierarchy \"counter0:inst3\"" {  } { { "7.bdf" "inst3" { Schematic "/home/goodhumored/Documents/vuz/5sem/schematech/7/7.bdf" { { 168 840 984 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter0:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter0.v" "LPM_COUNTER_component" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/counter0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter0:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter0.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/counter0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter0:inst3\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708051276150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708051276150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708051276150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708051276150 ""}  } { { "counter0.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/counter0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708051276150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kdi " "Found entity 1: cntr_kdi" {  } { { "db/cntr_kdi.tdf" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/db/cntr_kdi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708051276181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708051276181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kdi counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_kdi:auto_generated " "Elaborating entity \"cntr_kdi\" for hierarchy \"counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_kdi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp0 comp0:inst4 " "Elaborating entity \"comp0\" for hierarchy \"comp0:inst4\"" {  } { { "7.bdf" "inst4" { Schematic "/home/goodhumored/Documents/vuz/5sem/schematech/7/7.bdf" { { 184 1024 1152 280 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare comp0:inst4\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"comp0:inst4\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp0.v" "LPM_COMPARE_component" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/comp0.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comp0:inst4\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"comp0:inst4\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp0.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/comp0.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comp0:inst4\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"comp0:inst4\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708051276190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708051276190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708051276190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708051276190 ""}  } { { "comp0.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/comp0.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708051276190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cqi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cqi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cqi " "Found entity 1: cmpr_cqi" {  } { { "db/cmpr_cqi.tdf" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/db/cmpr_cqi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708051276220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708051276220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cqi comp0:inst4\|lpm_compare:LPM_COMPARE_component\|cmpr_cqi:auto_generated " "Elaborating entity \"cmpr_cqi\" for hierarchy \"comp0:inst4\|lpm_compare:LPM_COMPARE_component\|cmpr_cqi:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF LPM_DFF:inst2 " "Elaborating entity \"LPM_DFF\" for hierarchy \"LPM_DFF:inst2\"" {  } { { "7.bdf" "inst2" { Schematic "/home/goodhumored/Documents/vuz/5sem/schematech/7/7.bdf" { { 136 608 784 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_DFF:inst2 " "Elaborated megafunction instantiation \"LPM_DFF:inst2\"" {  } { { "7.bdf" "" { Schematic "/home/goodhumored/Documents/vuz/5sem/schematech/7/7.bdf" { { 136 608 784 312 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_DFF:inst2 " "Instantiated megafunction \"LPM_DFF:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708051276226 ""}  } { { "7.bdf" "" { Schematic "/home/goodhumored/Documents/vuz/5sem/schematech/7/7.bdf" { { 136 608 784 312 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708051276226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum sum:inst " "Elaborating entity \"sum\" for hierarchy \"sum:inst\"" {  } { { "7.bdf" "inst" { Schematic "/home/goodhumored/Documents/vuz/5sem/schematech/7/7.bdf" { { 112 416 576 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sum:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "sum.v" "LPM_ADD_SUB_component" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/sum.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sum:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "sum.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/sum.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sum:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708051276241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708051276241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708051276241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708051276241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708051276241 ""}  } { { "sum.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/sum.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708051276241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addcore sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder " "Elaborating entity \"addcore\" for hierarchy \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\"" {  } { { "lpm_add_sub.tdf" "adder" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 251 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276247 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder sum:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\", which is child of megafunction instantiation \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 251 4 0 } } { "sum.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/sum.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\|a_csnbuffer:oflow_node " "Elaborating entity \"a_csnbuffer\" for hierarchy \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\|a_csnbuffer:oflow_node\"" {  } { { "addcore.tdf" "oflow_node" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276250 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\|a_csnbuffer:oflow_node sum:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addcore.tdf" "" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "sum.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/sum.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\|a_csnbuffer:result_node " "Elaborating entity \"a_csnbuffer\" for hierarchy \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\|a_csnbuffer:result_node\"" {  } { { "addcore.tdf" "result_node" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276251 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\|a_csnbuffer:result_node sum:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addcore.tdf" "" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "sum.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/sum.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|altshift:result_ext_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|altshift:result_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "result_ext_latency_ffs" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 269 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276255 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|altshift:result_ext_latency_ffs sum:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 269 2 0 } } { "sum.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/sum.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|altshift:carry_ext_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|altshift:carry_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "carry_ext_latency_ffs" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 271 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276256 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|altshift:carry_ext_latency_ffs sum:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 271 2 0 } } { "sum.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/sum.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708051276256 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1708051276385 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1708051276385 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708051276406 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708051276406 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708051276406 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708051276406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708051276485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 05:41:16 2024 " "Processing ended: Fri Feb 16 05:41:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708051276485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708051276485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708051276485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708051276485 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1708051277874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708051277874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 05:41:17 2024 " "Processing started: Fri Feb 16 05:41:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708051277874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1708051277874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 7 -c 7 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 7 -c 7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1708051277874 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1708051277937 ""}
{ "Info" "0" "" "Project  = 7" {  } {  } 0 0 "Project  = 7" 0 0 "Fitter" 0 0 1708051277938 ""}
{ "Info" "0" "" "Revision = 7" {  } {  } 0 0 "Revision = 7" 0 0 "Fitter" 0 0 1708051277938 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1708051277968 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1708051277968 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "7 EPM570ZM256I8 " "Selected device EPM570ZM256I8 for design \"7\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1708051277972 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708051277997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708051277997 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1708051278024 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1708051278076 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "No exact pin location assignment(s) for 10 pins of 10 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1708051278084 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "7.sdc " "Synopsys Design Constraints File file not found: '7.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1708051278104 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1708051278104 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1708051278107 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1708051278107 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708051278108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708051278108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000            c " "   1.000            c" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708051278108 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        write " "   1.000        write" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708051278108 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1708051278108 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708051278110 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708051278111 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1708051278113 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "write Global clock in PIN K1 " "Automatically promoted some destinations of signal \"write\" to use Global clock in PIN K1" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst5 " "Destination \"inst5\" may be non-global or may not use global clock" {  } { { "7.bdf" "" { Schematic "/home/goodhumored/Documents/vuz/5sem/schematech/7/7.bdf" { { 128 792 840 192 "inst5" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1708051278116 ""}  } { { "7.bdf" "" { Schematic "/home/goodhumored/Documents/vuz/5sem/schematech/7/7.bdf" { { 216 408 576 232 "write" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1708051278116 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "c Global clock in PIN L1 " "Automatically promoted signal \"c\" to use Global clock in PIN L1" {  } { { "7.bdf" "" { Schematic "/home/goodhumored/Documents/vuz/5sem/schematech/7/7.bdf" { { 320 640 808 336 "c" "" } { 232 816 840 248 "c" "" } { 312 808 823 328 "c" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1708051278116 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1708051278116 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1708051278118 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1708051278125 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1708051278132 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1708051278132 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1708051278132 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1708051278132 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 7 1 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 7 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1708051278133 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1708051278133 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1708051278133 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 76 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  76 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708051278134 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 82 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  82 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708051278134 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1708051278134 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1708051278134 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708051278139 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1708051278144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1708051278227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708051278255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1708051278257 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1708051278504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708051278504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1708051278515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "/home/goodhumored/Documents/vuz/5sem/schematech/7/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1708051278577 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1708051278577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1708051278617 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1708051278617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708051278617 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1708051278627 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708051278633 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1708051278640 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/goodhumored/Documents/vuz/5sem/schematech/7/output_files/7.fit.smsg " "Generated suppressed messages file /home/goodhumored/Documents/vuz/5sem/schematech/7/output_files/7.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1708051278662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1362 " "Peak virtual memory: 1362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708051278671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 05:41:18 2024 " "Processing ended: Fri Feb 16 05:41:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708051278671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708051278671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708051278671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1708051278671 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1708051280059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708051280059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 05:41:19 2024 " "Processing started: Fri Feb 16 05:41:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708051280059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1708051280059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 7 -c 7 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 7 -c 7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1708051280059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1708051280163 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1708051280182 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1708051280184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708051280308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 05:41:20 2024 " "Processing ended: Fri Feb 16 05:41:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708051280308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708051280308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708051280308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1708051280308 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1708051280951 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1708051281600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708051281600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 05:41:21 2024 " "Processing started: Fri Feb 16 05:41:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708051281600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1708051281600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 7 -c 7 " "Command: quartus_sta 7 -c 7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1708051281600 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1708051281636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1708051281691 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1708051281691 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708051281717 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708051281717 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1708051281751 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1708051281787 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "7.sdc " "Synopsys Design Constraints File file not found: '7.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1708051281801 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1708051281802 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name c c " "create_clock -period 1.000 -name c c" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708051281802 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name write write " "create_clock -period 1.000 -name write write" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708051281802 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708051281802 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1708051281803 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1708051281807 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708051281808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.977 " "Worst-case setup slack is -10.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708051281808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708051281808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.977             -76.839 c  " "  -10.977             -76.839 c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708051281808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708051281808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 4.163 " "Worst-case hold slack is 4.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708051281809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708051281809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 c  " "    4.163               0.000 c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708051281809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708051281809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708051281809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708051281810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708051281810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708051281810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 c  " "   -2.289              -2.289 c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708051281810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 write  " "   -2.289              -2.289 write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708051281810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708051281810 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1708051281816 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708051281818 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708051281818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708051281828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 05:41:21 2024 " "Processing ended: Fri Feb 16 05:41:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708051281828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708051281828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708051281828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1708051281828 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1708051283103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708051283103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 05:41:22 2024 " "Processing started: Fri Feb 16 05:41:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708051283103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1708051283103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off 7 -c 7 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off 7 -c 7" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1708051283103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1708051283230 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "7.vo /home/goodhumored/Documents/vuz/5sem/schematech/7/simulation/modelsim/ simulation " "Generated file 7.vo in folder \"/home/goodhumored/Documents/vuz/5sem/schematech/7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708051283270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "586 " "Peak virtual memory: 586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708051283279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 05:41:23 2024 " "Processing ended: Fri Feb 16 05:41:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708051283279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708051283279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708051283279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1708051283279 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Quartus Prime Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1708051283956 ""}
