# Buck RTL model 

This project implements a model of a Buck power supply in Verilog.
