# Generated by Yosys 0.9+4081 (git sha1 4446cfa5, gcc 7.5.0-3ubuntu1~18.04 -fPIC -Os)

.model sdc_controller
.inputs wb_clk_i wb_rst_i wb_dat_i[0] wb_dat_i[1] wb_dat_i[2] wb_dat_i[3] wb_dat_i[4] wb_dat_i[5] wb_dat_i[6] wb_dat_i[7] wb_dat_i[8] wb_dat_i[9] wb_dat_i[10] wb_dat_i[11] wb_dat_i[12] wb_dat_i[13] wb_dat_i[14] wb_dat_i[15] wb_dat_i[16] wb_dat_i[17] wb_dat_i[18] wb_dat_i[19] wb_dat_i[20] wb_dat_i[21] wb_dat_i[22] wb_dat_i[23] wb_dat_i[24] wb_dat_i[25] wb_dat_i[26] wb_dat_i[27] wb_dat_i[28] wb_dat_i[29] wb_dat_i[30] wb_dat_i[31] wb_adr_i[0] wb_adr_i[1] wb_adr_i[2] wb_adr_i[3] wb_adr_i[4] wb_adr_i[5] wb_adr_i[6] wb_adr_i[7] wb_sel_i[0] wb_sel_i[1] wb_sel_i[2] wb_sel_i[3] wb_we_i wb_cyc_i wb_stb_i m_wb_dat_i[0] m_wb_dat_i[1] m_wb_dat_i[2] m_wb_dat_i[3] m_wb_dat_i[4] m_wb_dat_i[5] m_wb_dat_i[6] m_wb_dat_i[7] m_wb_dat_i[8] m_wb_dat_i[9] m_wb_dat_i[10] m_wb_dat_i[11] m_wb_dat_i[12] m_wb_dat_i[13] m_wb_dat_i[14] m_wb_dat_i[15] m_wb_dat_i[16] m_wb_dat_i[17] m_wb_dat_i[18] m_wb_dat_i[19] m_wb_dat_i[20] m_wb_dat_i[21] m_wb_dat_i[22] m_wb_dat_i[23] m_wb_dat_i[24] m_wb_dat_i[25] m_wb_dat_i[26] m_wb_dat_i[27] m_wb_dat_i[28] m_wb_dat_i[29] m_wb_dat_i[30] m_wb_dat_i[31] m_wb_ack_i sd_cmd_dat_i sd_dat_dat_i[0] sd_dat_dat_i[1] sd_dat_dat_i[2] sd_dat_dat_i[3] sd_clk_i_pad
.outputs wb_dat_o[0] wb_dat_o[1] wb_dat_o[2] wb_dat_o[3] wb_dat_o[4] wb_dat_o[5] wb_dat_o[6] wb_dat_o[7] wb_dat_o[8] wb_dat_o[9] wb_dat_o[10] wb_dat_o[11] wb_dat_o[12] wb_dat_o[13] wb_dat_o[14] wb_dat_o[15] wb_dat_o[16] wb_dat_o[17] wb_dat_o[18] wb_dat_o[19] wb_dat_o[20] wb_dat_o[21] wb_dat_o[22] wb_dat_o[23] wb_dat_o[24] wb_dat_o[25] wb_dat_o[26] wb_dat_o[27] wb_dat_o[28] wb_dat_o[29] wb_dat_o[30] wb_dat_o[31] wb_ack_o m_wb_dat_o[0] m_wb_dat_o[1] m_wb_dat_o[2] m_wb_dat_o[3] m_wb_dat_o[4] m_wb_dat_o[5] m_wb_dat_o[6] m_wb_dat_o[7] m_wb_dat_o[8] m_wb_dat_o[9] m_wb_dat_o[10] m_wb_dat_o[11] m_wb_dat_o[12] m_wb_dat_o[13] m_wb_dat_o[14] m_wb_dat_o[15] m_wb_dat_o[16] m_wb_dat_o[17] m_wb_dat_o[18] m_wb_dat_o[19] m_wb_dat_o[20] m_wb_dat_o[21] m_wb_dat_o[22] m_wb_dat_o[23] m_wb_dat_o[24] m_wb_dat_o[25] m_wb_dat_o[26] m_wb_dat_o[27] m_wb_dat_o[28] m_wb_dat_o[29] m_wb_dat_o[30] m_wb_dat_o[31] m_wb_adr_o[0] m_wb_adr_o[1] m_wb_adr_o[2] m_wb_adr_o[3] m_wb_adr_o[4] m_wb_adr_o[5] m_wb_adr_o[6] m_wb_adr_o[7] m_wb_adr_o[8] m_wb_adr_o[9] m_wb_adr_o[10] m_wb_adr_o[11] m_wb_adr_o[12] m_wb_adr_o[13] m_wb_adr_o[14] m_wb_adr_o[15] m_wb_adr_o[16] m_wb_adr_o[17] m_wb_adr_o[18] m_wb_adr_o[19] m_wb_adr_o[20] m_wb_adr_o[21] m_wb_adr_o[22] m_wb_adr_o[23] m_wb_adr_o[24] m_wb_adr_o[25] m_wb_adr_o[26] m_wb_adr_o[27] m_wb_adr_o[28] m_wb_adr_o[29] m_wb_adr_o[30] m_wb_adr_o[31] m_wb_sel_o[0] m_wb_sel_o[1] m_wb_sel_o[2] m_wb_sel_o[3] m_wb_we_o m_wb_cyc_o m_wb_stb_o m_wb_cti_o[0] m_wb_cti_o[1] m_wb_cti_o[2] m_wb_bte_o[0] m_wb_bte_o[1] sd_cmd_out_o sd_cmd_oe_o sd_dat_out_o[0] sd_dat_out_o[1] sd_dat_out_o[2] sd_dat_out_o[3] sd_dat_oe_o sd_clk_o_pad int_cmd int_data
.names $false
.names $true
1
.names $undef
.names sd_cmd_master0.state[0] sd_cmd_master0.int_status_reg[1] cmd_int_status_reg_cross.in[1]
11 1
.names sd_cmd_master0.int_status_reg[0] sd_cmd_master0.state[0] cmd_int_status_reg_cross.in[0]
11 1
.names sd_data_serial_host0.state[4] sd_data_serial_host0.state[0] $abc$57740$new_n2818_ sd_data_serial_host0.crc_status[2] $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3001
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_data_serial_host0.crc_status[1] sd_data_serial_host0.crc_status[0] $abc$57740$new_n2818_
11 1
.names sd_data_serial_host0.state[5] sd_data_serial_host0.state[0] $abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2991
01 1
10 1
11 1
.names $abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2991 $abc$57740$new_n2821_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$2993
10 1
.names $abc$57740$new_n2859_ $abc$57740$new_n2822_ $abc$57740$new_n2821_
10 1
.names $abc$57740$new_n2854_ $abc$57740$new_n2823_ $abc$57740$new_n2822_
00 1
.names $abc$57740$new_n2852_ $abc$57740$new_n2824_ $abc$57740$new_n2823_
00 1
.names $abc$57740$new_n2835_ $abc$57740$new_n2845_ $abc$57740$new_n2825_ $abc$57740$new_n2824_
110 1
.names $abc$57740$new_n2826_ $abc$57740$new_n2843_ $abc$57740$new_n6139_ $abc$57740$new_n2844_ $abc$57740$new_n2825_
1000 1
1001 1
1100 1
1110 1
.names $abc$57740$new_n2840_ $abc$57740$new_n2839_ $abc$57740$new_n2827_ $abc$57740$new_n2826_
111 1
.names $abc$57740$new_n2838_ $abc$57740$new_n2837_ $abc$57740$new_n2832_ $abc$57740$new_n2828_ $abc$57740$new_n2827_
1111 1
.names $abc$57740$new_n2831_ $abc$57740$new_n2830_ $abc$57740$new_n2829_ $abc$57740$new_n2828_
100 1
.names sd_data_serial_host0.data_cycles[13] sd_data_serial_host0.transf_cnt[13] $abc$57740$new_n2829_
10 1
.names sd_data_serial_host0.data_cycles[12] sd_data_serial_host0.transf_cnt[12] $abc$57740$new_n2830_
10 1
.names sd_data_serial_host0.transf_cnt[13] sd_data_serial_host0.data_cycles[13] sd_data_serial_host0.transf_cnt[12] sd_data_serial_host0.data_cycles[12] $abc$57740$new_n2831_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names $abc$57740$new_n2836_ $abc$57740$new_n2835_ $abc$57740$new_n2834_ $abc$57740$new_n2833_ $abc$57740$new_n2832_
1110 1
.names sd_data_serial_host0.transf_cnt[10] sd_data_serial_host0.data_cycles[10] $abc$57740$new_n2833_
10 1
.names sd_data_serial_host0.data_cycles[9] sd_data_serial_host0.transf_cnt[9] sd_data_serial_host0.data_cycles[8] sd_data_serial_host0.transf_cnt[8] $abc$57740$new_n2834_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names sd_data_serial_host0.transf_cnt[15] sd_data_serial_host0.transf_cnt[14] sd_data_serial_host0.data_cycles[14] $abc$57740$new_n2835_
000 1
001 1
011 1
.names sd_data_serial_host0.data_cycles[14] sd_data_serial_host0.transf_cnt[14] sd_data_serial_host0.transf_cnt[11] sd_data_serial_host0.data_cycles[11] $abc$57740$new_n2836_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names sd_data_serial_host0.data_cycles[11] sd_data_serial_host0.transf_cnt[11] sd_data_serial_host0.data_cycles[10] sd_data_serial_host0.transf_cnt[10] $abc$57740$new_n2837_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names sd_data_serial_host0.transf_cnt[9] sd_data_serial_host0.data_cycles[9] sd_data_serial_host0.transf_cnt[8] sd_data_serial_host0.data_cycles[8] $abc$57740$new_n2838_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names sd_data_serial_host0.data_cycles[6] sd_data_serial_host0.transf_cnt[6] sd_data_serial_host0.data_cycles[7] sd_data_serial_host0.transf_cnt[7] $abc$57740$new_n2839_
0000 1
0011 1
1100 1
1111 1
.names sd_data_serial_host0.data_cycles[4] sd_data_serial_host0.transf_cnt[4] sd_data_serial_host0.data_cycles[5] sd_data_serial_host0.transf_cnt[5] $abc$57740$new_n2840_
0000 1
0011 1
1100 1
1111 1
.names sd_data_serial_host0.data_cycles[2] sd_data_serial_host0.transf_cnt[2] sd_data_serial_host0.data_cycles[3] sd_data_serial_host0.transf_cnt[3] $abc$57740$new_n2843_
0000 1
0011 1
1100 1
1111 1
.names sd_data_serial_host0.data_cycles[1] sd_data_serial_host0.transf_cnt[0] sd_data_serial_host0.transf_cnt[1] $abc$57740$new_n2844_
000 1
100 1
101 1
110 1
.names $abc$57740$new_n2849_ $abc$57740$new_n2846_ sd_data_serial_host0.data_cycles[14] sd_data_serial_host0.transf_cnt[14] $abc$57740$new_n2845_
0010 1
0100 1
0101 1
0110 1
0111 1
.names $abc$57740$new_n2829_ $abc$57740$new_n2831_ $abc$57740$new_n2847_ $abc$57740$new_n2830_ $abc$57740$new_n2846_
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n2837_ $abc$57740$new_n2848_ sd_data_serial_host0.transf_cnt[11] sd_data_serial_host0.data_cycles[11] $abc$57740$new_n2847_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names $abc$57740$new_n2833_ $abc$57740$new_n2838_ sd_data_serial_host0.data_cycles[9] sd_data_serial_host0.transf_cnt[9] $abc$57740$new_n2848_
0010 1
0100 1
0101 1
0110 1
0111 1
.names $abc$57740$new_n2827_ $abc$57740$new_n2851_ $abc$57740$new_n2839_ $abc$57740$new_n2850_ $abc$57740$new_n2849_
1010 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.transf_cnt[4] sd_data_serial_host0.data_cycles[4] sd_data_serial_host0.data_cycles[5] sd_data_serial_host0.transf_cnt[5] $abc$57740$new_n2850_
0000 1
0010 1
0011 1
0100 1
0110 1
0111 1
1010 1
1100 1
1110 1
1111 1
.names sd_data_serial_host0.transf_cnt[6] sd_data_serial_host0.data_cycles[6] sd_data_serial_host0.data_cycles[7] sd_data_serial_host0.transf_cnt[7] $abc$57740$new_n2851_
0001 1
0101 1
1000 1
1001 1
1011 1
1101 1
.names $abc$57740$new_n2853_ $abc$57740$new_n2826_ $abc$57740$new_n2852_
11 1
.names $abc$57740$new_n2843_ sd_data_serial_host0.transf_cnt[0] sd_data_serial_host0.data_cycles[1] sd_data_serial_host0.transf_cnt[1] $abc$57740$new_n2853_
1100 1
1111 1
.names $abc$57740$new_n2855_ $abc$57740$new_n2857_ sd_data_serial_host0.transf_cnt[12] $abc$57740$new_n2854_
110 1
.names $abc$57740$new_n2856_ sd_data_serial_host0.transf_cnt[13] sd_data_serial_host0.transf_cnt[15] sd_data_serial_host0.transf_cnt[14] $abc$57740$new_n2855_
1000 1
.names sd_data_serial_host0.transf_cnt[8] sd_data_serial_host0.transf_cnt[9] sd_data_serial_host0.transf_cnt[10] sd_data_serial_host0.transf_cnt[11] $abc$57740$new_n2856_
0000 1
.names $abc$57740$new_n2858_ sd_data_serial_host0.transf_cnt[1] sd_data_serial_host0.transf_cnt[2] sd_data_serial_host0.transf_cnt[3] $abc$57740$new_n2857_
1000 1
.names sd_data_serial_host0.transf_cnt[4] sd_data_serial_host0.transf_cnt[5] sd_data_serial_host0.transf_cnt[6] sd_data_serial_host0.transf_cnt[7] $abc$57740$new_n2858_
0000 1
.names sd_data_serial_host0.state[5] $abc$57740$new_n2860_ $abc$57740$new_n2859_
10 1
.names sd_data_serial_host0.transf_cnt[0] $abc$57740$new_n2854_ $abc$57740$new_n2860_
11 1
.names sd_data_serial_host0.state[3] sd_data_serial_host0.state[4] $abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3067
01 1
10 1
11 1
.names sd_data_serial_host0.state[1] $abc$57740$new_n2863_ $flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0]
11 1
.names $abc$57740$new_n2824_ $abc$57740$new_n2826_ $abc$57740$new_n2864_ $abc$57740$new_n2863_
100 1
101 1
110 1
.names $abc$57740$new_n2843_ sd_data_serial_host0.data_cycles[1] sd_data_serial_host0.transf_cnt[1] sd_data_serial_host0.transf_cnt[0] $abc$57740$new_n2864_
1000 1
1110 1
.names $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3047 $abc$57740$new_n2859_ $abc$57740$new_n6130_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3101
100 1
.names sd_data_serial_host0.state[5] $abc$57740$new_n2869_ $abc$57740$new_n2868_
11 1
.names $abc$57740$new_n2901_ $abc$57740$new_n2870_ $abc$57740$new_n2900_ $abc$57740$new_n2869_
100 1
110 1
111 1
.names $abc$57740$new_n2897_ sd_data_serial_host0.transf_cnt[13] $abc$57740$new_n2899_ $abc$57740$new_n2871_ $abc$57740$new_n2870_
0000 1
0100 1
0101 1
0110 1
.names sd_data_serial_host0.data_cycles[12] $abc$57740$new_n2896_ sd_data_serial_host0.transf_cnt[12] $abc$57740$new_n2872_ $abc$57740$new_n2871_
0000 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1100 1
.names sd_data_serial_host0.transf_cnt[11] $abc$57740$new_n2895_ $abc$57740$new_n2873_ $abc$57740$new_n2872_
001 1
100 1
101 1
111 1
.names sd_data_serial_host0.transf_cnt[10] $abc$57740$new_n2894_ $abc$57740$new_n6134_ $abc$57740$new_n2893_ $abc$57740$new_n2873_
0000 1
1000 1
1001 1
1010 1
1100 1
1110 1
.names sd_data_serial_host0.data_cycles[2] sd_data_serial_host0.data_cycles[3] sd_data_serial_host0.transf_cnt[3] $abc$57740$new_n2879_ $abc$57740$new_n2878_
0000 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1100 1
.names sd_data_serial_host0.data_cycles[2] sd_data_serial_host0.transf_cnt[2] $abc$57740$new_n2844_ $abc$57740$new_n2879_
010 1
100 1
110 1
111 1
.names sd_data_serial_host0.data_cycles[5] sd_data_serial_host0.data_cycles[4] $abc$57740$new_n2882_ $abc$57740$new_n2881_
001 1
010 1
011 1
100 1
.names sd_data_serial_host0.data_cycles[2] sd_data_serial_host0.data_cycles[3] $abc$57740$new_n2882_
11 1
.names sd_data_serial_host0.data_cycles[4] $abc$57740$new_n2882_ $abc$57740$new_n2883_
01 1
10 1
.names sd_data_serial_host0.data_cycles[5] $abc$57740$new_n2882_ sd_data_serial_host0.data_cycles[4] $abc$57740$new_n2885_
101 1
110 1
111 1
.names sd_data_serial_host0.data_cycles[8] sd_data_serial_host0.data_cycles[6] sd_data_serial_host0.data_cycles[7] $abc$57740$new_n2885_ $abc$57740$new_n2887_
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names sd_data_serial_host0.transf_cnt[9] sd_data_serial_host0.data_cycles[9] $abc$57740$new_n2892_ $abc$57740$new_n2891_
100 1
111 1
.names sd_data_serial_host0.data_cycles[8] sd_data_serial_host0.data_cycles[6] sd_data_serial_host0.data_cycles[7] $abc$57740$new_n2885_ $abc$57740$new_n2892_
1111 1
.names sd_data_serial_host0.data_cycles[10] sd_data_serial_host0.data_cycles[9] $abc$57740$new_n2892_ $abc$57740$new_n2893_
011 1
100 1
101 1
110 1
.names sd_data_serial_host0.data_cycles[9] $abc$57740$new_n2892_ sd_data_serial_host0.transf_cnt[9] $abc$57740$new_n2894_
010 1
100 1
.names sd_data_serial_host0.data_cycles[11] sd_data_serial_host0.data_cycles[9] sd_data_serial_host0.data_cycles[10] $abc$57740$new_n2892_ $abc$57740$new_n2895_
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names sd_data_serial_host0.data_cycles[9] sd_data_serial_host0.data_cycles[10] sd_data_serial_host0.data_cycles[11] $abc$57740$new_n2892_ $abc$57740$new_n2896_
1111 1
.names sd_data_serial_host0.data_cycles[14] $abc$57740$new_n2898_ sd_data_serial_host0.transf_cnt[14] $abc$57740$new_n2897_
010 1
100 1
.names sd_data_serial_host0.data_cycles[12] sd_data_serial_host0.data_cycles[13] $abc$57740$new_n2896_ $abc$57740$new_n2898_
111 1
.names sd_data_serial_host0.data_cycles[13] sd_data_serial_host0.data_cycles[12] $abc$57740$new_n2896_ $abc$57740$new_n2899_
011 1
100 1
101 1
110 1
.names sd_data_serial_host0.data_cycles[14] $abc$57740$new_n2898_ sd_data_serial_host0.transf_cnt[15] sd_data_serial_host0.transf_cnt[14] $abc$57740$new_n2900_
0000 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names sd_data_serial_host0.DAT_dat_reg[0] $abc$57740$new_n2898_ sd_data_serial_host0.data_cycles[14] sd_data_serial_host0.transf_cnt[15] $abc$57740$new_n2901_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0111 1
.names $abc$57740$new_n2904_ sd_data_serial_host0.state[2] sd_data_serial_host0.DAT_dat_reg[0] $abc$57740$new_n2903_
000 1
001 1
010 1
.names sd_data_master0.d_read_o sd_data_serial_host0.state[0] sd_data_master0.d_write_o $abc$57740$new_n2904_
110 1
.names sd_data_serial_host0.state[4] sd_data_serial_host0.state[3] sd_data_serial_host0.busy_int $abc$57740$new_n2906_
000 1
001 1
010 1
.names sd_data_serial_host0.state[4] $abc$57740$new_n2818_ sd_data_serial_host0.crc_status[2] $abc$57740$new_n2907_
100 1
101 1
111 1
.names $abc$57740$new_n2909_ sd_data_serial_host0.state[5] $abc$57740$new_n2911_ $abc$57740$new_n2869_ $abc$57740$new_n2908_
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1111 1
.names $abc$57740$new_n2910_ sd_data_master0.d_read_o sd_data_master0.d_write_o sd_data_serial_host0.state[0] $abc$57740$new_n2909_
0000 1
0010 1
0011 1
0100 1
0101 1
0110 1
.names sd_data_serial_host0.state[3] sd_data_serial_host0.busy_int sd_data_serial_host0.next_block sd_data_master0.crc_ok_i $abc$57740$new_n2910_
1000 1
1001 1
1010 1
.names sd_data_master0.d_read_o sd_data_master0.d_write_o $abc$57740$new_n2911_
11 1
.names $abc$57740$new_n2913_ sd_data_serial_host0.state[5] $abc$57740$new_n2911_ $abc$57740$new_n2869_ $abc$57740$new_n2912_
1000 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n2914_ sd_data_serial_host0.state[0] sd_data_master0.d_write_o sd_data_master0.d_read_o $abc$57740$new_n2913_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0111 1
.names sd_data_serial_host0.state[3] sd_data_master0.crc_ok_i sd_data_serial_host0.next_block sd_data_serial_host0.busy_int $abc$57740$new_n2914_
1110 1
.names $abc$57740$new_n2964_ $abc$57740$new_n2960_ $abc$57740$new_n2916_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3047
000 1
.names sd_data_serial_host0.state[1] $abc$57740$new_n2917_ $abc$57740$new_n2916_
10 1
.names $abc$57740$new_n2824_ $abc$57740$new_n2918_ $abc$57740$new_n2917_
00 1
.names $abc$57740$new_n2948_ $abc$57740$new_n2953_ $abc$57740$new_n2919_ $abc$57740$new_n2951_ $abc$57740$new_n2918_
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n2944_ sd_data_serial_host0.transf_cnt[13] $abc$57740$new_n2947_ $abc$57740$new_n2920_ $abc$57740$new_n2919_
0001 1
0100 1
0101 1
0111 1
.names $abc$57740$new_n2943_ $abc$57740$new_n2921_ $abc$57740$new_n2941_ $abc$57740$new_n2920_
000 1
010 1
011 1
.names $abc$57740$new_n2934_ $abc$57740$new_n2938_ $abc$57740$new_n2940_ $abc$57740$new_n2922_ $abc$57740$new_n2921_
1000 1
1001 1
1010 1
1011 1
1100 1
.names sd_data_serial_host0.data_cycles[8] $abc$57740$new_n2933_ sd_data_serial_host0.transf_cnt[8] $abc$57740$new_n2923_ $abc$57740$new_n2922_
0001 1
0100 1
0101 1
0111 1
1000 1
1001 1
1011 1
1101 1
.names sd_data_serial_host0.data_cycles[7] $abc$57740$new_n2932_ sd_data_serial_host0.transf_cnt[7] $abc$57740$new_n2924_ $abc$57740$new_n2923_
0001 1
0100 1
0101 1
0111 1
1000 1
1001 1
1011 1
1101 1
.names sd_data_serial_host0.transf_cnt[6] $abc$57740$new_n2931_ $abc$57740$new_n2925_ $abc$57740$new_n2930_ $abc$57740$new_n2924_
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n2929_ sd_data_serial_host0.data_cycles[4] sd_data_serial_host0.transf_cnt[4] $abc$57740$new_n6139_ $abc$57740$new_n2925_
0000 1
0001 1
0011 1
0101 1
.names sd_data_serial_host0.transf_cnt[5] sd_data_serial_host0.data_cycles[4] sd_data_serial_host0.data_cycles[5] $abc$57740$new_n2929_
100 1
111 1
.names sd_data_serial_host0.data_cycles[6] sd_data_serial_host0.data_cycles[4] sd_data_serial_host0.data_cycles[5] $abc$57740$new_n2930_
011 1
100 1
101 1
110 1
.names sd_data_serial_host0.data_cycles[4] sd_data_serial_host0.data_cycles[5] sd_data_serial_host0.transf_cnt[5] $abc$57740$new_n2931_
010 1
100 1
.names sd_data_serial_host0.data_cycles[4] sd_data_serial_host0.data_cycles[5] sd_data_serial_host0.data_cycles[6] $abc$57740$new_n2932_
111 1
.names sd_data_serial_host0.data_cycles[7] $abc$57740$new_n2932_ $abc$57740$new_n2933_
11 1
.names $abc$57740$new_n2937_ sd_data_serial_host0.data_cycles[11] $abc$57740$new_n2935_ sd_data_serial_host0.transf_cnt[11] $abc$57740$new_n2934_
0000 1
0001 1
0011 1
0101 1
0110 1
0111 1
.names sd_data_serial_host0.data_cycles[10] $abc$57740$new_n2936_ $abc$57740$new_n2935_
11 1
.names sd_data_serial_host0.data_cycles[8] sd_data_serial_host0.data_cycles[9] $abc$57740$new_n2933_ $abc$57740$new_n2936_
111 1
.names sd_data_serial_host0.data_cycles[10] $abc$57740$new_n2936_ sd_data_serial_host0.transf_cnt[10] $abc$57740$new_n2937_
010 1
100 1
.names $abc$57740$new_n2939_ sd_data_serial_host0.data_cycles[10] $abc$57740$new_n2936_ sd_data_serial_host0.transf_cnt[10] $abc$57740$new_n2938_
0000 1
0010 1
0011 1
0100 1
0101 1
0110 1
.names sd_data_serial_host0.transf_cnt[9] sd_data_serial_host0.data_cycles[9] sd_data_serial_host0.data_cycles[8] $abc$57740$new_n2933_ $abc$57740$new_n2939_
1000 1
1001 1
1010 1
1111 1
.names sd_data_serial_host0.data_cycles[9] sd_data_serial_host0.transf_cnt[9] sd_data_serial_host0.data_cycles[8] $abc$57740$new_n2933_ $abc$57740$new_n2940_
0011 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n2942_ sd_data_serial_host0.data_cycles[11] $abc$57740$new_n2935_ sd_data_serial_host0.transf_cnt[11] $abc$57740$new_n2941_
0000 1
0010 1
0011 1
0100 1
0101 1
0110 1
.names sd_data_serial_host0.transf_cnt[12] sd_data_serial_host0.data_cycles[12] sd_data_serial_host0.data_cycles[11] $abc$57740$new_n2935_ $abc$57740$new_n2942_
1000 1
1001 1
1010 1
1111 1
.names sd_data_serial_host0.data_cycles[12] sd_data_serial_host0.transf_cnt[12] sd_data_serial_host0.data_cycles[11] $abc$57740$new_n2935_ $abc$57740$new_n2943_
0011 1
1000 1
1001 1
1010 1
.names sd_data_serial_host0.data_cycles[14] $abc$57740$new_n2945_ sd_data_serial_host0.transf_cnt[14] $abc$57740$new_n2944_
010 1
100 1
.names sd_data_serial_host0.data_cycles[13] $abc$57740$new_n2946_ $abc$57740$new_n2945_
11 1
.names sd_data_serial_host0.data_cycles[11] sd_data_serial_host0.data_cycles[12] $abc$57740$new_n2935_ $abc$57740$new_n2946_
111 1
.names sd_data_serial_host0.data_cycles[13] $abc$57740$new_n2946_ $abc$57740$new_n2947_
01 1
10 1
.names $abc$57740$new_n2952_ $abc$57740$new_n2957_ $abc$57740$new_n2949_ $abc$57740$new_n2864_ $abc$57740$new_n2948_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
.names $abc$57740$new_n2954_ $abc$57740$new_n2950_ $abc$57740$new_n2953_ $abc$57740$new_n2944_ $abc$57740$new_n2949_
1100 1
.names $abc$57740$new_n2952_ $abc$57740$new_n2951_ $abc$57740$new_n2947_ sd_data_serial_host0.transf_cnt[13] $abc$57740$new_n2950_
0000 1
0001 1
0011 1
.names sd_data_serial_host0.transf_cnt[15] $abc$57740$new_n2945_ sd_data_serial_host0.data_cycles[14] $abc$57740$new_n2951_
100 1
101 1
110 1
.names sd_data_serial_host0.data_cycles[14] $abc$57740$new_n2945_ sd_data_serial_host0.transf_cnt[15] $abc$57740$new_n2952_
110 1
.names sd_data_serial_host0.transf_cnt[14] sd_data_serial_host0.data_cycles[14] $abc$57740$new_n2945_ $abc$57740$new_n2953_
100 1
111 1
.names $abc$57740$new_n2941_ $abc$57740$new_n2955_ $abc$57740$new_n2947_ sd_data_serial_host0.transf_cnt[13] $abc$57740$new_n2954_
1100 1
1110 1
1111 1
.names $abc$57740$new_n2956_ $abc$57740$new_n2938_ $abc$57740$new_n2934_ $abc$57740$new_n2943_ $abc$57740$new_n2955_
1110 1
.names sd_data_serial_host0.data_cycles[8] sd_data_serial_host0.transf_cnt[8] $abc$57740$new_n2933_ $abc$57740$new_n2940_ $abc$57740$new_n2956_
0000 1
0110 1
1010 1
1100 1
.names $abc$57740$new_n2958_ sd_data_serial_host0.data_cycles[4] sd_data_serial_host0.transf_cnt[4] $abc$57740$new_n2957_
101 1
110 1
.names $abc$57740$new_n2959_ sd_data_serial_host0.data_cycles[7] sd_data_serial_host0.transf_cnt[7] $abc$57740$new_n2932_ $abc$57740$new_n2958_
1000 1
1011 1
1101 1
1110 1
.names sd_data_serial_host0.transf_cnt[6] $abc$57740$new_n2930_ $abc$57740$new_n2929_ $abc$57740$new_n2931_ $abc$57740$new_n2959_
0000 1
1100 1
.names sd_data_serial_host0.state[1] $abc$57740$new_n2917_ $abc$57740$new_n2961_ $abc$57740$new_n2960_
110 1
.names $abc$57740$new_n2962_ sd_data_serial_host0.crc_c[4] $abc$57740$new_n2961_
10 1
.names $abc$57740$new_n2963_ sd_data_serial_host0.crc_c[2] sd_data_serial_host0.crc_c[3] $abc$57740$new_n2962_
100 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] $abc$57740$new_n2963_
00 1
.names $abc$57740$new_n2965_ $abc$57740$new_n2966_ sd_data_serial_host0.state[2] $abc$57740$new_n2964_
110 1
.names sd_data_serial_host0.state[1] sd_data_serial_host0.state[5] $abc$57740$new_n2965_
00 1
.names sd_data_serial_host0.state[3] sd_data_serial_host0.state[0] $abc$57740$new_n2966_
00 1
.names wb_rst_i software_reset_reg_cross.out sd_cmd_master0.rst
01 1
10 1
11 1
.names command_reg_cross.out[5] command_reg_cross.out[6] sd_data_xfer_trig0.r_w_i
10 1
.names $abc$57740$new_n2970_ command_reg_cross.out[6] $abc$57740$new_n2972_ sd_data_xfer_trig0.state[0] $abc$49716$auto$fsm_map.cc:170:map_fsm$2903[2]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n2971_ cmd_int_status_reg_cross.in[0] cmd_int_status_reg_cross.in[1] $abc$57740$new_n2970_
100 1
.names sd_data_xfer_trig0.state[2] sd_cmd_master0.rst $abc$57740$new_n2971_
10 1
.names cmd_start_cross.sync_clk_b[2] cmd_start_cross.sync_clk_b[1] sd_cmd_master0.rst $abc$57740$new_n2972_
010 1
100 1
.names $abc$57740$new_n2964_ $abc$57740$new_n2974_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3083
00 1
.names sd_data_serial_host0.state[1] $abc$57740$new_n2918_ $abc$57740$new_n2974_
11 1
.names sd_cmd_master0.go_idle_o sd_cmd_master0.rst cmd_serial_host0.rst
01 1
10 1
11 1
.names cmd_serial_host0.rst cmd_serial_host0.state[0] $abc$57740$new_n2977_ $abc$49716$auto$fsm_map.cc:170:map_fsm$2674[0]
010 1
100 1
101 1
110 1
111 1
.names cmd_serial_host0.counter[31] $abc$57740$new_n2978_ $abc$57740$new_n2991_ $abc$57740$new_n2977_
000 1
001 1
010 1
.names $abc$57740$new_n2990_ $abc$57740$new_n2979_ cmd_serial_host0.counter[4] cmd_serial_host0.counter[5] $abc$57740$new_n2978_
1100 1
.names $abc$57740$new_n2980_ cmd_serial_host0.counter[31] $abc$57740$new_n2979_
10 1
.names $abc$57740$new_n2989_ $abc$57740$new_n2984_ $abc$57740$new_n2981_ $abc$57740$new_n2980_
111 1
.names $abc$57740$new_n2982_ cmd_serial_host0.counter[8] cmd_serial_host0.counter[15] $abc$57740$new_n2981_
100 1
.names $abc$57740$new_n2983_ cmd_serial_host0.counter[12] cmd_serial_host0.counter[13] cmd_serial_host0.counter[14] $abc$57740$new_n2982_
1000 1
.names cmd_serial_host0.counter[9] cmd_serial_host0.counter[11] cmd_serial_host0.counter[10] $abc$57740$new_n2983_
000 1
.names $abc$57740$new_n2985_ $abc$57740$new_n2988_ $abc$57740$new_n2987_ cmd_serial_host0.counter[24] $abc$57740$new_n2984_
1110 1
.names $abc$57740$new_n2986_ cmd_serial_host0.counter[23] $abc$57740$new_n2985_
10 1
.names cmd_serial_host0.counter[21] cmd_serial_host0.counter[20] cmd_serial_host0.counter[22] $abc$57740$new_n2986_
000 1
.names cmd_serial_host0.counter[16] cmd_serial_host0.counter[17] cmd_serial_host0.counter[18] $abc$57740$new_n2987_
000 1
.names cmd_serial_host0.counter[19] cmd_serial_host0.counter[25] cmd_serial_host0.counter[27] cmd_serial_host0.counter[26] $abc$57740$new_n2988_
0000 1
.names cmd_serial_host0.counter[28] cmd_serial_host0.counter[29] cmd_serial_host0.counter[30] $abc$57740$new_n2989_
000 1
.names cmd_serial_host0.counter[6] cmd_serial_host0.counter[7] $abc$57740$new_n2990_
00 1
.names cmd_serial_host0.counter[3] cmd_serial_host0.counter[2] $abc$57740$new_n2991_
00 1
.names sd_data_master0.state[1] sd_data_master0.state[0] $abc$57740$new_n2993_ $abc$57740$new_n2994_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3183
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n2965_ sd_data_serial_host0.state[2] $abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3067 $abc$57740$new_n2993_
100 1
.names sd_data_master0.start_tx_fifo_o sd_data_master0.tx_fifo_empty_i sd_data_master0.rx_fifo_full_i $abc$57740$new_n2994_
001 1
011 1
110 1
111 1
.names $flatten\sd_data_master0.$procdff$2390.D sd_data_master0.state[2] $abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3187
00 1
01 1
11 1
.names sd_data_master0.state[3] sd_data_master0.state[0] $flatten\sd_data_master0.$procdff$2390.D
00 1
.names data_int_rst_cross.sync_clk_b[2] data_int_rst_cross.sync_clk_b[1] sd_cmd_master0.rst $abc$49716$auto$opt_dff.cc:276:combine_resets$3190
001 1
010 1
011 1
100 1
101 1
111 1
.names $abc$57740$new_n2993_ sd_data_master0.state[1] sd_data_master0.trans_done sd_data_master0.crc_ok_i $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3199
1100 1
.names $abc$57740$new_n2993_ sd_data_master0.state[1] sd_data_master0.crc_ok_i sd_data_master0.trans_done $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3206
1110 1
.names sd_data_master0.state[2] sd_data_master0.state[0] sd_data_master0.state[1] $abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3225
001 1
010 1
011 1
100 1
101 1
110 1
111 1
.names sd_data_master0.state[3] sd_data_master0.tx_fifo_full_i sd_data_master0.state[1] sd_data_master0.state[0] $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3233
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names wb_ack_o wb_cyc_i wb_stb_i $abc$49716$new_n3410_
000 1
001 1
010 1
.names $abc$57740$new_n3007_ $abc$57740$new_n3004_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237
11 1
.names wb_adr_i[5] $abc$57740$new_n3005_ $abc$57740$new_n3006_ wb_adr_i[4] $abc$57740$new_n3004_
1110 1
.names wb_adr_i[2] wb_adr_i[3] wb_adr_i[0] wb_adr_i[1] $abc$57740$new_n3005_
0000 1
.names wb_adr_i[6] wb_adr_i[7] $abc$57740$new_n3006_
10 1
.names wb_we_i $abc$49716$new_n3410_ $abc$57740$new_n3007_
10 1
.names $abc$57740$new_n3009_ $abc$57740$new_n3007_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3241
11 1
.names $abc$57740$new_n3010_ $abc$57740$new_n3006_ wb_adr_i[5] wb_adr_i[4] $abc$57740$new_n3009_
1100 1
.names wb_adr_i[3] wb_adr_i[2] wb_adr_i[0] wb_adr_i[1] $abc$57740$new_n3010_
1000 1
.names $abc$57740$new_n3007_ wb_rst_i $abc$49716$auto$opt_dff.cc:276:combine_resets$3248
00 1
01 1
11 1
.names $abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2991 $abc$57740$new_n3013_ $abc$57740$new_n2821_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3149
100 1
101 1
110 1
.names $abc$57740$new_n3049_ $abc$57740$new_n3014_ $abc$57740$new_n3013_
00 1
.names $abc$57740$new_n3035_ $abc$57740$new_n3015_ $abc$57740$new_n3014_
11 1
.names $abc$57740$new_n3028_ $abc$57740$new_n3016_ $abc$57740$new_n3015_
11 1
.names $abc$57740$new_n3024_ $abc$57740$new_n3017_ $abc$57740$new_n3027_ $abc$57740$new_n3026_ $abc$57740$new_n3016_
1100 1
.names sd_data_serial_host0.transf_cnt[14] sd_data_serial_host0.data_cycles[14] $abc$57740$new_n3018_ sd_data_serial_host0.transf_cnt[15] $abc$57740$new_n3017_
0000 1
0111 1
1010 1
1100 1
.names sd_data_serial_host0.data_cycles[13] $abc$57740$new_n3019_ $abc$57740$new_n3018_
11 1
.names sd_data_serial_host0.data_cycles[11] sd_data_serial_host0.data_cycles[12] $abc$57740$new_n3020_ $abc$57740$new_n3019_
111 1
.names sd_data_serial_host0.data_cycles[9] sd_data_serial_host0.data_cycles[10] $abc$57740$new_n3021_ $abc$57740$new_n3020_
111 1
.names sd_data_serial_host0.data_cycles[8] $abc$57740$new_n3022_ $abc$57740$new_n3021_
11 1
.names sd_data_serial_host0.data_cycles[5] sd_data_serial_host0.data_cycles[6] sd_data_serial_host0.data_cycles[7] $abc$57740$new_n3023_ $abc$57740$new_n3022_
1110 1
.names sd_data_serial_host0.data_cycles[4] $abc$57740$new_n2882_ sd_data_serial_host0.data_cycles[1] $abc$57740$new_n3023_
000 1
001 1
010 1
.names $abc$57740$new_n3025_ sd_data_serial_host0.data_cycles[13] $abc$57740$new_n3019_ sd_data_serial_host0.transf_cnt[13] $abc$57740$new_n3024_
0000 1
0010 1
0011 1
0100 1
0101 1
0110 1
.names sd_data_serial_host0.transf_cnt[12] sd_data_serial_host0.data_cycles[12] sd_data_serial_host0.data_cycles[11] $abc$57740$new_n3020_ $abc$57740$new_n3025_
1000 1
1001 1
1010 1
1111 1
.names sd_data_serial_host0.data_cycles[13] $abc$57740$new_n3019_ sd_data_serial_host0.transf_cnt[13] $abc$57740$new_n3026_
010 1
100 1
.names sd_data_serial_host0.data_cycles[12] sd_data_serial_host0.transf_cnt[12] sd_data_serial_host0.data_cycles[11] $abc$57740$new_n3020_ $abc$57740$new_n3027_
0011 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n3029_ sd_data_serial_host0.data_cycles[8] sd_data_serial_host0.transf_cnt[8] $abc$57740$new_n3022_ $abc$57740$new_n3028_
1000 1
1011 1
1101 1
1110 1
.names $abc$57740$new_n3034_ $abc$57740$new_n3031_ $abc$57740$new_n3033_ $abc$57740$new_n3030_ $abc$57740$new_n3029_
1100 1
.names sd_data_serial_host0.data_cycles[11] $abc$57740$new_n3020_ sd_data_serial_host0.transf_cnt[11] $abc$57740$new_n3030_
010 1
100 1
.names $abc$57740$new_n3032_ sd_data_serial_host0.data_cycles[11] $abc$57740$new_n3020_ sd_data_serial_host0.transf_cnt[11] $abc$57740$new_n3031_
0000 1
0010 1
0011 1
0100 1
0101 1
0110 1
.names sd_data_serial_host0.transf_cnt[10] sd_data_serial_host0.data_cycles[10] sd_data_serial_host0.data_cycles[9] $abc$57740$new_n3021_ $abc$57740$new_n3032_
1000 1
1001 1
1010 1
1111 1
.names sd_data_serial_host0.data_cycles[10] sd_data_serial_host0.transf_cnt[10] sd_data_serial_host0.data_cycles[9] $abc$57740$new_n3021_ $abc$57740$new_n3033_
0011 1
1000 1
1001 1
1010 1
.names sd_data_serial_host0.data_cycles[9] sd_data_serial_host0.transf_cnt[9] $abc$57740$new_n3021_ $abc$57740$new_n3034_
000 1
011 1
101 1
110 1
.names $abc$57740$new_n3036_ sd_data_serial_host0.data_cycles[1] sd_data_serial_host0.transf_cnt[1] sd_data_serial_host0.transf_cnt[0] $abc$57740$new_n3035_
1010 1
1100 1
.names $abc$57740$new_n3046_ $abc$57740$new_n3037_ $abc$57740$new_n3036_
11 1
.names $abc$57740$new_n3041_ $abc$57740$new_n3038_ $abc$57740$new_n3045_ sd_data_serial_host0.transf_cnt[3] $abc$57740$new_n3037_
1100 1
1101 1
1111 1
.names sd_data_serial_host0.transf_cnt[6] $abc$57740$new_n3040_ sd_data_serial_host0.transf_cnt[7] $abc$57740$new_n3039_ $abc$57740$new_n3038_
0000 1
0011 1
1100 1
1111 1
.names sd_data_serial_host0.data_cycles[7] sd_data_serial_host0.data_cycles[5] sd_data_serial_host0.data_cycles[6] $abc$57740$new_n3023_ $abc$57740$new_n3039_
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1111 1
.names sd_data_serial_host0.data_cycles[6] sd_data_serial_host0.data_cycles[5] $abc$57740$new_n3023_ $abc$57740$new_n3040_
010 1
100 1
101 1
111 1
.names sd_data_serial_host0.transf_cnt[4] $abc$57740$new_n3044_ $abc$57740$new_n3043_ $abc$57740$new_n3042_ $abc$57740$new_n3041_
0100 1
1000 1
.names sd_data_serial_host0.transf_cnt[5] sd_data_serial_host0.data_cycles[5] $abc$57740$new_n3023_ $abc$57740$new_n3042_
101 1
110 1
.names sd_data_serial_host0.data_cycles[5] $abc$57740$new_n3023_ sd_data_serial_host0.transf_cnt[5] $abc$57740$new_n3043_
000 1
110 1
.names sd_data_serial_host0.data_cycles[4] sd_data_serial_host0.data_cycles[1] $abc$57740$new_n2882_ $abc$57740$new_n3044_
011 1
100 1
101 1
110 1
.names sd_data_serial_host0.data_cycles[3] sd_data_serial_host0.data_cycles[2] sd_data_serial_host0.data_cycles[1] $abc$57740$new_n3045_
011 1
100 1
101 1
110 1
.names $abc$57740$new_n3047_ sd_data_serial_host0.data_cycles[2] sd_data_serial_host0.data_cycles[1] sd_data_serial_host0.transf_cnt[2] $abc$57740$new_n3046_
1000 1
1001 1
1011 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n3048_ $abc$57740$new_n3045_ sd_data_serial_host0.transf_cnt[3] $abc$57740$new_n3047_
000 1
010 1
011 1
.names sd_data_serial_host0.transf_cnt[2] sd_data_serial_host0.data_cycles[2] sd_data_serial_host0.data_cycles[1] $abc$57740$new_n3048_
100 1
111 1
.names $abc$57740$new_n2823_ $abc$57740$new_n2961_ $abc$57740$new_n3049_
10 1
.names $abc$57740$new_n3051_ $abc$57740$new_n3007_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3263
11 1
.names $abc$57740$new_n3053_ $abc$57740$new_n3052_ $abc$57740$new_n3051_
11 1
.names wb_adr_i[5] wb_adr_i[6] wb_adr_i[7] wb_adr_i[4] $abc$57740$new_n3052_
1000 1
.names wb_adr_i[2] wb_adr_i[3] wb_adr_i[0] wb_adr_i[1] $abc$57740$new_n3053_
1000 1
.names cmd_serial_host0.state[1] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2356.D
01 1
10 1
11 1
.names $abc$57740$new_n3060_ $abc$57740$new_n3037_ $abc$57740$new_n3047_ $abc$57740$new_n3059_
000 1
001 1
011 1
.names sd_data_serial_host0.transf_cnt[6] sd_data_serial_host0.transf_cnt[7] $abc$57740$new_n3040_ $abc$57740$new_n3039_ $abc$57740$new_n3060_
0100 1
0110 1
1000 1
1100 1
1101 1
1110 1
.names $abc$57740$new_n3038_ $abc$57740$new_n3043_ $abc$57740$new_n3062_ $abc$57740$new_n3061_
100 1
.names $abc$57740$new_n3042_ $abc$57740$new_n3044_ sd_data_serial_host0.transf_cnt[4] $abc$57740$new_n3062_
000 1
001 1
010 1
.names $abc$57740$new_n2821_ $abc$57740$new_n3049_ $abc$57740$new_n3064_
10 1
.names $abc$57740$new_n3030_ $abc$57740$new_n3031_ $abc$57740$new_n3070_ $abc$57740$new_n3033_ $abc$57740$new_n3069_
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.data_cycles[9] $abc$57740$new_n3021_ sd_data_serial_host0.transf_cnt[9] $abc$57740$new_n3071_ $abc$57740$new_n3070_
0000 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1100 1
.names sd_data_serial_host0.transf_cnt[8] sd_data_serial_host0.data_cycles[8] $abc$57740$new_n3022_ $abc$57740$new_n3071_
100 1
111 1
.names sd_data_serial_host0.state[2] sd_data_serial_host0.state[0] sd_data_serial_host0.state[4] $abc$57740$new_n3072_
000 1
.names $abc$57740$new_n3074_ $abc$57740$new_n3007_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3267
11 1
.names $abc$57740$new_n3075_ $abc$57740$new_n3010_ $abc$57740$new_n3074_
11 1
.names wb_adr_i[5] wb_adr_i[4] wb_adr_i[6] wb_adr_i[7] $abc$57740$new_n3075_
1100 1
.names sd_data_serial_host0.state[1] $abc$57740$new_n2918_ sd_data_serial_host0.state[0] $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3165
001 1
011 1
100 1
101 1
.names $abc$57740$new_n3078_ $abc$57740$new_n3007_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3259
11 1
.names $abc$57740$new_n3006_ $abc$57740$new_n3005_ wb_adr_i[5] wb_adr_i[4] $abc$57740$new_n3078_
1100 1
.names $abc$57740$new_n3080_ $abc$57740$new_n3007_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3271
11 1
.names $abc$57740$new_n3082_ $abc$57740$new_n3081_ $abc$57740$new_n3080_
11 1
.names wb_adr_i[4] wb_adr_i[6] wb_adr_i[7] wb_adr_i[5] $abc$57740$new_n3081_
1000 1
.names wb_adr_i[2] wb_adr_i[3] wb_adr_i[0] wb_adr_i[1] $abc$57740$new_n3082_
1100 1
.names cmd_serial_host0.rst $abc$57740$new_n3094_ cmd_serial_host0.state[3] $abc$57740$new_n3084_ $abc$49716$auto$fsm_map.cc:170:map_fsm$2674[3]
0010 1
0100 1
0101 1
0110 1
0111 1
.names $abc$57740$new_n3159_ cmd_serial_host0.counter[31] $abc$57740$new_n3084_
10 1
.names cmd_serial_host0.counter[2] cmd_serial_host0.resp_len[5] $abc$57740$new_n3089_
10 1
.names cmd_serial_host0.state[4] cmd_serial_host0.cmd_dat_reg $abc$57740$new_n3094_
10 1
.names $abc$57740$new_n3097_ $abc$57740$new_n3096_ $abc$57740$new_n3064_ $abc$57740$new_n2974_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3115
1000 1
.names $abc$57740$new_n2859_ $abc$57740$new_n2822_ $abc$57740$new_n2852_ $abc$57740$new_n3096_
110 1
.names sd_data_serial_host0.state[1] $abc$57740$new_n2863_ sd_data_serial_host0.state[2] $abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2991 $abc$57740$new_n3097_
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
.names $abc$57740$new_n3099_ $abc$57740$new_n2821_ $abc$57740$new_n2965_ sd_data_serial_host0.state[2] $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3125
0000 1
0001 1
0011 1
.names sd_data_serial_host0.state[1] $abc$57740$new_n2863_ $abc$57740$new_n3099_
10 1
.names sd_data_master0.start_rx_fifo_o sd_fifo_filler0.generic_fifo_dc_gray0.empty m_wb_we_o
10 1
.names $abc$57740$new_n3102_ m_wb_we_o m_wb_cyc_o
01 1
10 1
11 1
.names sd_data_master0.start_tx_fifo_o sd_data_master0.start_rx_fifo_o sd_data_master0.tx_fifo_full_i $abc$57740$new_n3102_
100 1
.names $abc$57740$new_n3102_ sd_fifo_filler0.fifo_rd_ack m_wb_we_o m_wb_stb_o
011 1
100 1
101 1
110 1
111 1
.names $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$4189 $abc$57740$new_n3105_ $abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967
01 1
10 1
11 1
.names m_wb_ack_i m_wb_stb_o $abc$57740$new_n3105_
11 1
.names sd_data_master0.start_rx_fifo_o sd_data_master0.start_tx_fifo_o $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$4189
00 1
.names cmd_serial_host0.rst cmd_serial_host0.state[6] cmd_serial_host0.state[5] $abc$57740$new_n3108_ $abc$49716$auto$fsm_map.cc:170:map_fsm$2674[5]
0010 1
0100 1
0101 1
0110 1
0111 1
.names cmd_serial_host0.counter[31] $abc$57740$new_n2980_ $abc$57740$new_n2990_ $abc$57740$new_n3109_ $abc$57740$new_n3108_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0111 1
.names cmd_serial_host0.counter[4] cmd_serial_host0.counter[5] $abc$57740$new_n3109_
11 1
.names cmd_serial_host0.rst $abc$57740$new_n3111_ cmd_serial_host0.state[0] $abc$57740$new_n2977_ $abc$49716$auto$fsm_map.cc:170:map_fsm$2674[7]
0000 1
0001 1
0010 1
0011 1
0111 1
.names $flatten\cmd_serial_host0.$procdff$2356.D cmd_serial_host0.start_i cmd_serial_host0.state[7] $abc$57740$new_n3111_
000 1
010 1
011 1
.names $abc$57740$new_n2908_ $abc$57740$new_n3116_ $abc$57740$new_n3113_ $abc$49716$auto$fsm_map.cc:170:map_fsm$2822[0]
000 1
001 1
010 1
011 1
100 1
.names sd_cmd_master0.rst $abc$57740$new_n3114_ sd_data_serial_host0.state[1] $abc$57740$new_n3113_
000 1
010 1
011 1
.names sd_data_master0.crc_ok_i sd_data_serial_host0.next_block $abc$57740$new_n3115_ $abc$57740$new_n3114_
111 1
.names $abc$57740$new_n2853_ $abc$57740$new_n2957_ $abc$57740$new_n2949_ $abc$57740$new_n3115_
111 1
.names sd_cmd_master0.rst $abc$57740$new_n2911_ $abc$57740$new_n3115_ $abc$57740$new_n3116_
000 1
.names sd_cmd_master0.state[2] sd_cmd_master0.state[0] $abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3310
01 1
10 1
11 1
.names cmd_int_rst_cross.sync_clk_b[2] cmd_int_rst_cross.sync_clk_b[1] sd_cmd_master0.rst $abc$49716$auto$opt_dff.cc:276:combine_resets$3313
001 1
010 1
011 1
100 1
101 1
111 1
.names $abc$57740$new_n3148_ $abc$57740$new_n3120_ sd_cmd_master0.index_check cmd_serial_host0.index_ok_o $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3324
1000 1
1001 1
1010 1
1011 1
1110 1
.names $abc$57740$new_n3121_ sd_cmd_master0.crc_check cmd_serial_host0.crc_ok_o $abc$57740$new_n3120_
100 1
101 1
111 1
.names $abc$57740$new_n3147_ $abc$57740$new_n3122_ $abc$57740$new_n3121_
10 1
.names $abc$57740$new_n3144_ $abc$57740$new_n3123_ $abc$57740$new_n3146_ $abc$57740$new_n3136_ $abc$57740$new_n3122_
0000 1
0001 1
0010 1
0011 1
0111 1
.names $abc$57740$new_n3143_ $abc$57740$new_n3134_ $abc$57740$new_n3124_ $abc$57740$new_n3141_ $abc$57740$new_n3123_
1000 1
1010 1
1011 1
.names $abc$57740$new_n3133_ $abc$57740$new_n3125_ $abc$57740$new_n3127_ $abc$57740$new_n3129_ $abc$57740$new_n3124_
1000 1
1001 1
1011 1
.names $abc$57740$new_n3126_ $abc$57740$new_n3132_ $abc$57740$new_n3130_ $abc$57740$new_n3131_ $abc$57740$new_n3125_
1000 1
1001 1
1010 1
1011 1
1110 1
.names $abc$57740$new_n3129_ $abc$57740$new_n3127_ sd_cmd_master0.watchdog[4] sd_cmd_master0.timeout_reg[4] $abc$57740$new_n3126_
1100 1
1110 1
1111 1
.names $abc$57740$new_n3128_ sd_cmd_master0.watchdog[7] sd_cmd_master0.timeout_reg[7] $abc$57740$new_n3127_
100 1
111 1
.names sd_cmd_master0.watchdog[6] sd_cmd_master0.timeout_reg[6] sd_cmd_master0.timeout_reg[5] sd_cmd_master0.watchdog[5] $abc$57740$new_n3128_
0000 1
0001 1
0011 1
1100 1
1101 1
1111 1
.names sd_cmd_master0.watchdog[5] sd_cmd_master0.timeout_reg[5] sd_cmd_master0.watchdog[4] sd_cmd_master0.timeout_reg[4] $abc$57740$new_n3129_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names sd_cmd_master0.watchdog[2] sd_cmd_master0.timeout_reg[2] sd_cmd_master0.watchdog[3] sd_cmd_master0.timeout_reg[3] $abc$57740$new_n3130_
0000 1
0011 1
1100 1
1111 1
.names sd_cmd_master0.timeout_reg[0] sd_cmd_master0.watchdog[0] sd_cmd_master0.watchdog[1] sd_cmd_master0.timeout_reg[1] $abc$57740$new_n3131_
0001 1
0101 1
1000 1
1001 1
1011 1
1101 1
.names sd_cmd_master0.watchdog[2] sd_cmd_master0.watchdog[3] sd_cmd_master0.timeout_reg[2] sd_cmd_master0.timeout_reg[3] $abc$57740$new_n3132_
0000 1
0001 1
0010 1
0011 1
0101 1
0111 1
1001 1
1010 1
1011 1
1111 1
.names sd_cmd_master0.watchdog[6] sd_cmd_master0.watchdog[7] sd_cmd_master0.timeout_reg[6] sd_cmd_master0.timeout_reg[7] $abc$57740$new_n3133_
0000 1
0001 1
0010 1
0011 1
0101 1
0111 1
1001 1
1010 1
1011 1
1111 1
.names $abc$57740$new_n3135_ $abc$57740$new_n3140_ $abc$57740$new_n3139_ $abc$57740$new_n3138_ $abc$57740$new_n3134_
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n3137_ $abc$57740$new_n3136_ $abc$57740$new_n3135_
11 1
.names sd_cmd_master0.watchdog[14] sd_cmd_master0.timeout_reg[14] sd_cmd_master0.timeout_reg[15] sd_cmd_master0.watchdog[15] $abc$57740$new_n3136_
0000 1
0011 1
1100 1
1111 1
.names sd_cmd_master0.timeout_reg[12] sd_cmd_master0.watchdog[12] sd_cmd_master0.watchdog[13] sd_cmd_master0.timeout_reg[13] $abc$57740$new_n3137_
0000 1
0011 1
1100 1
1111 1
.names sd_cmd_master0.watchdog[10] sd_cmd_master0.timeout_reg[10] sd_cmd_master0.watchdog[11] sd_cmd_master0.timeout_reg[11] $abc$57740$new_n3138_
0000 1
0011 1
1100 1
1111 1
.names sd_cmd_master0.watchdog[8] sd_cmd_master0.watchdog[9] sd_cmd_master0.timeout_reg[8] sd_cmd_master0.timeout_reg[9] $abc$57740$new_n3139_
0100 1
0110 1
1000 1
1100 1
1101 1
1110 1
.names sd_cmd_master0.watchdog[10] sd_cmd_master0.watchdog[11] sd_cmd_master0.timeout_reg[10] sd_cmd_master0.timeout_reg[11] $abc$57740$new_n3140_
0100 1
0110 1
1000 1
1100 1
1101 1
1110 1
.names $abc$57740$new_n3142_ $abc$57740$new_n3138_ $abc$57740$new_n3135_ $abc$57740$new_n3141_
111 1
.names sd_cmd_master0.timeout_reg[8] sd_cmd_master0.watchdog[8] sd_cmd_master0.watchdog[9] sd_cmd_master0.timeout_reg[9] $abc$57740$new_n3142_
0000 1
0011 1
1100 1
1111 1
.names sd_cmd_master0.watchdog[14] sd_cmd_master0.timeout_reg[14] sd_cmd_master0.timeout_reg[15] sd_cmd_master0.watchdog[15] $abc$57740$new_n3143_
0000 1
0010 1
0011 1
0100 1
0110 1
0111 1
1010 1
1100 1
1110 1
1111 1
.names $abc$57740$new_n3145_ $abc$57740$new_n3130_ $abc$57740$new_n3141_ $abc$57740$new_n3126_ $abc$57740$new_n3144_
1111 1
.names sd_cmd_master0.timeout_reg[0] sd_cmd_master0.watchdog[0] sd_cmd_master0.watchdog[1] sd_cmd_master0.timeout_reg[1] $abc$57740$new_n3145_
0000 1
0011 1
1100 1
1111 1
.names sd_cmd_master0.watchdog[12] sd_cmd_master0.watchdog[13] sd_cmd_master0.timeout_reg[12] sd_cmd_master0.timeout_reg[13] $abc$57740$new_n3146_
0100 1
0110 1
1000 1
1100 1
1101 1
1110 1
.names cmd_serial_host0.finish_o sd_cmd_master0.state[2] $abc$57740$new_n3147_
11 1
.names $abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3310 $abc$57740$new_n3150_ $abc$57740$new_n3149_ cmd_serial_host0.finish_o $abc$57740$new_n3148_
1000 1
1001 1
1011 1
.names sd_cmd_master0.state[2] $abc$57740$new_n3122_ $abc$57740$new_n3149_
10 1
.names sd_cmd_master0.state[0] cmd_start_cross.sync_clk_b[2] cmd_start_cross.sync_clk_b[1] $abc$57740$new_n3150_
100 1
111 1
.names $abc$57740$new_n3155_ $abc$57740$new_n3154_ $abc$57740$new_n3153_ $abc$57740$new_n3152_ $abc$49716$new_n3878_
1111 1
.names clock_divider0.ClockDiv[6] clock_divider0.DIVIDER[6] clock_divider0.ClockDiv[3] clock_divider0.DIVIDER[3] $abc$57740$new_n3152_
0000 1
0011 1
1100 1
1111 1
.names clock_divider0.ClockDiv[4] clock_divider0.DIVIDER[4] clock_divider0.DIVIDER[0] clock_divider0.ClockDiv[0] $abc$57740$new_n3153_
0000 1
0011 1
1100 1
1111 1
.names clock_divider0.ClockDiv[2] clock_divider0.DIVIDER[2] clock_divider0.ClockDiv[1] clock_divider0.DIVIDER[1] $abc$57740$new_n3154_
0000 1
0011 1
1100 1
1111 1
.names clock_divider0.ClockDiv[7] clock_divider0.DIVIDER[7] clock_divider0.ClockDiv[5] clock_divider0.DIVIDER[5] $abc$57740$new_n3155_
0000 1
0011 1
1100 1
1111 1
.names wb_rst_i $abc$49716$new_n3878_ $abc$49716$auto$opt_dff.cc:276:combine_resets$3560
01 1
10 1
11 1
.names sd_cmd_master0.state[0] wb_rst_i $abc$49716$auto$opt_dff.cc:276:combine_resets$3550
00 1
01 1
11 1
.names $abc$57740$new_n3183_ $abc$57740$new_n3159_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3543
11 1
.names $abc$57740$new_n3182_ $abc$57740$new_n6735_ $abc$57740$new_n3159_
00 1
.names cmd_serial_host0.counter[7] cmd_serial_host0.resp_len[6] cmd_serial_host0.counter[6] $abc$57740$new_n3162_ $abc$57740$new_n3161_
0001 1
0100 1
0101 1
0111 1
.names $abc$57740$new_n3169_ $abc$57740$new_n3163_ $abc$57740$new_n3167_ $abc$57740$new_n3162_
100 1
101 1
110 1
.names cmd_serial_host0.counter[3] cmd_serial_host0.resp_len[6] $abc$57740$new_n3164_ $abc$57740$new_n3163_
000 1
100 1
101 1
110 1
.names cmd_serial_host0.resp_len[5] $abc$57740$new_n3165_ $abc$57740$new_n3164_
10 1
.names cmd_serial_host0.counter[2] $abc$57740$new_n3166_ $abc$57740$new_n3165_
11 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] $abc$57740$new_n3166_
11 1
.names $abc$57740$new_n3168_ cmd_serial_host0.resp_len[6] cmd_serial_host0.counter[4] $abc$57740$new_n3167_
100 1
111 1
.names cmd_serial_host0.resp_len[5] cmd_serial_host0.counter[5] $abc$57740$new_n3168_
00 1
11 1
.names cmd_serial_host0.counter[4] cmd_serial_host0.resp_len[6] cmd_serial_host0.resp_len[5] cmd_serial_host0.counter[5] $abc$57740$new_n3169_
0000 1
0010 1
0011 1
0100 1
0110 1
0111 1
1010 1
1100 1
1110 1
1111 1
.names cmd_serial_host0.counter[8] cmd_serial_host0.counter[11] cmd_serial_host0.counter[12] cmd_serial_host0.counter[13] $abc$57740$new_n3176_
0000 1
.names cmd_serial_host0.counter[14] cmd_serial_host0.counter[21] cmd_serial_host0.counter[23] cmd_serial_host0.counter[24] $abc$57740$new_n3177_
0000 1
.names cmd_serial_host0.counter[31] $abc$57740$new_n2980_ $abc$57740$new_n3161_ $abc$57740$new_n3182_
011 1
100 1
101 1
110 1
.names cmd_serial_host0.state[3] $abc$57740$new_n6153_ $abc$57740$new_n3183_
11 1
.names $abc$57740$new_n3167_ cmd_serial_host0.resp_len[6] cmd_serial_host0.counter[3] $abc$57740$new_n3089_ $abc$57740$new_n3186_
1000 1
1110 1
.names cmd_serial_host0.resp_len[6] cmd_serial_host0.counter[6] $abc$57740$new_n3188_
00 1
11 1
.names $abc$49716$new_n4057_ cmd_serial_host0.state[4] $flatten\cmd_serial_host0.$procdff$2354.D
00 1
01 1
11 1
.names cmd_serial_host0.state[7] $flatten\cmd_serial_host0.$procdff$2356.D $abc$49716$new_n4057_
00 1
.names cmd_serial_host0.state[6] cmd_serial_host0.state[3] $flatten\cmd_serial_host0.$procdff$2354.D $abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3529
001 1
010 1
011 1
100 1
101 1
110 1
111 1
.names cmd_serial_host0.state[5] cmd_serial_host0.state[0] $abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3505
01 1
10 1
11 1
.names $abc$57740$new_n3195_ $flatten\cmd_serial_host0.$procdff$2354.D $abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458
00 1
01 1
11 1
.names cmd_serial_host0.state[3] $abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3505 $abc$57740$new_n3195_
00 1
.names cmd_serial_host0.state[7] cmd_serial_host0.state[2] $abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513
01 1
10 1
11 1
.names cmd_serial_host0.state[3] $abc$57740$new_n6153_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494
10 1
.names cmd_serial_host0.state[3] cmd_serial_host0.state[7] $abc$57740$new_n3199_ $abc$57740$new_n6153_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490
0100 1
0101 1
0110 1
0111 1
1010 1
1110 1
.names cmd_serial_host0.counter[31] $abc$57740$new_n2978_ cmd_serial_host0.counter[3] $abc$57740$new_n3199_
000 1
001 1
011 1
.names $abc$57740$new_n3082_ $abc$57740$new_n3075_ $flatten\sd_controller_wb0.$procmux$930.S[3]
11 1
.names $abc$57740$new_n3075_ $abc$57740$new_n3053_ $flatten\sd_controller_wb0.$procmux$930.S[7]
11 1
.names $abc$57740$new_n3183_ $abc$57740$new_n3159_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3535
10 1
.names $abc$57740$new_n3205_ $abc$57740$new_n3204_ cmd_int_enable_reg_cross.in[1] cmd_int_status_reg_cross.out[1] int_cmd
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names cmd_int_status_reg_cross.out[0] cmd_int_enable_reg_cross.in[0] cmd_int_status_reg_cross.out[3] cmd_int_enable_reg_cross.in[3] $abc$57740$new_n3204_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names cmd_int_status_reg_cross.out[2] cmd_int_enable_reg_cross.in[2] cmd_int_status_reg_cross.out[4] cmd_int_enable_reg_cross.in[4] $abc$57740$new_n3205_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n3207_ data_int_status_reg_cross.out[1] data_int_enable_reg_cross.in[1] int_data
000 1
001 1
010 1
011 1
111 1
.names data_int_status_reg_cross.out[0] data_int_enable_reg_cross.in[0] data_int_status_reg_cross.out[2] data_int_enable_reg_cross.in[2] $abc$57740$new_n3207_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names cmd_serial_host0.rst $abc$57740$new_n3209_ cmd_serial_host0.state[4] cmd_serial_host0.cmd_dat_reg $abc$49716$auto$fsm_map.cc:170:map_fsm$2674[4]
0011 1
0100 1
0101 1
0110 1
0111 1
.names cmd_serial_host0.state[5] cmd_serial_host0.with_response $abc$57740$new_n3108_ $abc$57740$new_n3209_
111 1
.names sd_cmd_master0.rst $abc$57740$new_n2912_ $abc$49716$auto$fsm_map.cc:170:map_fsm$2822[5]
00 1
.names sd_cmd_master0.rst $abc$57740$new_n2868_ $abc$57740$new_n2907_ $abc$49716$auto$fsm_map.cc:170:map_fsm$2822[4]
001 1
010 1
011 1
.names $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3361 $abc$57740$new_n3147_ sd_cmd_master0.index_check cmd_serial_host0.index_ok_o $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3337
1000 1
1001 1
1010 1
1011 1
1110 1
.names $abc$57740$new_n3148_ $abc$57740$new_n3122_ sd_cmd_master0.state[2] $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3361
100 1
101 1
110 1
.names $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3361 $abc$57740$new_n3120_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3350
10 1
.names sd_cmd_master0.rst $abc$57740$new_n2903_ sd_data_serial_host0.state[1] $abc$57740$new_n3114_ $abc$49716$auto$fsm_map.cc:170:map_fsm$2822[2]
0000 1
0001 1
0010 1
0011 1
0111 1
.names $abc$57740$new_n3217_ sd_data_serial_host0.state[1] $abc$57740$new_n3116_ $abc$49716$auto$fsm_map.cc:170:map_fsm$2822[1]
011 1
100 1
101 1
110 1
111 1
.names sd_data_serial_host0.state[2] sd_data_serial_host0.DAT_dat_reg[0] sd_cmd_master0.rst $abc$57740$new_n3217_
100 1
.names sd_cmd_master0.rst $abc$57740$new_n3219_ sd_data_master0.start_tx_i sd_data_master0.state[0] $abc$49716$auto$fsm_map.cc:170:map_fsm$2776[3]
0011 1
0100 1
0101 1
0110 1
0111 1
.names sd_data_master0.state[3] $abc$57740$new_n2993_ sd_data_master0.tx_fifo_full_i $abc$57740$new_n3219_
100 1
110 1
111 1
.names sd_cmd_master0.rst $abc$57740$new_n3221_ sd_data_master0.state[2] $abc$57740$new_n2993_ $abc$49716$auto$fsm_map.cc:170:map_fsm$2776[2]
0011 1
0100 1
0101 1
0110 1
0111 1
.names sd_data_master0.start_rx_i sd_data_master0.state[0] sd_data_master0.start_tx_i $abc$57740$new_n3221_
110 1
.names sd_cmd_master0.rst $abc$57740$new_n3223_ sd_data_master0.state[1] sd_data_master0.trans_done $abc$49716$auto$fsm_map.cc:170:map_fsm$2776[1]
0010 1
0100 1
0101 1
0110 1
0111 1
.names $abc$57740$new_n2993_ sd_data_master0.state[2] sd_data_master0.tx_fifo_full_i sd_data_master0.state[3] $abc$57740$new_n3223_
0011 1
0100 1
0101 1
0110 1
0111 1
.names $abc$57740$new_n3225_ sd_data_master0.trans_done sd_data_master0.state[1] $abc$49716$auto$fsm_map.cc:170:map_fsm$2776[0]
000 1
001 1
010 1
011 1
111 1
.names sd_cmd_master0.rst sd_data_master0.state[0] sd_data_master0.start_rx_i sd_data_master0.start_tx_i $abc$57740$new_n3225_
0000 1
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
.names sd_cmd_master0.rst $abc$57740$new_n2906_ $abc$57740$new_n3227_ $abc$49716$auto$fsm_map.cc:170:map_fsm$2822[3]
000 1
.names $abc$57740$new_n2818_ sd_data_serial_host0.crc_status[2] sd_data_serial_host0.busy_int sd_data_serial_host0.state[3] $abc$57740$new_n3227_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1100 1
1101 1
1110 1
.names $abc$57740$new_n3229_ sd_cmd_master0.state[0] $abc$57740$new_n2972_ $abc$49716$auto$fsm_map.cc:170:map_fsm$2739[2]
011 1
100 1
101 1
110 1
111 1
.names sd_cmd_master0.state[2] cmd_serial_host0.finish_o cmd_serial_host0.rst $abc$57740$new_n3229_
100 1
.names $abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3310 $abc$57740$new_n3150_ $abc$57740$new_n3149_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3370
100 1
.names sd_cmd_master0.expect_response $abc$57740$new_n3121_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386
11 1
.names sd_cmd_master0.state[1] sd_cmd_master0.state[0] $flatten\sd_cmd_master0.$procdff$2319.D
00 1
.names sd_cmd_master0.state[2] $abc$57740$new_n3122_ $flatten\sd_cmd_master0.$procdff$2319.D $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3414
000 1
010 1
110 1
111 1
.names sd_cmd_master0.state[1] sd_cmd_master0.state[2] $flatten\sd_cmd_master0.$procdff$2318.D
00 1
.names $abc$57740$new_n3150_ $abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3310 sd_cmd_master0.state[1] $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3422
001 1
010 1
011 1
.names $abc$57740$new_n3237_ sd_cmd_master0.busy_check $abc$57740$new_n3147_ cmd_serial_host0.rst $abc$49716$auto$fsm_map.cc:170:map_fsm$2739[1]
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_cmd_master0.state[1] sd_data_serial_host0.DAT_dat_reg[0] sd_cmd_master0.rst $abc$57740$new_n3237_
100 1
.names $abc$57740$new_n3239_ $abc$57740$new_n3183_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3470
10 1
.names cmd_serial_host0.state[5] $abc$57740$new_n3240_ cmd_serial_host0.state[6] cmd_serial_host0.state[3] $abc$57740$new_n3239_
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n6156_ $abc$57740$new_n3248_ $abc$57740$new_n3240_
10 1
.names $abc$57740$new_n2979_ cmd_serial_host0.counter[5] $abc$57740$new_n2990_ cmd_serial_host0.counter[4] $abc$57740$new_n3243_
1110 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] $abc$57740$new_n3244_
00 1
.names cmd_serial_host0.counter[3] cmd_serial_host0.counter[2] $abc$57740$new_n3245_
10 1
.names $abc$57740$new_n3249_ $abc$57740$new_n3166_ $abc$57740$new_n3243_ $abc$57740$new_n3248_
111 1
.names cmd_serial_host0.counter[2] cmd_serial_host0.counter[3] $abc$57740$new_n3249_
10 1
.names sd_data_xfer_trig0.state[1] sd_data_xfer_trig0.state[2] sd_data_xfer_trig0.state[0] $abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2973
001 1
010 1
011 1
100 1
101 1
110 1
111 1
.names cmd_serial_host0.state[5] $abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3529 $abc$57740$new_n3252_ $abc$57740$new_n3240_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3480
0100 1
0101 1
0110 1
0111 1
1010 1
1110 1
.names $abc$57740$new_n3108_ $abc$57740$new_n3253_ $abc$57740$new_n3252_
00 1
.names $abc$57740$new_n3254_ $abc$57740$new_n3243_ $abc$57740$new_n3253_
11 1
.names cmd_serial_host0.counter[3] $abc$57740$new_n3165_ $abc$57740$new_n3254_
11 1
.names $abc$57740$new_n3257_ cmd_int_status_reg_cross.in[0] $abc$57740$new_n2971_ $abc$49716$auto$fsm_map.cc:170:map_fsm$2903[1]
011 1
100 1
101 1
110 1
111 1
.names sd_data_xfer_trig0.state[0] sd_data_xfer_trig0.r_w_i $abc$57740$new_n2972_ $abc$57740$new_n3257_
111 1
.names $abc$57740$new_n3259_ $abc$57740$new_n2971_ cmd_int_status_reg_cross.in[1] cmd_int_status_reg_cross.in[0] $abc$49716$auto$fsm_map.cc:170:map_fsm$2903[0]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1110 1
.names sd_data_xfer_trig0.state[1] sd_cmd_master0.rst $abc$57740$new_n3260_ sd_data_xfer_trig0.state[0] $abc$57740$new_n3259_
0000 1
0010 1
0011 1
.names cmd_start_cross.sync_clk_b[2] cmd_start_cross.sync_clk_b[1] command_reg_cross.out[5] command_reg_cross.out[6] $abc$57740$new_n3260_
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
.names $abc$57740$new_n3262_ $abc$57740$new_n3007_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3275
11 1
.names $abc$57740$new_n3053_ $abc$57740$new_n3006_ wb_adr_i[5] wb_adr_i[4] $abc$57740$new_n3262_
1100 1
.names $abc$57740$new_n3264_ $abc$57740$new_n3150_ $abc$49716$auto$fsm_map.cc:170:map_fsm$2739[0]
00 1
01 1
11 1
.names $abc$57740$new_n3265_ sd_cmd_master0.rst $abc$57740$new_n3147_ sd_cmd_master0.busy_check $abc$57740$new_n3264_
1000 1
1001 1
1011 1
.names sd_cmd_master0.state[1] sd_data_serial_host0.DAT_dat_reg[0] sd_cmd_master0.go_idle_o sd_cmd_master0.state[2] $abc$57740$new_n3265_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n3267_ $abc$57740$new_n3007_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3279
11 1
.names $abc$57740$new_n3052_ $abc$57740$new_n3005_ $abc$57740$new_n3267_
11 1
.names $abc$57740$new_n3269_ $abc$57740$new_n3007_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3283
11 1
.names $abc$57740$new_n3052_ $abc$57740$new_n3010_ $abc$57740$new_n3269_
11 1
.names $abc$57740$new_n3271_ $abc$57740$new_n3333_ sd_data_serial_host0.state[5] $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3141
100 1
101 1
111 1
.names $abc$57740$new_n2974_ $abc$57740$new_n3099_ $abc$57740$new_n2824_ $abc$57740$new_n6160_ $abc$57740$new_n3271_
0000 1
0001 1
0010 1
0011 1
0100 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[1] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[2] $abc$57740$new_n3280_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] $abc$57740$new_n3283_
10 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[9] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[10] $abc$57740$new_n3294_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.crc_c[0] sd_data_serial_host0.crc_c[1] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[15] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[12] $abc$57740$new_n3312_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names sd_data_serial_host0.last_din[0] sd_data_serial_host0.crc_c[3] $abc$57740$new_n6189_ $abc$57740$new_n6185_ $abc$57740$new_n3320_
0000 1
0001 1
0100 1
0110 1
1010 1
1011 1
1101 1
1111 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[13] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[14] $abc$57740$new_n3324_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[1] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[2] $abc$57740$new_n3330_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.state[3] sd_data_serial_host0.state[1] $abc$57740$new_n3333_
00 1
.names $abc$57740$new_n3335_ $abc$57740$new_n3007_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3287
11 1
.names $abc$57740$new_n3336_ $abc$57740$new_n3053_ $abc$57740$new_n3335_
11 1
.names wb_adr_i[6] wb_adr_i[7] wb_adr_i[5] wb_adr_i[4] $abc$57740$new_n3336_
0000 1
.names $abc$57740$new_n3336_ $abc$57740$new_n3005_ $abc$49716$flatten\sd_controller_wb0.$procmux$1121_CMP
11 1
.names $abc$49716$flatten\sd_controller_wb0.$procmux$1121_CMP $abc$57740$new_n3007_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291
11 1
.names wb_stb_i wb_cyc_i $abc$57740$new_n3340_ $abc$49716$flatten\sd_controller_wb0.$procmux$1121_CMP $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306
1100 1
1101 1
1111 1
.names $abc$57740$new_n3341_ $abc$57740$new_n3344_ $abc$57740$new_n3346_ $abc$57740$new_n3340_
110 1
.names $abc$57740$new_n3342_ $abc$57740$new_n3343_ $abc$57740$new_n3335_ $abc$57740$new_n3269_ $abc$57740$new_n3341_
1000 1
.names $abc$57740$new_n3267_ $abc$57740$new_n3262_ $abc$57740$new_n3078_ $abc$57740$new_n3074_ $abc$57740$new_n3342_
0000 1
.names $abc$57740$new_n3082_ $abc$57740$new_n3052_ $abc$57740$new_n3343_
11 1
.names $abc$57740$new_n3345_ $abc$57740$new_n3051_ $abc$57740$new_n3009_ $abc$57740$new_n3004_ $abc$57740$new_n3344_
0000 1
.names wb_adr_i[3] $abc$57740$new_n3336_ wb_adr_i[0] wb_adr_i[1] $abc$57740$new_n3345_
1100 1
.names wb_adr_i[4] wb_adr_i[6] wb_adr_i[7] $abc$57740$new_n3347_ $abc$57740$new_n3346_
1000 1
.names wb_adr_i[0] wb_adr_i[1] wb_adr_i[3] wb_adr_i[2] $abc$57740$new_n3347_
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n6130_ $abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3067 sd_data_serial_host0.state[0] $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3075
001 1
010 1
011 1
.names $abc$57740$new_n2966_ sd_data_serial_host0.state[1] $flatten\sd_data_serial_host0.$procdff$2405.D
00 1
01 1
11 1
.names $flatten\sd_data_serial_host0.$procdff$2405.D $abc$57740$new_n3351_ $abc$57740$new_n2960_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3063
110 1
.names $abc$57740$new_n2916_ $abc$57740$new_n6130_ $abc$57740$new_n3351_
00 1
.names $abc$57740$new_n3353_ $abc$57740$new_n3351_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3033
11 1
.names sd_data_serial_host0.state[5] $abc$57740$new_n2964_ $abc$57740$new_n3049_ $abc$57740$new_n3353_
000 1
001 1
101 1
111 1
.names $abc$57740$new_n2860_ $abc$57740$new_n2822_ $abc$57740$new_n3354_
00 1
.names $abc$57740$new_n2965_ $flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] $abc$57740$new_n2821_ $abc$57740$new_n2974_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3013
0000 1
.names $abc$57740$new_n2994_ sd_data_master0.state[1] sd_data_master0.trans_done $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3966
110 1
.names m_wb_ack_i m_wb_cyc_o sd_fifo_filler0.fifo_rd
11 1
.names $abc$57740$new_n3362_ $abc$57740$new_n3361_ $abc$57740$new_n3360_ $abc$57740$new_n3359_ $abc$49716$flatten\cmd_serial_host0.$eq$sd_cmd_serial_host.v:312$417_Y
1111 1
.names cmd_serial_host0.CRC_7.CRC[6] cmd_serial_host0.crc_in[6] cmd_serial_host0.CRC_7.CRC[2] cmd_serial_host0.crc_in[2] $abc$57740$new_n3359_
0000 1
0011 1
1100 1
1111 1
.names cmd_serial_host0.CRC_7.CRC[5] cmd_serial_host0.crc_in[5] cmd_serial_host0.crc_in[4] cmd_serial_host0.CRC_7.CRC[4] $abc$57740$new_n3360_
0000 1
0001 1
0011 1
1100 1
1101 1
1111 1
.names cmd_serial_host0.CRC_7.CRC[1] cmd_serial_host0.crc_in[1] cmd_serial_host0.CRC_7.CRC[4] cmd_serial_host0.crc_in[4] $abc$57740$new_n3361_
0000 1
0001 1
0011 1
1100 1
1101 1
1111 1
.names cmd_serial_host0.CRC_7.CRC[3] cmd_serial_host0.crc_in[3] cmd_serial_host0.CRC_7.CRC[0] cmd_serial_host0.crc_in[0] $abc$57740$new_n3362_
0000 1
0011 1
1100 1
1111 1
.names $abc$57740$new_n3072_ $abc$57740$new_n3013_ $abc$57740$new_n3354_ $flatten\sd_data_serial_host0.$procdff$2398.D
100 1
101 1
110 1
.names sd_data_serial_host0.state[4] $abc$57740$new_n3365_ sd_data_serial_host0.DAT_dat_reg[0] sd_data_serial_host0.crc_s[0] $flatten\sd_data_serial_host0.$procdff$2414.D[0]
1001 1
1011 1
1110 1
1111 1
.names sd_data_serial_host0.crc_status[1] sd_data_serial_host0.crc_status[0] sd_data_serial_host0.crc_status[2] $abc$57740$new_n3365_
000 1
.names sd_data_serial_host0.state[4] $abc$57740$new_n3367_ sd_data_serial_host0.DAT_dat_reg[0] sd_data_serial_host0.crc_s[1] $flatten\sd_data_serial_host0.$procdff$2414.D[1]
1001 1
1011 1
1110 1
1111 1
.names sd_data_serial_host0.crc_status[0] sd_data_serial_host0.crc_status[1] sd_data_serial_host0.crc_status[2] $abc$57740$new_n3367_
100 1
.names sd_data_serial_host0.state[4] $abc$57740$new_n3369_ sd_data_serial_host0.DAT_dat_reg[0] sd_data_serial_host0.crc_s[2] $flatten\sd_data_serial_host0.$procdff$2414.D[2]
1001 1
1011 1
1110 1
1111 1
.names sd_data_serial_host0.crc_status[1] sd_data_serial_host0.crc_status[0] sd_data_serial_host0.crc_status[2] $abc$57740$new_n3369_
100 1
.names sd_data_serial_host0.transf_cnt[0] $abc$57740$new_n2965_ $flatten\sd_data_serial_host0.$procdff$2406.D[0]
00 1
.names sd_data_serial_host0.transf_cnt[0] sd_data_serial_host0.transf_cnt[1] $abc$57740$new_n2965_ $flatten\sd_data_serial_host0.$procdff$2406.D[1]
010 1
100 1
.names sd_data_serial_host0.transf_cnt[2] $abc$57740$new_n3373_ $abc$57740$new_n2965_ $flatten\sd_data_serial_host0.$procdff$2406.D[2]
010 1
100 1
.names sd_data_serial_host0.transf_cnt[0] sd_data_serial_host0.transf_cnt[1] $abc$57740$new_n3373_
11 1
.names sd_data_serial_host0.transf_cnt[3] $abc$57740$new_n3375_ $abc$57740$new_n2965_ $flatten\sd_data_serial_host0.$procdff$2406.D[3]
010 1
100 1
.names sd_data_serial_host0.transf_cnt[2] $abc$57740$new_n3373_ $abc$57740$new_n3375_
11 1
.names sd_data_serial_host0.transf_cnt[4] $abc$57740$new_n2965_ sd_data_serial_host0.transf_cnt[3] $abc$57740$new_n3375_ $flatten\sd_data_serial_host0.$procdff$2406.D[4]
0011 1
1000 1
1001 1
1010 1
.names sd_data_serial_host0.transf_cnt[5] $abc$57740$new_n3378_ $abc$57740$new_n2965_ $flatten\sd_data_serial_host0.$procdff$2406.D[5]
010 1
100 1
.names sd_data_serial_host0.transf_cnt[3] sd_data_serial_host0.transf_cnt[4] $abc$57740$new_n3375_ $abc$57740$new_n3378_
111 1
.names sd_data_serial_host0.transf_cnt[6] $abc$57740$new_n3380_ $abc$57740$new_n2965_ $flatten\sd_data_serial_host0.$procdff$2406.D[6]
010 1
100 1
.names sd_data_serial_host0.transf_cnt[5] $abc$57740$new_n3378_ $abc$57740$new_n3380_
11 1
.names sd_data_serial_host0.transf_cnt[7] $abc$57740$new_n2965_ sd_data_serial_host0.transf_cnt[6] $abc$57740$new_n3380_ $flatten\sd_data_serial_host0.$procdff$2406.D[7]
0011 1
1000 1
1001 1
1010 1
.names sd_data_serial_host0.transf_cnt[8] $abc$57740$new_n3383_ $abc$57740$new_n2965_ $flatten\sd_data_serial_host0.$procdff$2406.D[8]
010 1
100 1
.names sd_data_serial_host0.transf_cnt[6] sd_data_serial_host0.transf_cnt[7] $abc$57740$new_n3380_ $abc$57740$new_n3383_
111 1
.names sd_data_serial_host0.transf_cnt[9] $abc$57740$new_n3385_ $abc$57740$new_n2965_ $flatten\sd_data_serial_host0.$procdff$2406.D[9]
010 1
100 1
.names sd_data_serial_host0.transf_cnt[8] $abc$57740$new_n3383_ $abc$57740$new_n3385_
11 1
.names sd_data_serial_host0.transf_cnt[10] $abc$57740$new_n2965_ sd_data_serial_host0.transf_cnt[9] $abc$57740$new_n3385_ $flatten\sd_data_serial_host0.$procdff$2406.D[10]
0011 1
1000 1
1001 1
1010 1
.names sd_data_serial_host0.transf_cnt[11] $abc$57740$new_n3388_ $abc$57740$new_n2965_ $flatten\sd_data_serial_host0.$procdff$2406.D[11]
010 1
100 1
.names sd_data_serial_host0.transf_cnt[9] sd_data_serial_host0.transf_cnt[10] $abc$57740$new_n3385_ $abc$57740$new_n3388_
111 1
.names sd_data_serial_host0.transf_cnt[12] $abc$57740$new_n2965_ sd_data_serial_host0.transf_cnt[11] $abc$57740$new_n3388_ $flatten\sd_data_serial_host0.$procdff$2406.D[12]
0011 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n3391_ $abc$57740$new_n2965_ $flatten\sd_data_serial_host0.$procdff$2406.D[13]
10 1
.names sd_data_serial_host0.transf_cnt[13] sd_data_serial_host0.transf_cnt[11] sd_data_serial_host0.transf_cnt[12] $abc$57740$new_n3388_ $abc$57740$new_n3391_
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names sd_data_serial_host0.transf_cnt[14] $abc$57740$new_n3393_ $abc$57740$new_n2965_ $flatten\sd_data_serial_host0.$procdff$2406.D[14]
010 1
100 1
.names sd_data_serial_host0.transf_cnt[11] sd_data_serial_host0.transf_cnt[12] sd_data_serial_host0.transf_cnt[13] $abc$57740$new_n3388_ $abc$57740$new_n3393_
1111 1
.names sd_data_serial_host0.transf_cnt[15] $abc$57740$new_n2965_ sd_data_serial_host0.transf_cnt[14] $abc$57740$new_n3393_ $flatten\sd_data_serial_host0.$procdff$2406.D[15]
0011 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n2966_ sd_data_serial_host0.crc_status[0] $flatten\sd_data_serial_host0.$procdff$2408.D[0]
10 1
.names $abc$57740$new_n2966_ sd_data_serial_host0.crc_status[1] sd_data_serial_host0.crc_status[0] $flatten\sd_data_serial_host0.$procdff$2408.D[1]
101 1
110 1
.names $abc$57740$new_n2966_ sd_data_serial_host0.crc_status[2] $abc$57740$new_n2818_ $flatten\sd_data_serial_host0.$procdff$2408.D[2]
101 1
110 1
.names sd_data_serial_host0.DAT_dat_reg[0] sd_data_serial_host0.state[3] $flatten\sd_data_serial_host0.$procdff$2409.D
00 1
01 1
10 1
.names $abc$57740$new_n3333_ block_count_reg_cross.out[0] sd_data_serial_host0.blkcnt_reg[0] $flatten\sd_data_serial_host0.$procdff$2410.D[0]
000 1
010 1
110 1
111 1
.names $abc$57740$new_n3333_ sd_data_serial_host0.blkcnt_reg[1] sd_data_serial_host0.blkcnt_reg[0] block_count_reg_cross.out[1] $flatten\sd_data_serial_host0.$procdff$2410.D[1]
0000 1
0001 1
0110 1
0111 1
1001 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n3333_ block_count_reg_cross.out[2] $abc$57740$new_n3402_ $flatten\sd_data_serial_host0.$procdff$2410.D[2]
000 1
010 1
110 1
111 1
.names sd_data_serial_host0.blkcnt_reg[2] sd_data_serial_host0.blkcnt_reg[1] sd_data_serial_host0.blkcnt_reg[0] $abc$57740$new_n3402_
001 1
010 1
011 1
100 1
.names $abc$57740$new_n3333_ block_count_reg_cross.out[3] $abc$57740$new_n3404_ $flatten\sd_data_serial_host0.$procdff$2410.D[3]
000 1
010 1
110 1
111 1
.names sd_data_serial_host0.blkcnt_reg[3] sd_data_serial_host0.blkcnt_reg[2] sd_data_serial_host0.blkcnt_reg[1] sd_data_serial_host0.blkcnt_reg[0] $abc$57740$new_n3404_
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
.names $abc$57740$new_n3333_ sd_data_serial_host0.blkcnt_reg[4] $abc$57740$new_n3406_ block_count_reg_cross.out[4] $flatten\sd_data_serial_host0.$procdff$2410.D[4]
0010 1
0011 1
0100 1
0101 1
1001 1
1011 1
1101 1
1111 1
.names sd_data_serial_host0.blkcnt_reg[3] sd_data_serial_host0.blkcnt_reg[2] sd_data_serial_host0.blkcnt_reg[1] sd_data_serial_host0.blkcnt_reg[0] $abc$57740$new_n3406_
0000 1
.names $abc$57740$new_n3333_ $abc$57740$new_n3408_ block_count_reg_cross.out[5] $flatten\sd_data_serial_host0.$procdff$2410.D[5]
000 1
001 1
101 1
111 1
.names sd_data_serial_host0.blkcnt_reg[5] $abc$57740$new_n3406_ sd_data_serial_host0.blkcnt_reg[4] $abc$57740$new_n3408_
000 1
001 1
011 1
110 1
.names $abc$57740$new_n3333_ $abc$57740$new_n3410_ block_count_reg_cross.out[6] $flatten\sd_data_serial_host0.$procdff$2410.D[6]
000 1
001 1
101 1
111 1
.names sd_data_serial_host0.blkcnt_reg[6] $abc$57740$new_n3406_ sd_data_serial_host0.blkcnt_reg[5] sd_data_serial_host0.blkcnt_reg[4] $abc$57740$new_n3410_
0000 1
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
.names $abc$57740$new_n3333_ sd_data_serial_host0.blkcnt_reg[7] $abc$57740$new_n3412_ block_count_reg_cross.out[7] $flatten\sd_data_serial_host0.$procdff$2410.D[7]
0010 1
0011 1
0100 1
0101 1
1001 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n3406_ sd_data_serial_host0.blkcnt_reg[6] sd_data_serial_host0.blkcnt_reg[5] sd_data_serial_host0.blkcnt_reg[4] $abc$57740$new_n3412_
1000 1
.names $abc$57740$new_n3333_ $abc$57740$new_n3414_ block_count_reg_cross.out[8] $flatten\sd_data_serial_host0.$procdff$2410.D[8]
000 1
001 1
101 1
111 1
.names sd_data_serial_host0.blkcnt_reg[8] $abc$57740$new_n3412_ sd_data_serial_host0.blkcnt_reg[7] $abc$57740$new_n3414_
000 1
001 1
011 1
110 1
.names $abc$57740$new_n3333_ $abc$57740$new_n3416_ block_count_reg_cross.out[9] $flatten\sd_data_serial_host0.$procdff$2410.D[9]
000 1
001 1
101 1
111 1
.names sd_data_serial_host0.blkcnt_reg[9] $abc$57740$new_n3412_ sd_data_serial_host0.blkcnt_reg[8] sd_data_serial_host0.blkcnt_reg[7] $abc$57740$new_n3416_
0000 1
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
.names $abc$57740$new_n3333_ sd_data_serial_host0.blkcnt_reg[10] $abc$57740$new_n3418_ block_count_reg_cross.out[10] $flatten\sd_data_serial_host0.$procdff$2410.D[10]
0010 1
0011 1
0100 1
0101 1
1001 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n3412_ sd_data_serial_host0.blkcnt_reg[9] sd_data_serial_host0.blkcnt_reg[8] sd_data_serial_host0.blkcnt_reg[7] $abc$57740$new_n3418_
1000 1
.names $abc$57740$new_n3333_ $abc$57740$new_n3420_ block_count_reg_cross.out[11] $flatten\sd_data_serial_host0.$procdff$2410.D[11]
000 1
001 1
101 1
111 1
.names sd_data_serial_host0.blkcnt_reg[11] $abc$57740$new_n3418_ sd_data_serial_host0.blkcnt_reg[10] $abc$57740$new_n3420_
000 1
001 1
011 1
110 1
.names $abc$57740$new_n3333_ $abc$57740$new_n3422_ block_count_reg_cross.out[12] $flatten\sd_data_serial_host0.$procdff$2410.D[12]
000 1
001 1
101 1
111 1
.names sd_data_serial_host0.blkcnt_reg[12] $abc$57740$new_n3418_ sd_data_serial_host0.blkcnt_reg[11] sd_data_serial_host0.blkcnt_reg[10] $abc$57740$new_n3422_
0000 1
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
.names $abc$57740$new_n3333_ sd_data_serial_host0.blkcnt_reg[13] $abc$57740$new_n3424_ block_count_reg_cross.out[13] $flatten\sd_data_serial_host0.$procdff$2410.D[13]
0010 1
0011 1
0100 1
0101 1
1001 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n3418_ sd_data_serial_host0.blkcnt_reg[12] sd_data_serial_host0.blkcnt_reg[11] sd_data_serial_host0.blkcnt_reg[10] $abc$57740$new_n3424_
1000 1
.names $abc$57740$new_n3333_ $abc$57740$new_n3426_ block_count_reg_cross.out[14] $flatten\sd_data_serial_host0.$procdff$2410.D[14]
000 1
001 1
101 1
111 1
.names sd_data_serial_host0.blkcnt_reg[14] $abc$57740$new_n3424_ sd_data_serial_host0.blkcnt_reg[13] $abc$57740$new_n3426_
000 1
001 1
011 1
110 1
.names $abc$57740$new_n3333_ sd_data_serial_host0.blkcnt_reg[15] $abc$57740$new_n3428_ block_count_reg_cross.out[15] $flatten\sd_data_serial_host0.$procdff$2410.D[15]
0010 1
0011 1
0100 1
0101 1
1001 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n3424_ sd_data_serial_host0.blkcnt_reg[14] sd_data_serial_host0.blkcnt_reg[13] $abc$57740$new_n3428_
100 1
.names sd_data_serial_host0.state[1] $abc$57740$new_n3430_ sd_data_serial_host0.DAT_dat_reg[0] $flatten\sd_data_serial_host0.$procdff$2413.D[0]
010 1
011 1
101 1
111 1
.names $abc$57740$new_n2860_ $abc$57740$new_n3884_ $abc$57740$new_n6194_ $abc$57740$new_n6265_ $abc$57740$new_n3430_
0000 1
0100 1
1000 1
1001 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n3436_ $abc$57740$new_n3442_ $abc$57740$new_n3435_
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n6196_ $abc$57740$new_n3441_ $abc$57740$new_n3440_ $abc$57740$new_n3436_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][15] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][15] $abc$57740$new_n3440_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][15] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][15] $abc$57740$new_n3441_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n6198_ $abc$57740$new_n3447_ $abc$57740$new_n3446_ $abc$57740$new_n3442_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][15] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][15] $abc$57740$new_n3446_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][15] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][15] $abc$57740$new_n3447_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n3449_ $abc$57740$new_n3455_ $abc$57740$new_n3448_
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6200_ $abc$57740$new_n3454_ $abc$57740$new_n3453_ $abc$57740$new_n3449_
0000 1
0100 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][13] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][13] $abc$57740$new_n3453_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][13] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][13] $abc$57740$new_n3454_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6202_ $abc$57740$new_n3460_ $abc$57740$new_n3459_ $abc$57740$new_n3455_
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][13] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][13] $abc$57740$new_n3459_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][13] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][13] $abc$57740$new_n3460_
0001 1
0011 1
1010 1
1011 1
.names sd_data_serial_host0.data_send_index[1] sd_data_serial_host0.bus_4bit_reg $abc$57740$new_n3461_
00 1
.names $abc$57740$new_n3461_ $abc$57740$new_n3463_ $abc$57740$new_n3476_ $abc$57740$new_n3462_
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n3464_ $abc$57740$new_n3470_ $abc$57740$new_n3463_
001 1
011 1
110 1
111 1
.names $abc$57740$new_n3465_ $abc$57740$new_n3469_ $abc$57740$new_n3468_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n3464_
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n3467_ $abc$57740$new_n3466_ $abc$57740$new_n3465_
100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][12] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][12] $abc$57740$new_n3466_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][12] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][12] $abc$57740$new_n3467_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][12] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][12] $abc$57740$new_n3468_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][12] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][12] $abc$57740$new_n3469_
1001 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n3471_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n3475_ $abc$57740$new_n3474_ $abc$57740$new_n3470_
0000 1
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n3472_ $abc$57740$new_n3473_ $abc$57740$new_n3471_
0010 1
0011 1
1001 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][12] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][12] $abc$57740$new_n3472_
000 1
010 1
100 1
101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][12] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][12] $abc$57740$new_n3473_
000 1
010 1
100 1
101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][12] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][12] $abc$57740$new_n3474_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][12] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][12] $abc$57740$new_n3475_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n3477_ $abc$57740$new_n3483_ $abc$57740$new_n3476_
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6204_ $abc$57740$new_n3482_ $abc$57740$new_n3481_ $abc$57740$new_n3477_
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][14] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][14] $abc$57740$new_n3481_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][14] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][14] $abc$57740$new_n3482_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6206_ $abc$57740$new_n3488_ $abc$57740$new_n3487_ $abc$57740$new_n3483_
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][14] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][14] $abc$57740$new_n3487_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][14] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][14] $abc$57740$new_n3488_
0001 1
0011 1
1010 1
1011 1
.names sd_data_serial_host0.data_send_index[0] sd_data_serial_host0.bus_4bit_reg $abc$57740$new_n3489_
00 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n3461_ $abc$57740$new_n3493_ $abc$57740$new_n3499_ $abc$57740$new_n3492_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6208_ $abc$57740$new_n3498_ $abc$57740$new_n3497_ $abc$57740$new_n3493_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][8] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][8] $abc$57740$new_n3497_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][8] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][8] $abc$57740$new_n3498_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6210_ $abc$57740$new_n3504_ $abc$57740$new_n3503_ $abc$57740$new_n3499_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][8] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][8] $abc$57740$new_n3503_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][8] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][8] $abc$57740$new_n3504_
0001 1
0011 1
1010 1
1011 1
.names $abc$57740$new_n3489_ $abc$57740$new_n3461_ $abc$57740$new_n3506_ $abc$57740$new_n3519_ $abc$57740$new_n3505_
1001 1
1011 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n3507_ $abc$57740$new_n3516_ $abc$57740$new_n3513_ $abc$57740$new_n3506_
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6212_ $abc$57740$new_n3512_ $abc$57740$new_n3511_ $abc$57740$new_n3507_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][11] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][11] $abc$57740$new_n3511_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][11] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][11] $abc$57740$new_n3512_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n3514_ $abc$57740$new_n3515_ $abc$57740$new_n3513_
0000 1
0001 1
1001 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][11] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][11] $abc$57740$new_n3514_
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][11] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][11] $abc$57740$new_n3515_
000 1
010 1
100 1
101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] $abc$57740$new_n3517_ $abc$57740$new_n3518_ $abc$57740$new_n3516_
1010 1
1011 1
1101 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][11] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][11] $abc$57740$new_n3517_
000 1
010 1
100 1
101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][11] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][11] $abc$57740$new_n3518_
000 1
010 1
100 1
101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n3520_ $abc$57740$new_n3526_ $abc$57740$new_n3519_
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6214_ $abc$57740$new_n3525_ $abc$57740$new_n3524_ $abc$57740$new_n3520_
0000 1
0100 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][9] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][9] $abc$57740$new_n3524_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][9] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][9] $abc$57740$new_n3525_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6216_ $abc$57740$new_n3531_ $abc$57740$new_n3530_ $abc$57740$new_n3526_
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][9] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][9] $abc$57740$new_n3530_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][9] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][9] $abc$57740$new_n3531_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n3533_ $abc$57740$new_n3539_ $abc$57740$new_n3532_
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6218_ $abc$57740$new_n3538_ $abc$57740$new_n3537_ $abc$57740$new_n3533_
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][10] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][10] $abc$57740$new_n3537_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][10] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][10] $abc$57740$new_n3538_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6220_ $abc$57740$new_n3544_ $abc$57740$new_n3543_ $abc$57740$new_n3539_
0000 1
0001 1
0010 1
0011 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][10] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][10] $abc$57740$new_n3543_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][10] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][10] $abc$57740$new_n3544_
0001 1
0011 1
1010 1
1011 1
.names sd_data_serial_host0.bus_4bit_reg sd_data_serial_host0.data_send_index[0] sd_data_serial_host0.data_send_index[2] $abc$57740$new_n3545_
001 1
011 1
110 1
111 1
.names sd_data_serial_host0.bus_4bit_reg sd_data_serial_host0.data_send_index[2] sd_data_serial_host0.data_send_index[4] $abc$57740$new_n3546_
001 1
011 1
110 1
111 1
.names $abc$57740$new_n3489_ $abc$57740$new_n3549_ $abc$57740$new_n3562_ $abc$57740$new_n3548_
000 1
001 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n3550_ $abc$57740$new_n3556_ $abc$57740$new_n3549_
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6222_ $abc$57740$new_n3555_ $abc$57740$new_n3554_ $abc$57740$new_n3550_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][26] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][26] $abc$57740$new_n3554_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][26] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][26] $abc$57740$new_n3555_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6224_ $abc$57740$new_n3561_ $abc$57740$new_n3560_ $abc$57740$new_n3556_
0000 1
0100 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][26] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][26] $abc$57740$new_n3560_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][26] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][26] $abc$57740$new_n3561_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n3563_ $abc$57740$new_n3569_ $abc$57740$new_n3562_
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6226_ $abc$57740$new_n3568_ $abc$57740$new_n3567_ $abc$57740$new_n3563_
0000 1
0100 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][27] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][27] $abc$57740$new_n3567_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][27] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][27] $abc$57740$new_n3568_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6228_ $abc$57740$new_n3574_ $abc$57740$new_n3573_ $abc$57740$new_n3569_
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][27] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][27] $abc$57740$new_n3573_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][27] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][27] $abc$57740$new_n3574_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n3577_ $abc$57740$new_n3583_ $abc$57740$new_n3576_
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6234_ $abc$57740$new_n3582_ $abc$57740$new_n3581_ $abc$57740$new_n3577_
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][25] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][25] $abc$57740$new_n3581_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][25] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][25] $abc$57740$new_n3582_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6236_ $abc$57740$new_n3588_ $abc$57740$new_n3587_ $abc$57740$new_n3583_
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][25] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][25] $abc$57740$new_n3587_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][25] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][25] $abc$57740$new_n3588_
0001 1
0011 1
1010 1
1011 1
.names $abc$57740$new_n3546_ $abc$57740$new_n3545_ $abc$57740$new_n3631_ $abc$57740$new_n3604_ $abc$57740$new_n3603_
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
.names $abc$57740$new_n3461_ $abc$57740$new_n3489_ $abc$57740$new_n3605_ $abc$57740$new_n3618_ $abc$57740$new_n3604_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n3606_ $abc$57740$new_n3612_ $abc$57740$new_n3605_
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6246_ $abc$57740$new_n3611_ $abc$57740$new_n3610_ $abc$57740$new_n3606_
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][31] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][31] $abc$57740$new_n3610_
0010 1
0011 1
1001 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][31] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][31] $abc$57740$new_n3611_
1010 1
1011 1
1101 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6248_ $abc$57740$new_n3617_ $abc$57740$new_n3616_ $abc$57740$new_n3612_
0000 1
0001 1
0010 1
0011 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][31] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][31] $abc$57740$new_n3616_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][31] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][31] $abc$57740$new_n3617_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n3619_ $abc$57740$new_n3625_ $abc$57740$new_n3618_
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6250_ $abc$57740$new_n3624_ $abc$57740$new_n3623_ $abc$57740$new_n3619_
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][30] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][30] $abc$57740$new_n3623_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][30] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][30] $abc$57740$new_n3624_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6252_ $abc$57740$new_n3630_ $abc$57740$new_n3629_ $abc$57740$new_n3625_
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][30] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][30] $abc$57740$new_n3629_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][30] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][30] $abc$57740$new_n3630_
0001 1
0011 1
1010 1
1011 1
.names $abc$57740$new_n3489_ $abc$57740$new_n3461_ $abc$57740$new_n3632_ $abc$57740$new_n3645_ $abc$57740$new_n3631_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n3633_ $abc$57740$new_n3639_ $abc$57740$new_n3632_
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6254_ $abc$57740$new_n3638_ $abc$57740$new_n3637_ $abc$57740$new_n3633_
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][29] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][29] $abc$57740$new_n3637_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][29] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][29] $abc$57740$new_n3638_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6256_ $abc$57740$new_n3644_ $abc$57740$new_n3643_ $abc$57740$new_n3639_
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][29] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][29] $abc$57740$new_n3643_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][29] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][29] $abc$57740$new_n3644_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n3646_ $abc$57740$new_n3652_ $abc$57740$new_n3645_
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6258_ $abc$57740$new_n3651_ $abc$57740$new_n3650_ $abc$57740$new_n3646_
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][28] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][28] $abc$57740$new_n3650_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][28] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][28] $abc$57740$new_n3651_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6260_ $abc$57740$new_n3657_ $abc$57740$new_n3656_ $abc$57740$new_n3652_
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][28] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][28] $abc$57740$new_n3656_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][28] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][28] $abc$57740$new_n3657_
0001 1
0011 1
1010 1
1011 1
.names sd_data_serial_host0.bus_4bit_reg sd_data_serial_host0.data_send_index[1] sd_data_serial_host0.data_send_index[3] $abc$57740$new_n3658_
001 1
011 1
110 1
111 1
.names $abc$57740$new_n3661_ $abc$57740$new_n6299_ $abc$57740$new_n6286_ $abc$57740$new_n3461_ $abc$57740$new_n3660_
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
.names $abc$57740$new_n3461_ $abc$57740$new_n3545_ $abc$57740$new_n3662_ $abc$57740$new_n3689_ $abc$57740$new_n3661_
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n3489_ $abc$57740$new_n3663_ $abc$57740$new_n3676_ $abc$57740$new_n3662_
000 1
010 1
100 1
101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n3664_ $abc$57740$new_n3670_ $abc$57740$new_n3663_
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6267_ $abc$57740$new_n3669_ $abc$57740$new_n3668_ $abc$57740$new_n3664_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][7] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][7] $abc$57740$new_n3668_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][7] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][7] $abc$57740$new_n3669_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6269_ $abc$57740$new_n3675_ $abc$57740$new_n3674_ $abc$57740$new_n3670_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][7] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][7] $abc$57740$new_n3674_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][7] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][7] $abc$57740$new_n3675_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n3677_ $abc$57740$new_n3683_ $abc$57740$new_n3676_
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6271_ $abc$57740$new_n3682_ $abc$57740$new_n3681_ $abc$57740$new_n3677_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][6] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][6] $abc$57740$new_n3681_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][6] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][6] $abc$57740$new_n3682_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6273_ $abc$57740$new_n3688_ $abc$57740$new_n3687_ $abc$57740$new_n3683_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][6] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][6] $abc$57740$new_n3687_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][6] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][6] $abc$57740$new_n3688_
1000 1
1010 1
1100 1
1101 1
.names $abc$57740$new_n3489_ $abc$57740$new_n3690_ $abc$57740$new_n3703_ $abc$57740$new_n3689_
000 1
010 1
100 1
101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n3691_ $abc$57740$new_n3697_ $abc$57740$new_n3690_
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n6275_ $abc$57740$new_n3696_ $abc$57740$new_n3695_ $abc$57740$new_n3691_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][3] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][3] $abc$57740$new_n3695_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][3] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][3] $abc$57740$new_n3696_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n6277_ $abc$57740$new_n3702_ $abc$57740$new_n3701_ $abc$57740$new_n3697_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][3] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][3] $abc$57740$new_n3701_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][3] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][3] $abc$57740$new_n3702_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n3704_ $abc$57740$new_n3710_ $abc$57740$new_n3703_
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n6279_ $abc$57740$new_n3709_ $abc$57740$new_n3708_ $abc$57740$new_n3704_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][2] $abc$57740$new_n3708_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][2] $abc$57740$new_n3709_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n6281_ $abc$57740$new_n3715_ $abc$57740$new_n3714_ $abc$57740$new_n3710_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][2] $abc$57740$new_n3714_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][2] $abc$57740$new_n3715_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6290_ $abc$57740$new_n3730_ $abc$57740$new_n3729_ $abc$57740$new_n3725_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][0] $abc$57740$new_n3729_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][0] $abc$57740$new_n3730_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n3732_ $abc$57740$new_n3738_ $abc$57740$new_n3731_
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6292_ $abc$57740$new_n3737_ $abc$57740$new_n3736_ $abc$57740$new_n3732_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][1] $abc$57740$new_n3736_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][1] $abc$57740$new_n3737_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6294_ $abc$57740$new_n3743_ $abc$57740$new_n3742_ $abc$57740$new_n3738_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][1] $abc$57740$new_n3742_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][1] $abc$57740$new_n3743_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n3746_ $abc$57740$new_n3752_ $abc$57740$new_n3745_
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6301_ $abc$57740$new_n3751_ $abc$57740$new_n3750_ $abc$57740$new_n3746_
0000 1
0100 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][5] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][5] $abc$57740$new_n3750_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][5] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][5] $abc$57740$new_n3751_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6303_ $abc$57740$new_n3757_ $abc$57740$new_n3756_ $abc$57740$new_n3752_
0000 1
0001 1
0010 1
0011 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][5] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][5] $abc$57740$new_n3756_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][5] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][5] $abc$57740$new_n3757_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n6305_ $abc$57740$new_n3764_ $abc$57740$new_n3763_ $abc$57740$new_n3759_
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][4] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][4] $abc$57740$new_n3763_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][4] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][4] $abc$57740$new_n3764_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n3776_ $abc$57740$new_n3782_ $abc$57740$new_n3775_
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n6309_ $abc$57740$new_n3781_ $abc$57740$new_n3780_ $abc$57740$new_n3776_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][17] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][17] $abc$57740$new_n3780_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][17] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][17] $abc$57740$new_n3781_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n6311_ $abc$57740$new_n3787_ $abc$57740$new_n3786_ $abc$57740$new_n3782_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][17] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][17] $abc$57740$new_n3786_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][17] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][17] $abc$57740$new_n3787_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n3790_ $abc$57740$new_n3796_ $abc$57740$new_n3789_
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6313_ $abc$57740$new_n3795_ $abc$57740$new_n3794_ $abc$57740$new_n3790_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][19] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][19] $abc$57740$new_n3794_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][19] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][19] $abc$57740$new_n3795_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6315_ $abc$57740$new_n3801_ $abc$57740$new_n3800_ $abc$57740$new_n3796_
0000 1
0001 1
0010 1
0011 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][19] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][19] $abc$57740$new_n3800_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][19] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][19] $abc$57740$new_n3801_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n3803_ $abc$57740$new_n3809_ $abc$57740$new_n3802_
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6317_ $abc$57740$new_n3808_ $abc$57740$new_n3807_ $abc$57740$new_n3803_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][18] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][18] $abc$57740$new_n3807_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][18] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][18] $abc$57740$new_n3808_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6319_ $abc$57740$new_n3814_ $abc$57740$new_n3813_ $abc$57740$new_n3809_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][18] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][18] $abc$57740$new_n3813_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][18] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][18] $abc$57740$new_n3814_
1000 1
1010 1
1100 1
1101 1
.names $abc$57740$new_n3817_ $abc$57740$new_n3821_ $abc$57740$new_n3820_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n3816_
0000 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n3819_ $abc$57740$new_n3818_ $abc$57740$new_n3817_
100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][16] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][16] $abc$57740$new_n3818_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][16] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][16] $abc$57740$new_n3819_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][16] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][16] $abc$57740$new_n3820_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][16] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][16] $abc$57740$new_n3821_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] $abc$57740$new_n6321_ $abc$57740$new_n3827_ $abc$57740$new_n3826_ $abc$57740$new_n3822_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][16] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][16] $abc$57740$new_n3826_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][16] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][16] $abc$57740$new_n3827_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n3831_ $abc$57740$new_n3837_ $abc$57740$new_n3830_
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6328_ $abc$57740$new_n3836_ $abc$57740$new_n3835_ $abc$57740$new_n3831_
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][23] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][23] $abc$57740$new_n3835_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][23] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][23] $abc$57740$new_n3836_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6330_ $abc$57740$new_n3842_ $abc$57740$new_n3841_ $abc$57740$new_n3837_
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][23] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][23] $abc$57740$new_n3841_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][23] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][23] $abc$57740$new_n3842_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n3844_ $abc$57740$new_n3850_ $abc$57740$new_n3843_
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6332_ $abc$57740$new_n3849_ $abc$57740$new_n3848_ $abc$57740$new_n3844_
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][22] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][22] $abc$57740$new_n3848_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][22] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][22] $abc$57740$new_n3849_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6334_ $abc$57740$new_n3855_ $abc$57740$new_n3854_ $abc$57740$new_n3850_
0000 1
0001 1
0010 1
0011 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][22] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][22] $abc$57740$new_n3854_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][22] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][22] $abc$57740$new_n3855_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n3858_ $abc$57740$new_n3864_ $abc$57740$new_n3857_
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6336_ $abc$57740$new_n3863_ $abc$57740$new_n3862_ $abc$57740$new_n3858_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][21] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][21] $abc$57740$new_n3862_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][21] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][21] $abc$57740$new_n3863_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6338_ $abc$57740$new_n3869_ $abc$57740$new_n3868_ $abc$57740$new_n3864_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][21] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][21] $abc$57740$new_n3868_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][21] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][21] $abc$57740$new_n3869_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][20] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][20] $abc$57740$new_n3873_
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][20] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][20] $abc$57740$new_n3874_
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][20] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][20] $abc$57740$new_n3876_
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][20] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][20] $abc$57740$new_n3877_
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6340_ $abc$57740$new_n3883_ $abc$57740$new_n3882_ $abc$57740$new_n3878_
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][20] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][20] $abc$57740$new_n3882_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][20] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][20] $abc$57740$new_n3883_
1000 1
1010 1
1100 1
1101 1
.names sd_data_serial_host0.bus_4bit_reg $abc$57740$new_n3645_ $abc$57740$new_n3605_ $abc$57740$new_n3884_
000 1
010 1
100 1
101 1
.names sd_data_serial_host0.state[1] $abc$57740$new_n6757_ sd_data_serial_host0.DAT_dat_reg[1] $flatten\sd_data_serial_host0.$procdff$2413.D[1]
000 1
001 1
101 1
111 1
.names $abc$57740$new_n2860_ sd_data_serial_host0.data_send_index[1] sd_data_serial_host0.data_send_index[0] sd_data_serial_host0.data_send_index[2] $abc$57740$new_n3896_
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
.names sd_data_serial_host0.state[1] $abc$57740$new_n6353_ sd_data_serial_host0.DAT_dat_reg[2] $flatten\sd_data_serial_host0.$procdff$2413.D[2]
000 1
001 1
101 1
111 1
.names sd_data_serial_host0.data_send_index[1] sd_data_serial_host0.data_send_index[0] $abc$57740$new_n3549_ $abc$57740$new_n3843_ $abc$57740$new_n3901_
0000 1
0001 1
0010 1
0011 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.data_send_index[0] sd_data_serial_host0.data_send_index[1] $abc$57740$new_n3532_ $abc$57740$new_n3476_ $abc$57740$new_n3903_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.bus_4bit_reg $abc$57740$new_n3896_ $abc$57740$new_n3618_ $abc$57740$new_n3904_
100 1
110 1
111 1
.names sd_data_serial_host0.state[1] $abc$57740$new_n3907_ sd_data_serial_host0.DAT_dat_reg[3] $flatten\sd_data_serial_host0.$procdff$2413.D[3]
000 1
001 1
101 1
111 1
.names sd_data_serial_host0.bus_4bit_reg $abc$57740$new_n6356_ $abc$57740$new_n3896_ $abc$57740$new_n3605_ $abc$57740$new_n3907_
1000 1
1010 1
1011 1
.names $abc$57740$new_n3914_ sd_data_serial_host0.data_send_index[0] $abc$57740$new_n3789_ sd_data_serial_host0.data_send_index[1] $abc$57740$new_n3913_
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names sd_data_serial_host0.data_send_index[1] sd_data_serial_host0.data_send_index[0] $abc$57740$new_n3562_ $abc$57740$new_n3830_ $abc$57740$new_n3914_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.state[5] $abc$57740$new_n2860_ sd_data_serial_host0.data_send_index[0] $flatten\sd_data_serial_host0.$procdff$2415.D[0]
100 1
110 1
111 1
.names $abc$57740$new_n2859_ sd_data_serial_host0.data_send_index[1] sd_data_serial_host0.data_send_index[0] $flatten\sd_data_serial_host0.$procdff$2415.D[1]
101 1
110 1
.names $abc$57740$new_n2859_ sd_data_serial_host0.data_send_index[2] sd_data_serial_host0.data_send_index[1] sd_data_serial_host0.data_send_index[0] $flatten\sd_data_serial_host0.$procdff$2415.D[2]
1011 1
1100 1
1101 1
1110 1
.names $abc$57740$new_n2859_ $abc$57740$new_n3919_ sd_data_serial_host0.data_send_index[3] sd_data_serial_host0.bus_4bit_reg $flatten\sd_data_serial_host0.$procdff$2415.D[3]
1010 1
1011 1
1100 1
.names sd_data_serial_host0.data_send_index[2] sd_data_serial_host0.data_send_index[1] sd_data_serial_host0.data_send_index[0] $abc$57740$new_n3919_
111 1
.names $abc$57740$new_n2859_ $abc$57740$new_n3921_ $flatten\sd_data_serial_host0.$procdff$2415.D[4]
10 1
.names sd_data_serial_host0.data_send_index[4] sd_data_serial_host0.data_send_index[3] $abc$57740$new_n3919_ sd_data_serial_host0.bus_4bit_reg $abc$57740$new_n3921_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0111 1
1011 1
1110 1
1111 1
.names sd_data_serial_host0.state[5] $abc$57740$new_n6721_ $flatten\sd_data_serial_host0.$procdff$2399.D[0]
00 1
01 1
11 1
.names sd_data_serial_host0.crc_c[2] $abc$57740$new_n2963_ $abc$57740$new_n3927_
00 1
11 1
.names $abc$57740$new_n3936_ $abc$57740$new_n3935_ $abc$57740$new_n3927_ $abc$57740$new_n3934_
110 1
.names sd_data_serial_host0.crc_c[0] sd_data_serial_host0.crc_c[1] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[4] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[7] $abc$57740$new_n3935_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[6] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[5] $abc$57740$new_n3936_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$57740$new_n3939_ $abc$57740$new_n3938_ $abc$57740$new_n3927_ $abc$57740$new_n3937_
111 1
.names sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[1] $abc$57740$new_n3283_ sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[3] sd_data_serial_host0.crc_c[2] $abc$57740$new_n3938_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names sd_data_serial_host0.crc_c[0] sd_data_serial_host0.crc_c[1] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[2] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[0] $abc$57740$new_n3939_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names sd_data_serial_host0.crc_c[3] $abc$57740$new_n2963_ sd_data_serial_host0.crc_c[2] $abc$57740$new_n3940_
000 1
001 1
011 1
110 1
.names sd_data_serial_host0.state[5] $abc$57740$new_n2860_ $abc$57740$new_n6367_ sd_data_serial_host0.bus_4bit_reg $flatten\sd_data_serial_host0.$procdff$2399.D[1]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1010 1
1011 1
1100 1
1110 1
.names sd_data_serial_host0.bus_4bit_reg $abc$57740$new_n3049_ $abc$57740$new_n3944_
11 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[6] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[5] $abc$57740$new_n3947_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names sd_data_serial_host0.crc_c[0] sd_data_serial_host0.crc_c[1] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[4] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[7] $abc$57740$new_n3948_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[2] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[1] $abc$57740$new_n3950_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names sd_data_serial_host0.crc_c[0] sd_data_serial_host0.crc_c[1] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[0] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[3] $abc$57740$new_n3951_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.crc_c[4] $abc$57740$new_n2962_ $abc$57740$new_n3959_
00 1
11 1
.names sd_data_serial_host0.state[5] $abc$57740$new_n2860_ $abc$57740$new_n3961_ sd_data_serial_host0.bus_4bit_reg $flatten\sd_data_serial_host0.$procdff$2399.D[2]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1010 1
1011 1
1100 1
1110 1
.names $abc$57740$new_n3944_ $abc$57740$new_n3962_ $abc$57740$new_n2822_ sd_data_serial_host0.last_din[2] $abc$57740$new_n3961_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names $abc$57740$new_n3959_ $abc$57740$new_n3940_ $abc$57740$new_n3963_ $abc$57740$new_n3969_ $abc$57740$new_n3962_
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n3927_ $abc$57740$new_n3964_ $abc$57740$new_n3968_ $abc$57740$new_n3967_ $abc$57740$new_n3963_
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names $abc$57740$new_n3966_ $abc$57740$new_n3965_ sd_data_serial_host0.crc_c[2] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[15] $abc$57740$new_n3964_
1000 1
1010 1
1011 1
.names sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[12] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.crc_c[1] $abc$57740$new_n3965_
110 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[14] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[13] $abc$57740$new_n3966_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[9] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[11] $abc$57740$new_n3967_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.crc_c[0] sd_data_serial_host0.crc_c[1] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[10] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[8] $abc$57740$new_n3968_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$57740$new_n3927_ $abc$57740$new_n6373_ $abc$57740$new_n3974_ $abc$57740$new_n3973_ $abc$57740$new_n3969_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1011 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[6] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[7] $abc$57740$new_n3973_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[4] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[5] $abc$57740$new_n3974_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.state[5] $abc$57740$new_n2860_ $abc$57740$new_n3976_ sd_data_serial_host0.bus_4bit_reg $flatten\sd_data_serial_host0.$procdff$2399.D[3]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1010 1
1011 1
1100 1
1110 1
.names $abc$57740$new_n3944_ $abc$57740$new_n3977_ $abc$57740$new_n2822_ sd_data_serial_host0.last_din[3] $abc$57740$new_n3976_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names $abc$57740$new_n3959_ $abc$57740$new_n3940_ $abc$57740$new_n3978_ $abc$57740$new_n3984_ $abc$57740$new_n3977_
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n3927_ $abc$57740$new_n3979_ $abc$57740$new_n3983_ $abc$57740$new_n3982_ $abc$57740$new_n3978_
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names $abc$57740$new_n3981_ $abc$57740$new_n3980_ sd_data_serial_host0.crc_c[2] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[15] $abc$57740$new_n3979_
1000 1
1010 1
1011 1
.names sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[12] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.crc_c[1] $abc$57740$new_n3980_
110 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[14] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[13] $abc$57740$new_n3981_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names sd_data_serial_host0.crc_c[0] sd_data_serial_host0.crc_c[1] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[8] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[11] $abc$57740$new_n3982_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[10] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[9] $abc$57740$new_n3983_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$57740$new_n3927_ $abc$57740$new_n6375_ $abc$57740$new_n3989_ $abc$57740$new_n3988_ $abc$57740$new_n3984_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1011 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[6] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[5] $abc$57740$new_n3988_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names sd_data_serial_host0.crc_c[0] sd_data_serial_host0.crc_c[1] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[4] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[7] $abc$57740$new_n3989_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names block_size_reg_cross.out[0] sd_data_serial_host0.bus_4bit $abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[1]
11 1
.names block_size_reg_cross.out[1] sd_data_serial_host0.bus_4bit $abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[2]
11 1
.names sd_data_serial_host0.bus_4bit block_size_reg_cross.out[2] block_size_reg_cross.out[0] $abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[3]
001 1
011 1
110 1
111 1
.names sd_data_serial_host0.bus_4bit block_size_reg_cross.out[3] block_size_reg_cross.out[1] $abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[4]
001 1
011 1
110 1
111 1
.names sd_data_serial_host0.bus_4bit block_size_reg_cross.out[4] block_size_reg_cross.out[2] $abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[5]
001 1
011 1
110 1
111 1
.names sd_data_serial_host0.bus_4bit block_size_reg_cross.out[5] block_size_reg_cross.out[3] $abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[6]
001 1
011 1
110 1
111 1
.names sd_data_serial_host0.bus_4bit block_size_reg_cross.out[6] block_size_reg_cross.out[4] $abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[7]
001 1
011 1
110 1
111 1
.names sd_data_serial_host0.bus_4bit block_size_reg_cross.out[7] block_size_reg_cross.out[5] $abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[8]
001 1
011 1
110 1
111 1
.names sd_data_serial_host0.bus_4bit block_size_reg_cross.out[8] block_size_reg_cross.out[6] $abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[9]
001 1
011 1
110 1
111 1
.names sd_data_serial_host0.bus_4bit block_size_reg_cross.out[9] block_size_reg_cross.out[7] $abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[10]
001 1
011 1
110 1
111 1
.names sd_data_serial_host0.bus_4bit block_size_reg_cross.out[10] block_size_reg_cross.out[8] $abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[11]
001 1
011 1
110 1
111 1
.names sd_data_serial_host0.bus_4bit block_size_reg_cross.out[11] block_size_reg_cross.out[9] $abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[12]
001 1
011 1
110 1
111 1
.names block_size_reg_cross.out[10] sd_data_serial_host0.bus_4bit $abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[13]
10 1
.names block_size_reg_cross.out[11] sd_data_serial_host0.bus_4bit $abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[14]
10 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[2] $flatten\sd_fifo_filler0.$procdff$2312.D[2]
10 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[3] sd_fifo_filler0.offset[2] $flatten\sd_fifo_filler0.$procdff$2312.D[3]
101 1
110 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[4] sd_fifo_filler0.offset[3] sd_fifo_filler0.offset[2] $flatten\sd_fifo_filler0.$procdff$2312.D[4]
1011 1
1100 1
1101 1
1110 1
.names $abc$57740$new_n4008_ $abc$57740$new_n3105_ $flatten\sd_fifo_filler0.$procdff$2312.D[5]
11 1
.names sd_fifo_filler0.offset[5] sd_fifo_filler0.offset[4] sd_fifo_filler0.offset[3] sd_fifo_filler0.offset[2] $abc$57740$new_n4008_
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[6] $abc$57740$new_n4010_ $flatten\sd_fifo_filler0.$procdff$2312.D[6]
101 1
110 1
.names sd_fifo_filler0.offset[5] sd_fifo_filler0.offset[4] sd_fifo_filler0.offset[3] sd_fifo_filler0.offset[2] $abc$57740$new_n4010_
1111 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[7] $abc$57740$new_n4012_ $flatten\sd_fifo_filler0.$procdff$2312.D[7]
101 1
110 1
.names sd_fifo_filler0.offset[6] $abc$57740$new_n4010_ $abc$57740$new_n4012_
11 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[8] sd_fifo_filler0.offset[7] $abc$57740$new_n4012_ $flatten\sd_fifo_filler0.$procdff$2312.D[8]
1011 1
1100 1
1101 1
1110 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[9] $abc$57740$new_n4015_ $flatten\sd_fifo_filler0.$procdff$2312.D[9]
101 1
110 1
.names sd_fifo_filler0.offset[8] sd_fifo_filler0.offset[7] $abc$57740$new_n4012_ $abc$57740$new_n4015_
111 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[10] $abc$57740$new_n4017_ $flatten\sd_fifo_filler0.$procdff$2312.D[10]
101 1
110 1
.names sd_fifo_filler0.offset[9] $abc$57740$new_n4015_ $abc$57740$new_n4017_
11 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[11] sd_fifo_filler0.offset[10] $abc$57740$new_n4017_ $flatten\sd_fifo_filler0.$procdff$2312.D[11]
1011 1
1100 1
1101 1
1110 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[12] $abc$57740$new_n4020_ $flatten\sd_fifo_filler0.$procdff$2312.D[12]
101 1
110 1
.names sd_fifo_filler0.offset[11] sd_fifo_filler0.offset[10] $abc$57740$new_n4017_ $abc$57740$new_n4020_
111 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[13] $abc$57740$new_n4022_ $flatten\sd_fifo_filler0.$procdff$2312.D[13]
101 1
110 1
.names sd_fifo_filler0.offset[12] $abc$57740$new_n4020_ $abc$57740$new_n4022_
11 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[14] sd_fifo_filler0.offset[13] $abc$57740$new_n4022_ $flatten\sd_fifo_filler0.$procdff$2312.D[14]
1011 1
1100 1
1101 1
1110 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[15] $abc$57740$new_n4025_ $flatten\sd_fifo_filler0.$procdff$2312.D[15]
101 1
110 1
.names sd_fifo_filler0.offset[14] sd_fifo_filler0.offset[13] $abc$57740$new_n4022_ $abc$57740$new_n4025_
111 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[16] $abc$57740$new_n4027_ $flatten\sd_fifo_filler0.$procdff$2312.D[16]
101 1
110 1
.names sd_fifo_filler0.offset[15] $abc$57740$new_n4025_ $abc$57740$new_n4027_
11 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[17] sd_fifo_filler0.offset[16] $abc$57740$new_n4027_ $flatten\sd_fifo_filler0.$procdff$2312.D[17]
1011 1
1100 1
1101 1
1110 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[18] $abc$57740$new_n4030_ $flatten\sd_fifo_filler0.$procdff$2312.D[18]
101 1
110 1
.names sd_fifo_filler0.offset[17] sd_fifo_filler0.offset[16] $abc$57740$new_n4027_ $abc$57740$new_n4030_
111 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[19] $abc$57740$new_n4032_ $flatten\sd_fifo_filler0.$procdff$2312.D[19]
101 1
110 1
.names sd_fifo_filler0.offset[18] $abc$57740$new_n4030_ $abc$57740$new_n4032_
11 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[20] sd_fifo_filler0.offset[19] $abc$57740$new_n4032_ $flatten\sd_fifo_filler0.$procdff$2312.D[20]
1011 1
1100 1
1101 1
1110 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[21] $abc$57740$new_n4035_ $flatten\sd_fifo_filler0.$procdff$2312.D[21]
101 1
110 1
.names sd_fifo_filler0.offset[20] sd_fifo_filler0.offset[19] $abc$57740$new_n4032_ $abc$57740$new_n4035_
111 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[22] $abc$57740$new_n4037_ $flatten\sd_fifo_filler0.$procdff$2312.D[22]
101 1
110 1
.names sd_fifo_filler0.offset[21] $abc$57740$new_n4035_ $abc$57740$new_n4037_
11 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[23] sd_fifo_filler0.offset[22] $abc$57740$new_n4037_ $flatten\sd_fifo_filler0.$procdff$2312.D[23]
1011 1
1100 1
1101 1
1110 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[24] $abc$57740$new_n4040_ $flatten\sd_fifo_filler0.$procdff$2312.D[24]
101 1
110 1
.names sd_fifo_filler0.offset[23] sd_fifo_filler0.offset[22] $abc$57740$new_n4037_ $abc$57740$new_n4040_
111 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[25] $abc$57740$new_n4042_ $flatten\sd_fifo_filler0.$procdff$2312.D[25]
101 1
110 1
.names sd_fifo_filler0.offset[24] $abc$57740$new_n4040_ $abc$57740$new_n4042_
11 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[26] $abc$57740$new_n4044_ $flatten\sd_fifo_filler0.$procdff$2312.D[26]
101 1
110 1
.names sd_fifo_filler0.offset[25] $abc$57740$new_n4042_ $abc$57740$new_n4044_
11 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[27] $abc$57740$new_n4046_ $flatten\sd_fifo_filler0.$procdff$2312.D[27]
101 1
110 1
.names sd_fifo_filler0.offset[26] $abc$57740$new_n4044_ $abc$57740$new_n4046_
11 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[28] $abc$57740$new_n4048_ $flatten\sd_fifo_filler0.$procdff$2312.D[28]
101 1
110 1
.names sd_fifo_filler0.offset[27] $abc$57740$new_n4046_ $abc$57740$new_n4048_
11 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[29] $abc$57740$new_n4050_ $flatten\sd_fifo_filler0.$procdff$2312.D[29]
101 1
110 1
.names sd_fifo_filler0.offset[28] $abc$57740$new_n4048_ $abc$57740$new_n4050_
11 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[30] $abc$57740$new_n4052_ $flatten\sd_fifo_filler0.$procdff$2312.D[30]
101 1
110 1
.names sd_fifo_filler0.offset[29] $abc$57740$new_n4050_ $abc$57740$new_n4052_
11 1
.names $abc$57740$new_n3105_ sd_fifo_filler0.offset[31] sd_fifo_filler0.offset[30] $abc$57740$new_n4052_ $flatten\sd_fifo_filler0.$procdff$2312.D[31]
1011 1
1100 1
1101 1
1110 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n4055_ $abc$57740$new_n4061_ m_wb_dat_o[0]
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6377_ $abc$57740$new_n4060_ $abc$57740$new_n4059_ $abc$57740$new_n4055_
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][0] $abc$57740$new_n4059_
0010 1
0011 1
1001 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][0] $abc$57740$new_n4060_
1010 1
1011 1
1101 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6379_ $abc$57740$new_n4066_ $abc$57740$new_n4065_ $abc$57740$new_n4061_
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][0] $abc$57740$new_n4065_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][0] $abc$57740$new_n4066_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n4068_ $abc$57740$new_n4074_ m_wb_dat_o[1]
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n6381_ $abc$57740$new_n4073_ $abc$57740$new_n4072_ $abc$57740$new_n4068_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][1] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][1] $abc$57740$new_n4072_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][1] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][1] $abc$57740$new_n4073_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n6383_ $abc$57740$new_n4079_ $abc$57740$new_n4078_ $abc$57740$new_n4074_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][1] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][1] $abc$57740$new_n4078_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][1] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][1] $abc$57740$new_n4079_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n4081_ $abc$57740$new_n4087_ m_wb_dat_o[2]
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n6385_ $abc$57740$new_n4086_ $abc$57740$new_n4085_ $abc$57740$new_n4081_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][2] $abc$57740$new_n4085_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][2] $abc$57740$new_n4086_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n6387_ $abc$57740$new_n4092_ $abc$57740$new_n4091_ $abc$57740$new_n4087_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][2] $abc$57740$new_n4091_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][2] $abc$57740$new_n4092_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n4094_ $abc$57740$new_n4100_ m_wb_dat_o[3]
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6389_ $abc$57740$new_n4099_ $abc$57740$new_n4098_ $abc$57740$new_n4094_
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][3] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][3] $abc$57740$new_n4098_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][3] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][3] $abc$57740$new_n4099_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6391_ $abc$57740$new_n4105_ $abc$57740$new_n4104_ $abc$57740$new_n4100_
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][3] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][3] $abc$57740$new_n4104_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][3] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][3] $abc$57740$new_n4105_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n4107_ $abc$57740$new_n4113_ m_wb_dat_o[4]
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6393_ $abc$57740$new_n4112_ $abc$57740$new_n4111_ $abc$57740$new_n4107_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][4] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][4] $abc$57740$new_n4111_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][4] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][4] $abc$57740$new_n4112_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6395_ $abc$57740$new_n4118_ $abc$57740$new_n4117_ $abc$57740$new_n4113_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][4] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][4] $abc$57740$new_n4117_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][4] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][4] $abc$57740$new_n4118_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n4120_ $abc$57740$new_n4126_ m_wb_dat_o[5]
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6397_ $abc$57740$new_n4125_ $abc$57740$new_n4124_ $abc$57740$new_n4120_
0000 1
0100 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][5] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][5] $abc$57740$new_n4124_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][5] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][5] $abc$57740$new_n4125_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6399_ $abc$57740$new_n4131_ $abc$57740$new_n4130_ $abc$57740$new_n4126_
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][5] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][5] $abc$57740$new_n4130_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][5] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][5] $abc$57740$new_n4131_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n4133_ $abc$57740$new_n4139_ m_wb_dat_o[6]
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n6401_ $abc$57740$new_n4138_ $abc$57740$new_n4137_ $abc$57740$new_n4133_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][6] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][6] $abc$57740$new_n4137_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][6] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][6] $abc$57740$new_n4138_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n6403_ $abc$57740$new_n4144_ $abc$57740$new_n4143_ $abc$57740$new_n4139_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][6] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][6] $abc$57740$new_n4143_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][6] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][6] $abc$57740$new_n4144_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n4146_ $abc$57740$new_n4152_ m_wb_dat_o[7]
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6405_ $abc$57740$new_n4151_ $abc$57740$new_n4150_ $abc$57740$new_n4146_
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][7] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][7] $abc$57740$new_n4150_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][7] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][7] $abc$57740$new_n4151_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6407_ $abc$57740$new_n4157_ $abc$57740$new_n4156_ $abc$57740$new_n4152_
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][7] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][7] $abc$57740$new_n4156_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][7] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][7] $abc$57740$new_n4157_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n4159_ $abc$57740$new_n4165_ m_wb_dat_o[8]
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6409_ $abc$57740$new_n4164_ $abc$57740$new_n4163_ $abc$57740$new_n4159_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][8] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][8] $abc$57740$new_n4163_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][8] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][8] $abc$57740$new_n4164_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6411_ $abc$57740$new_n4170_ $abc$57740$new_n4169_ $abc$57740$new_n4165_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][8] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][8] $abc$57740$new_n4169_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][8] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][8] $abc$57740$new_n4170_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n4172_ $abc$57740$new_n4178_ m_wb_dat_o[9]
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n6413_ $abc$57740$new_n4177_ $abc$57740$new_n4176_ $abc$57740$new_n4172_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][9] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][9] $abc$57740$new_n4176_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][9] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][9] $abc$57740$new_n4177_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n6415_ $abc$57740$new_n4183_ $abc$57740$new_n4182_ $abc$57740$new_n4178_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][9] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][9] $abc$57740$new_n4182_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][9] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][9] $abc$57740$new_n4183_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n4185_ $abc$57740$new_n4191_ m_wb_dat_o[10]
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n6417_ $abc$57740$new_n4190_ $abc$57740$new_n4189_ $abc$57740$new_n4185_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][10] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][10] $abc$57740$new_n4189_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][10] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][10] $abc$57740$new_n4190_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n6419_ $abc$57740$new_n4196_ $abc$57740$new_n4195_ $abc$57740$new_n4191_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][10] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][10] $abc$57740$new_n4195_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][10] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][10] $abc$57740$new_n4196_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n4198_ $abc$57740$new_n4204_ m_wb_dat_o[11]
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6421_ $abc$57740$new_n4203_ $abc$57740$new_n4202_ $abc$57740$new_n4198_
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][11] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][11] $abc$57740$new_n4202_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][11] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][11] $abc$57740$new_n4203_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6423_ $abc$57740$new_n4209_ $abc$57740$new_n4208_ $abc$57740$new_n4204_
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][11] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][11] $abc$57740$new_n4208_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][11] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][11] $abc$57740$new_n4209_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n4211_ $abc$57740$new_n4217_ m_wb_dat_o[12]
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n6425_ $abc$57740$new_n4216_ $abc$57740$new_n4215_ $abc$57740$new_n4211_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][12] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][12] $abc$57740$new_n4215_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][12] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][12] $abc$57740$new_n4216_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n6427_ $abc$57740$new_n4222_ $abc$57740$new_n4221_ $abc$57740$new_n4217_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][12] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][12] $abc$57740$new_n4221_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][12] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][12] $abc$57740$new_n4222_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n4224_ $abc$57740$new_n4230_ m_wb_dat_o[13]
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n6429_ $abc$57740$new_n4229_ $abc$57740$new_n4228_ $abc$57740$new_n4224_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][13] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][13] $abc$57740$new_n4228_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][13] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][13] $abc$57740$new_n4229_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n6431_ $abc$57740$new_n4235_ $abc$57740$new_n4234_ $abc$57740$new_n4230_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][13] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][13] $abc$57740$new_n4234_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][13] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][13] $abc$57740$new_n4235_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n4237_ $abc$57740$new_n4243_ m_wb_dat_o[14]
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6433_ $abc$57740$new_n4242_ $abc$57740$new_n4241_ $abc$57740$new_n4237_
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][14] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][14] $abc$57740$new_n4241_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][14] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][14] $abc$57740$new_n4242_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6435_ $abc$57740$new_n4248_ $abc$57740$new_n4247_ $abc$57740$new_n4243_
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][14] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][14] $abc$57740$new_n4247_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][14] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][14] $abc$57740$new_n4248_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n4250_ $abc$57740$new_n4256_ m_wb_dat_o[15]
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6437_ $abc$57740$new_n4255_ $abc$57740$new_n4254_ $abc$57740$new_n4250_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][15] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][15] $abc$57740$new_n4254_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][15] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][15] $abc$57740$new_n4255_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6439_ $abc$57740$new_n4261_ $abc$57740$new_n4260_ $abc$57740$new_n4256_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][15] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][15] $abc$57740$new_n4260_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][15] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][15] $abc$57740$new_n4261_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n4263_ $abc$57740$new_n4269_ m_wb_dat_o[16]
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6441_ $abc$57740$new_n4268_ $abc$57740$new_n4267_ $abc$57740$new_n4263_
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][16] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][16] $abc$57740$new_n4267_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][16] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][16] $abc$57740$new_n4268_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6443_ $abc$57740$new_n4274_ $abc$57740$new_n4273_ $abc$57740$new_n4269_
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][16] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][16] $abc$57740$new_n4273_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][16] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][16] $abc$57740$new_n4274_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n4276_ $abc$57740$new_n4282_ m_wb_dat_o[17]
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n6445_ $abc$57740$new_n4281_ $abc$57740$new_n4280_ $abc$57740$new_n4276_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][17] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][17] $abc$57740$new_n4280_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][17] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][17] $abc$57740$new_n4281_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n6447_ $abc$57740$new_n4287_ $abc$57740$new_n4286_ $abc$57740$new_n4282_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][17] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][17] $abc$57740$new_n4286_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][17] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][17] $abc$57740$new_n4287_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n4289_ $abc$57740$new_n4295_ m_wb_dat_o[18]
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6449_ $abc$57740$new_n4294_ $abc$57740$new_n4293_ $abc$57740$new_n4289_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][18] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][18] $abc$57740$new_n4293_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][18] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][18] $abc$57740$new_n4294_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6451_ $abc$57740$new_n4300_ $abc$57740$new_n4299_ $abc$57740$new_n4295_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][18] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][18] $abc$57740$new_n4299_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][18] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][18] $abc$57740$new_n4300_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n4302_ $abc$57740$new_n4308_ m_wb_dat_o[19]
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6453_ $abc$57740$new_n4307_ $abc$57740$new_n4306_ $abc$57740$new_n4302_
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][19] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][19] $abc$57740$new_n4306_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][19] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][19] $abc$57740$new_n4307_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6455_ $abc$57740$new_n4313_ $abc$57740$new_n4312_ $abc$57740$new_n4308_
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][19] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][19] $abc$57740$new_n4312_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][19] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][19] $abc$57740$new_n4313_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n4315_ $abc$57740$new_n4321_ m_wb_dat_o[20]
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6457_ $abc$57740$new_n4320_ $abc$57740$new_n4319_ $abc$57740$new_n4315_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][20] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][20] $abc$57740$new_n4319_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][20] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][20] $abc$57740$new_n4320_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6459_ $abc$57740$new_n4326_ $abc$57740$new_n4325_ $abc$57740$new_n4321_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][20] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][20] $abc$57740$new_n4325_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][20] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][20] $abc$57740$new_n4326_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n4328_ $abc$57740$new_n4334_ m_wb_dat_o[21]
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6461_ $abc$57740$new_n4333_ $abc$57740$new_n4332_ $abc$57740$new_n4328_
0000 1
0100 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][21] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][21] $abc$57740$new_n4332_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][21] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][21] $abc$57740$new_n4333_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6463_ $abc$57740$new_n4339_ $abc$57740$new_n4338_ $abc$57740$new_n4334_
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][21] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][21] $abc$57740$new_n4338_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][21] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][21] $abc$57740$new_n4339_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n4341_ $abc$57740$new_n4347_ m_wb_dat_o[22]
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6465_ $abc$57740$new_n4346_ $abc$57740$new_n4345_ $abc$57740$new_n4341_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][22] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][22] $abc$57740$new_n4345_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][22] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][22] $abc$57740$new_n4346_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6467_ $abc$57740$new_n4352_ $abc$57740$new_n4351_ $abc$57740$new_n4347_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][22] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][22] $abc$57740$new_n4351_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][22] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][22] $abc$57740$new_n4352_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n4354_ $abc$57740$new_n4360_ m_wb_dat_o[23]
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n6469_ $abc$57740$new_n4359_ $abc$57740$new_n4358_ $abc$57740$new_n4354_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][23] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][23] $abc$57740$new_n4358_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][23] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][23] $abc$57740$new_n4359_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n6471_ $abc$57740$new_n4365_ $abc$57740$new_n4364_ $abc$57740$new_n4360_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][23] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][23] $abc$57740$new_n4364_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][23] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][23] $abc$57740$new_n4365_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n4367_ $abc$57740$new_n4373_ m_wb_dat_o[24]
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6473_ $abc$57740$new_n4372_ $abc$57740$new_n4371_ $abc$57740$new_n4367_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][24] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][24] $abc$57740$new_n4371_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][24] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][24] $abc$57740$new_n4372_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6475_ $abc$57740$new_n4378_ $abc$57740$new_n4377_ $abc$57740$new_n4373_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][24] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][24] $abc$57740$new_n4377_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][24] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][24] $abc$57740$new_n4378_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n4380_ $abc$57740$new_n4386_ m_wb_dat_o[25]
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6477_ $abc$57740$new_n4385_ $abc$57740$new_n4384_ $abc$57740$new_n4380_
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][25] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][25] $abc$57740$new_n4384_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][25] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][25] $abc$57740$new_n4385_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6479_ $abc$57740$new_n4391_ $abc$57740$new_n4390_ $abc$57740$new_n4386_
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][25] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][25] $abc$57740$new_n4390_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][25] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][25] $abc$57740$new_n4391_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n4393_ $abc$57740$new_n4399_ m_wb_dat_o[26]
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6481_ $abc$57740$new_n4398_ $abc$57740$new_n4397_ $abc$57740$new_n4393_
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][26] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][26] $abc$57740$new_n4397_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][26] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][26] $abc$57740$new_n4398_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6483_ $abc$57740$new_n4404_ $abc$57740$new_n4403_ $abc$57740$new_n4399_
0000 1
0001 1
0010 1
0011 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][26] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][26] $abc$57740$new_n4403_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][26] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][26] $abc$57740$new_n4404_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n4406_ $abc$57740$new_n4412_ m_wb_dat_o[27]
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n6485_ $abc$57740$new_n4411_ $abc$57740$new_n4410_ $abc$57740$new_n4406_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][27] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][27] $abc$57740$new_n4410_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][27] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][27] $abc$57740$new_n4411_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n6487_ $abc$57740$new_n4417_ $abc$57740$new_n4416_ $abc$57740$new_n4412_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][27] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][27] $abc$57740$new_n4416_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][27] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][27] $abc$57740$new_n4417_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n4419_ $abc$57740$new_n4425_ m_wb_dat_o[28]
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6489_ $abc$57740$new_n4424_ $abc$57740$new_n4423_ $abc$57740$new_n4419_
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][28] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][28] $abc$57740$new_n4423_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][28] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][28] $abc$57740$new_n4424_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6491_ $abc$57740$new_n4430_ $abc$57740$new_n4429_ $abc$57740$new_n4425_
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][28] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][28] $abc$57740$new_n4429_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][28] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][28] $abc$57740$new_n4430_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n4432_ $abc$57740$new_n4438_ m_wb_dat_o[29]
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6493_ $abc$57740$new_n4437_ $abc$57740$new_n4436_ $abc$57740$new_n4432_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][29] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][29] $abc$57740$new_n4436_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][29] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][29] $abc$57740$new_n4437_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6495_ $abc$57740$new_n4443_ $abc$57740$new_n4442_ $abc$57740$new_n4438_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][29] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][29] $abc$57740$new_n4442_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][29] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][29] $abc$57740$new_n4443_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n4445_ $abc$57740$new_n4451_ m_wb_dat_o[30]
010 1
011 1
101 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6497_ $abc$57740$new_n4450_ $abc$57740$new_n4449_ $abc$57740$new_n4445_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][30] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][30] $abc$57740$new_n4449_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][30] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][30] $abc$57740$new_n4450_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n6499_ $abc$57740$new_n4456_ $abc$57740$new_n4455_ $abc$57740$new_n4451_
0000 1
0001 1
0010 1
0011 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][30] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][30] $abc$57740$new_n4455_
1001 1
1011 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][30] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][30] $abc$57740$new_n4456_
0001 1
0011 1
1010 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] $abc$57740$new_n4458_ $abc$57740$new_n4464_ m_wb_dat_o[31]
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n6501_ $abc$57740$new_n4463_ $abc$57740$new_n4462_ $abc$57740$new_n4458_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][31] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][31] $abc$57740$new_n4462_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][31] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][31] $abc$57740$new_n4463_
1000 1
1010 1
1100 1
1101 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] $abc$57740$new_n6503_ $abc$57740$new_n4469_ $abc$57740$new_n4468_ $abc$57740$new_n4464_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][31] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][31] $abc$57740$new_n4468_
0000 1
0010 1
1000 1
1001 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][31] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][31] $abc$57740$new_n4469_
1000 1
1010 1
1100 1
1101 1
.names sd_data_serial_host0.state[2] $abc$57740$new_n2965_ sd_data_serial_host0.crc_c[0] $flatten\sd_data_serial_host0.$procdff$2412.D[0]
000 1
100 1
101 1
110 1
111 1
.names sd_data_serial_host0.crc_c[0] sd_data_serial_host0.crc_c[1] $abc$57740$new_n2965_ sd_data_serial_host0.state[2] $flatten\sd_data_serial_host0.$procdff$2412.D[1]
0000 1
0001 1
0011 1
0101 1
0111 1
1001 1
1011 1
1100 1
1101 1
1111 1
.names sd_data_serial_host0.state[2] $abc$57740$new_n3927_ $abc$57740$new_n2965_ $flatten\sd_data_serial_host0.$procdff$2412.D[2]
000 1
100 1
101 1
110 1
111 1
.names sd_data_serial_host0.state[2] $abc$57740$new_n3940_ $abc$57740$new_n2965_ $flatten\sd_data_serial_host0.$procdff$2412.D[3]
000 1
100 1
101 1
110 1
111 1
.names $abc$57740$new_n2965_ $abc$57740$new_n3959_ sd_data_serial_host0.state[2] $flatten\sd_data_serial_host0.$procdff$2412.D[4]
000 1
001 1
100 1
110 1
.names $abc$57740$new_n4476_ $flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] $flatten\sd_data_serial_host0.$procdff$2400.D
01 1
10 1
11 1
.names sd_data_serial_host0.state[3] sd_data_serial_host0.crc_s[1] sd_data_serial_host0.crc_s[2] sd_data_serial_host0.crc_s[0] $abc$57740$new_n4476_
1100 1
.names sd_data_master0.state[3] $abc$57740$new_n2994_ sd_data_master0.state[1] $abc$57740$new_n2993_ $flatten\sd_data_master0.$procdff$2387.D
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_master0.state[2] $abc$57740$new_n2994_ sd_data_master0.state[1] $abc$57740$new_n2993_ $flatten\sd_data_master0.$procdff$2388.D
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.state[2] $abc$57740$new_n2860_ sd_data_serial_host0.state[1] sd_data_serial_host0.state[0] $flatten\sd_data_serial_host0.$procdff$2404.D
0100 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.state[1] sd_data_serial_host0.DAT_dat_reg[0] $abc$57740$new_n3430_ sd_data_serial_host0.state[2] $flatten\sd_data_serial_host0.$procdff$2403.D[0]
0010 1
0110 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.state[1] sd_data_serial_host0.DAT_dat_reg[1] $abc$57740$new_n6757_ sd_data_serial_host0.state[2] $flatten\sd_data_serial_host0.$procdff$2403.D[1]
0000 1
0100 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.state[1] sd_data_serial_host0.DAT_dat_reg[2] $abc$57740$new_n6353_ sd_data_serial_host0.state[2] $flatten\sd_data_serial_host0.$procdff$2403.D[2]
0000 1
0100 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.state[1] sd_data_serial_host0.DAT_dat_reg[3] $abc$57740$new_n3907_ sd_data_serial_host0.state[2] $flatten\sd_data_serial_host0.$procdff$2403.D[3]
0000 1
0100 1
1100 1
1101 1
1110 1
1111 1
.names cmd_serial_host0.state[3] cmd_serial_host0.cmd_dat_reg $abc$57740$new_n6726_ cmd_serial_host0.state[5] $abc$57740$new_n4485_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
.names cmd_serial_host0.counter[3] cmd_serial_host0.counter[2] $abc$57740$new_n4495_ $abc$57740$new_n4496_ $abc$57740$new_n4494_
1100 1
1101 1
1110 1
.names cmd_serial_host0.counter[1] cmd_serial_host0.counter[0] cmd_serial_host0.cmd_buff[8] cmd_serial_host0.cmd_buff[11] $abc$57740$new_n4495_
0001 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[9] cmd_serial_host0.cmd_buff[10] $abc$57740$new_n4496_
0000 1
0001 1
0010 1
0011 1
0110 1
0111 1
1001 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n3249_ $abc$57740$new_n4501_ $abc$57740$new_n4502_ $abc$57740$new_n4500_
100 1
101 1
110 1
.names cmd_serial_host0.counter[1] cmd_serial_host0.counter[0] cmd_serial_host0.cmd_buff[0] cmd_serial_host0.cmd_buff[3] $abc$57740$new_n4501_
0001 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[1] cmd_serial_host0.cmd_buff[2] $abc$57740$new_n4502_
0000 1
0001 1
0010 1
0011 1
0110 1
0111 1
1001 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[17] cmd_serial_host0.cmd_buff[18] $abc$57740$new_n4510_
0000 1
0001 1
0010 1
0011 1
0110 1
0111 1
1001 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[29] cmd_serial_host0.cmd_buff[30] $abc$57740$new_n4516_
0000 1
0001 1
0010 1
0011 1
0110 1
0111 1
1001 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n4518_ $abc$57740$new_n3249_ $abc$57740$new_n4521_ $abc$57740$new_n4520_ $abc$57740$new_n4517_
0000 1
0001 1
0010 1
0011 1
0111 1
.names $abc$57740$new_n2991_ $abc$57740$new_n4519_ cmd_serial_host0.cmd_buff[36] $abc$57740$new_n3166_ $abc$57740$new_n4518_
1000 1
1001 1
1010 1
1011 1
1111 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[37] cmd_serial_host0.cmd_buff[38] $abc$57740$new_n4519_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[32] cmd_serial_host0.cmd_buff[34] $abc$57740$new_n4520_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names cmd_serial_host0.counter[1] cmd_serial_host0.counter[0] cmd_serial_host0.cmd_buff[33] cmd_serial_host0.cmd_buff[35] $abc$57740$new_n4521_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names cmd_serial_host0.counter[5] cmd_serial_host0.counter[3] cmd_serial_host0.counter[4] $abc$57740$new_n4522_
001 1
010 1
011 1
100 1
.names cmd_serial_host0.counter[5] cmd_serial_host0.counter[4] cmd_serial_host0.counter[3] $abc$57740$new_n4523_
101 1
110 1
111 1
.names $abc$57740$new_n4528_ $abc$57740$new_n4522_ $abc$57740$new_n4527_
01 1
10 1
.names $abc$57740$new_n3166_ $abc$57740$new_n3249_ cmd_serial_host0.counter[4] $abc$57740$new_n4528_
110 1
.names $abc$57740$new_n4530_ $abc$57740$new_n6522_ $abc$57740$new_n4535_ $abc$57740$new_n4534_ $abc$57740$new_n4529_
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names cmd_serial_host0.counter[2] $abc$57740$new_n3166_ $abc$57740$new_n4530_
01 1
10 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[4] cmd_serial_host0.cmd_buff[5] $abc$57740$new_n4534_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[7] cmd_serial_host0.cmd_buff[6] $abc$57740$new_n4535_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names cmd_serial_host0.counter[3] $abc$57740$new_n3165_ $abc$57740$new_n4536_
00 1
11 1
.names $abc$57740$new_n4530_ $abc$57740$new_n6524_ $abc$57740$new_n4542_ $abc$57740$new_n4541_ $abc$57740$new_n4537_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1011 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[23] cmd_serial_host0.cmd_buff[22] $abc$57740$new_n4541_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[20] cmd_serial_host0.cmd_buff[21] $abc$57740$new_n4542_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names cmd_serial_host0.counter[4] cmd_serial_host0.counter[3] $abc$57740$new_n3165_ $abc$57740$new_n4543_
001 1
010 1
011 1
100 1
.names cmd_serial_host0.state[5] cmd_serial_host0.counter[7] $abc$57740$new_n4523_ cmd_serial_host0.counter[6] $abc$57740$new_n4544_
1000 1
1110 1
1111 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[32] cmd_serial_host0.cmd_buff[33] $abc$57740$new_n4548_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[35] cmd_serial_host0.cmd_buff[34] $abc$57740$new_n4549_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[36] cmd_serial_host0.cmd_buff[37] $abc$57740$new_n4551_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names cmd_serial_host0.counter[6] $abc$57740$new_n4523_ cmd_serial_host0.counter[5] $abc$57740$new_n4528_ $abc$57740$new_n4552_
0000 1
0001 1
0010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names cmd_serial_host0.cmd_buff[26] $abc$57740$new_n3244_ cmd_serial_host0.cmd_buff[27] cmd_serial_host0.counter[2] $abc$57740$new_n4558_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1000 1
1001 1
1011 1
.names cmd_serial_host0.cmd_buff[10] $abc$57740$new_n3244_ cmd_serial_host0.cmd_buff[11] cmd_serial_host0.counter[2] $abc$57740$new_n4564_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1000 1
1001 1
1011 1
.names $abc$57740$new_n4567_ cmd_serial_host0.state[3] $flatten\cmd_serial_host0.$procdff$2354.D cmd_serial_host0.state[5] $flatten\cmd_serial_host0.$procdff$2363.D
0000 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 cmd_serial_host0.resp_len[6] cmd_serial_host0.resp_len[5] $abc$57740$new_n3199_ $abc$57740$new_n4567_
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1111 1
.names cmd_serial_host0.state[5] $abc$57740$new_n3108_ cmd_serial_host0.state[3] $flatten\cmd_serial_host0.$procdff$2354.D $flatten\cmd_serial_host0.$procdff$2359.D
0000 1
0100 1
1000 1
1001 1
1010 1
1011 1
.names $abc$57740$new_n3195_ $abc$49716$new_n4057_ cmd_serial_host0.counter[0] $flatten\cmd_serial_host0.$procdff$2365.D[0]
000 1
010 1
110 1
111 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] $abc$57740$new_n3195_ $flatten\cmd_serial_host0.$procdff$2365.D[1]
010 1
100 1
.names $abc$57740$new_n4530_ $abc$57740$new_n3195_ $flatten\cmd_serial_host0.$procdff$2365.D[2]
10 1
.names $abc$57740$new_n3195_ $abc$57740$new_n4536_ $flatten\cmd_serial_host0.$procdff$2365.D[3]
00 1
.names $abc$57740$new_n3195_ $abc$57740$new_n4574_ $flatten\cmd_serial_host0.$procdff$2365.D[4]
00 1
.names cmd_serial_host0.counter[4] $abc$57740$new_n3254_ $abc$57740$new_n4574_
00 1
11 1
.names $abc$57740$new_n4576_ $abc$57740$new_n3195_ $flatten\cmd_serial_host0.$procdff$2365.D[5]
10 1
.names cmd_serial_host0.counter[5] cmd_serial_host0.counter[4] $abc$57740$new_n3254_ $abc$57740$new_n4576_
011 1
100 1
101 1
110 1
.names cmd_serial_host0.counter[6] $abc$57740$new_n3195_ $abc$57740$new_n3109_ $abc$57740$new_n3254_ $flatten\cmd_serial_host0.$procdff$2365.D[6]
0011 1
1000 1
1001 1
1010 1
.names cmd_serial_host0.counter[7] $abc$57740$new_n4579_ $abc$57740$new_n3195_ $flatten\cmd_serial_host0.$procdff$2365.D[7]
010 1
100 1
.names cmd_serial_host0.counter[6] $abc$57740$new_n3109_ $abc$57740$new_n3254_ $abc$57740$new_n4579_
111 1
.names cmd_serial_host0.counter[8] $abc$57740$new_n3195_ cmd_serial_host0.counter[7] $abc$57740$new_n4579_ $flatten\cmd_serial_host0.$procdff$2365.D[8]
0011 1
1000 1
1001 1
1010 1
.names cmd_serial_host0.counter[9] $abc$57740$new_n4582_ $abc$57740$new_n3195_ $flatten\cmd_serial_host0.$procdff$2365.D[9]
010 1
100 1
.names cmd_serial_host0.counter[7] cmd_serial_host0.counter[8] $abc$57740$new_n4579_ $abc$57740$new_n4582_
111 1
.names cmd_serial_host0.counter[10] $abc$57740$new_n4584_ $abc$57740$new_n3195_ $flatten\cmd_serial_host0.$procdff$2365.D[10]
010 1
100 1
.names cmd_serial_host0.counter[9] $abc$57740$new_n4582_ $abc$57740$new_n4584_
11 1
.names cmd_serial_host0.counter[11] $abc$57740$new_n3195_ cmd_serial_host0.counter[10] $abc$57740$new_n4584_ $flatten\cmd_serial_host0.$procdff$2365.D[11]
0011 1
1000 1
1001 1
1010 1
.names cmd_serial_host0.counter[12] $abc$57740$new_n4587_ $abc$57740$new_n3195_ $flatten\cmd_serial_host0.$procdff$2365.D[12]
010 1
100 1
.names cmd_serial_host0.counter[11] cmd_serial_host0.counter[10] $abc$57740$new_n4584_ $abc$57740$new_n4587_
111 1
.names cmd_serial_host0.counter[13] $abc$57740$new_n4589_ $abc$57740$new_n3195_ $flatten\cmd_serial_host0.$procdff$2365.D[13]
010 1
100 1
.names cmd_serial_host0.counter[11] cmd_serial_host0.counter[10] cmd_serial_host0.counter[12] $abc$57740$new_n4584_ $abc$57740$new_n4589_
1111 1
.names cmd_serial_host0.counter[14] $abc$57740$new_n3195_ cmd_serial_host0.counter[13] $abc$57740$new_n4589_ $flatten\cmd_serial_host0.$procdff$2365.D[14]
0011 1
1000 1
1001 1
1010 1
.names cmd_serial_host0.counter[15] $abc$57740$new_n4592_ $abc$57740$new_n3195_ $flatten\cmd_serial_host0.$procdff$2365.D[15]
010 1
100 1
.names cmd_serial_host0.counter[12] cmd_serial_host0.counter[13] cmd_serial_host0.counter[14] $abc$57740$new_n4587_ $abc$57740$new_n4592_
1111 1
.names cmd_serial_host0.counter[16] $abc$57740$new_n4594_ $abc$57740$new_n3195_ $flatten\cmd_serial_host0.$procdff$2365.D[16]
010 1
100 1
.names cmd_serial_host0.counter[13] cmd_serial_host0.counter[14] cmd_serial_host0.counter[15] $abc$57740$new_n4589_ $abc$57740$new_n4594_
1111 1
.names cmd_serial_host0.counter[17] $abc$57740$new_n3195_ cmd_serial_host0.counter[16] $abc$57740$new_n4594_ $flatten\cmd_serial_host0.$procdff$2365.D[17]
0011 1
1000 1
1001 1
1010 1
.names cmd_serial_host0.counter[18] $abc$57740$new_n4597_ $abc$57740$new_n3195_ $flatten\cmd_serial_host0.$procdff$2365.D[18]
010 1
100 1
.names cmd_serial_host0.counter[15] cmd_serial_host0.counter[16] cmd_serial_host0.counter[17] $abc$57740$new_n4592_ $abc$57740$new_n4597_
1111 1
.names cmd_serial_host0.counter[19] $abc$57740$new_n4599_ $abc$57740$new_n3195_ $flatten\cmd_serial_host0.$procdff$2365.D[19]
010 1
100 1
.names cmd_serial_host0.counter[16] cmd_serial_host0.counter[17] cmd_serial_host0.counter[18] $abc$57740$new_n4594_ $abc$57740$new_n4599_
1111 1
.names cmd_serial_host0.counter[20] $abc$57740$new_n3195_ cmd_serial_host0.counter[19] $abc$57740$new_n4599_ $flatten\cmd_serial_host0.$procdff$2365.D[20]
0011 1
1000 1
1001 1
1010 1
.names cmd_serial_host0.counter[21] $abc$57740$new_n4602_ $abc$57740$new_n3195_ $flatten\cmd_serial_host0.$procdff$2365.D[21]
010 1
100 1
.names cmd_serial_host0.counter[19] cmd_serial_host0.counter[18] cmd_serial_host0.counter[20] $abc$57740$new_n4597_ $abc$57740$new_n4602_
1111 1
.names cmd_serial_host0.counter[22] $abc$57740$new_n4604_ $abc$57740$new_n3195_ $flatten\cmd_serial_host0.$procdff$2365.D[22]
010 1
100 1
.names cmd_serial_host0.counter[19] cmd_serial_host0.counter[21] cmd_serial_host0.counter[20] $abc$57740$new_n4599_ $abc$57740$new_n4604_
1111 1
.names cmd_serial_host0.counter[23] $abc$57740$new_n3195_ cmd_serial_host0.counter[22] $abc$57740$new_n4604_ $flatten\cmd_serial_host0.$procdff$2365.D[23]
0011 1
1000 1
1001 1
1010 1
.names cmd_serial_host0.counter[24] $abc$57740$new_n4607_ $abc$57740$new_n3195_ $flatten\cmd_serial_host0.$procdff$2365.D[24]
010 1
100 1
.names cmd_serial_host0.counter[22] cmd_serial_host0.counter[23] $abc$57740$new_n4604_ $abc$57740$new_n4607_
111 1
.names cmd_serial_host0.counter[25] $abc$57740$new_n4609_ $abc$57740$new_n3195_ $flatten\cmd_serial_host0.$procdff$2365.D[25]
010 1
100 1
.names cmd_serial_host0.counter[22] cmd_serial_host0.counter[23] cmd_serial_host0.counter[24] $abc$57740$new_n4604_ $abc$57740$new_n4609_
1111 1
.names cmd_serial_host0.counter[26] $abc$57740$new_n3195_ cmd_serial_host0.counter[25] $abc$57740$new_n4609_ $flatten\cmd_serial_host0.$procdff$2365.D[26]
0011 1
1000 1
1001 1
1010 1
.names cmd_serial_host0.counter[27] $abc$57740$new_n4612_ $abc$57740$new_n3195_ $flatten\cmd_serial_host0.$procdff$2365.D[27]
010 1
100 1
.names cmd_serial_host0.counter[25] cmd_serial_host0.counter[26] $abc$57740$new_n4609_ $abc$57740$new_n4612_
111 1
.names cmd_serial_host0.counter[28] $abc$57740$new_n4614_ $abc$57740$new_n3195_ $flatten\cmd_serial_host0.$procdff$2365.D[28]
010 1
100 1
.names cmd_serial_host0.counter[27] $abc$57740$new_n4612_ $abc$57740$new_n4614_
11 1
.names cmd_serial_host0.counter[29] $abc$57740$new_n3195_ cmd_serial_host0.counter[28] $abc$57740$new_n4614_ $flatten\cmd_serial_host0.$procdff$2365.D[29]
0011 1
1000 1
1001 1
1010 1
.names cmd_serial_host0.counter[30] $abc$57740$new_n4617_ $abc$57740$new_n3195_ $flatten\cmd_serial_host0.$procdff$2365.D[30]
010 1
100 1
.names cmd_serial_host0.counter[28] cmd_serial_host0.counter[29] $abc$57740$new_n4614_ $abc$57740$new_n4617_
111 1
.names cmd_serial_host0.counter[31] $abc$57740$new_n3195_ cmd_serial_host0.counter[30] $abc$57740$new_n4617_ $flatten\cmd_serial_host0.$procdff$2365.D[31]
0011 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4620_ argument_reg_cross.in[0] $abc$57740$new_n3340_ $flatten\sd_controller_wb0.$procmux$930.Y[0]
000 1
001 1
010 1
011 1
111 1
.names $abc$57740$new_n4626_ $abc$57740$new_n4621_ $abc$57740$new_n3335_ command_reg_cross.in[0] $abc$57740$new_n4620_
1100 1
1101 1
1110 1
.names $abc$57740$new_n4625_ $abc$57740$new_n4622_ $abc$57740$new_n3074_ cmd_int_enable_reg_cross.in[0] $abc$57740$new_n4621_
1100 1
1101 1
1110 1
.names $abc$57740$new_n4624_ $abc$57740$new_n4623_ $abc$57740$new_n3267_ sd_controller_wb0.timeout_reg[0] $abc$57740$new_n4622_
1100 1
1101 1
1110 1
.names controll_setting_reg_cross.in[0] $abc$57740$new_n3080_ $abc$57740$new_n3262_ block_size_reg_cross.in[0] $abc$57740$new_n4623_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names clock_divider_reg_cross.in[0] $abc$57740$new_n3051_ $flatten\sd_controller_wb0.$procmux$930.S[7] cmd_int_status_reg_cross.out[0] $abc$57740$new_n4624_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names data_int_enable_reg_cross.in[0] $abc$57740$new_n3078_ data_int_status_reg_cross.out[0] $flatten\sd_controller_wb0.$procmux$930.S[3] $abc$57740$new_n4625_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4630_ $abc$57740$new_n4627_ $abc$57740$new_n3004_ dma_addr_reg_cross.in[0] $abc$57740$new_n4626_
1100 1
1101 1
1110 1
.names $abc$57740$new_n4628_ $abc$57740$new_n3269_ sd_controller_wb0.software_reset_reg $abc$57740$new_n4627_
100 1
101 1
110 1
.names block_count_reg_cross.in[0] $abc$57740$new_n3009_ response_1_reg_cross.out[0] $abc$57740$new_n4629_ $abc$57740$new_n4628_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n3336_ $abc$57740$new_n3082_ $abc$57740$new_n4629_
11 1
.names response_0_reg_cross.out[0] $abc$57740$new_n4631_ $abc$57740$new_n4632_ response_2_reg_cross.out[0] $abc$57740$new_n4630_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n3336_ $abc$57740$new_n3010_ $abc$57740$new_n4631_
11 1
.names $abc$57740$new_n3081_ $abc$57740$new_n3005_ $abc$57740$new_n4632_
11 1
.names $abc$57740$new_n4634_ argument_reg_cross.in[1] $abc$57740$new_n3340_ $flatten\sd_controller_wb0.$procmux$930.Y[1]
000 1
001 1
010 1
011 1
111 1
.names $abc$57740$new_n4644_ $abc$57740$new_n4641_ $abc$57740$new_n4639_ $abc$57740$new_n4635_ $abc$57740$new_n4634_
1111 1
.names $abc$57740$new_n4636_ $abc$57740$new_n4638_ $abc$57740$new_n4632_ response_2_reg_cross.out[1] $abc$57740$new_n4635_
1000 1
1001 1
1010 1
.names response_0_reg_cross.out[1] $abc$57740$new_n4637_ $abc$57740$new_n3051_ clock_divider_reg_cross.in[1] $abc$57740$new_n4636_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n3345_ wb_adr_i[2] $abc$57740$new_n4637_
10 1
.names cmd_int_status_reg_cross.out[1] $flatten\sd_controller_wb0.$procmux$930.S[7] $abc$57740$new_n4638_
11 1
.names response_1_reg_cross.out[1] $abc$57740$new_n4640_ command_reg_cross.in[1] $abc$57740$new_n3335_ $abc$57740$new_n4639_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names wb_adr_i[2] $abc$57740$new_n3345_ $abc$57740$new_n4640_
11 1
.names $abc$57740$new_n4643_ $abc$57740$new_n4642_ $abc$57740$new_n3004_ dma_addr_reg_cross.in[1] $abc$57740$new_n4641_
1000 1
1001 1
1010 1
.names data_int_enable_reg_cross.in[1] $abc$57740$new_n3078_ $abc$57740$new_n4642_
11 1
.names cmd_int_enable_reg_cross.in[1] $abc$57740$new_n3074_ controll_setting_reg_cross.in[1] $abc$57740$new_n3080_ $abc$57740$new_n4643_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4645_ $abc$57740$new_n4646_ $abc$57740$new_n3267_ sd_controller_wb0.timeout_reg[1] $abc$57740$new_n4644_
1000 1
1001 1
1010 1
.names block_count_reg_cross.in[1] $abc$57740$new_n3009_ $flatten\sd_controller_wb0.$procmux$930.S[3] data_int_status_reg_cross.out[1] $abc$57740$new_n4645_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names block_size_reg_cross.in[1] $abc$57740$new_n3262_ $abc$57740$new_n4646_
11 1
.names $abc$57740$new_n4648_ $abc$57740$new_n4655_ $abc$57740$new_n3340_ argument_reg_cross.in[2] $flatten\sd_controller_wb0.$procmux$930.Y[2]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$57740$new_n4654_ $abc$57740$new_n4649_ $abc$57740$new_n3080_ controll_setting_reg_cross.in[2] $abc$57740$new_n4648_
1100 1
1101 1
1110 1
.names $abc$57740$new_n4653_ $abc$57740$new_n4650_ $flatten\sd_controller_wb0.$procmux$930.S[7] cmd_int_status_reg_cross.out[2] $abc$57740$new_n4649_
1100 1
1101 1
1110 1
.names $abc$57740$new_n4652_ $abc$57740$new_n4651_ $abc$57740$new_n3074_ cmd_int_enable_reg_cross.in[2] $abc$57740$new_n4650_
0000 1
0001 1
0010 1
.names data_int_status_reg_cross.out[2] $flatten\sd_controller_wb0.$procmux$930.S[3] $abc$57740$new_n4651_
11 1
.names data_int_enable_reg_cross.in[2] $abc$57740$new_n3078_ $abc$57740$new_n4652_
11 1
.names clock_divider_reg_cross.in[2] $abc$57740$new_n3051_ sd_controller_wb0.timeout_reg[2] $abc$57740$new_n3267_ $abc$57740$new_n4653_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names block_size_reg_cross.in[2] $abc$57740$new_n3262_ response_2_reg_cross.out[2] $abc$57740$new_n4632_ $abc$57740$new_n4654_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4657_ $abc$57740$new_n4658_ $abc$57740$new_n3343_ $abc$57740$new_n4656_ $abc$57740$new_n4655_
1100 1
.names dma_addr_reg_cross.in[2] $abc$57740$new_n3004_ $abc$57740$new_n4656_
11 1
.names block_count_reg_cross.in[2] $abc$57740$new_n3009_ response_0_reg_cross.out[2] $abc$57740$new_n4631_ $abc$57740$new_n4657_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names command_reg_cross.in[2] $abc$57740$new_n3335_ $abc$57740$new_n4629_ response_1_reg_cross.out[2] $abc$57740$new_n4658_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4660_ $abc$57740$new_n4663_ $abc$57740$new_n3340_ argument_reg_cross.in[3] $flatten\sd_controller_wb0.$procmux$930.Y[3]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$57740$new_n4661_ $abc$57740$new_n4662_ $abc$57740$new_n4632_ response_2_reg_cross.out[3] $abc$57740$new_n4660_
1000 1
1001 1
1010 1
.names dma_addr_reg_cross.in[3] $abc$57740$new_n3004_ controll_setting_reg_cross.in[3] $abc$57740$new_n3080_ $abc$57740$new_n4661_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names cmd_int_enable_reg_cross.in[3] $abc$57740$new_n3074_ $abc$57740$new_n4662_
11 1
.names $abc$57740$new_n4667_ $abc$57740$new_n4666_ $abc$57740$new_n4665_ $abc$57740$new_n4664_ $abc$57740$new_n4663_
1111 1
.names $abc$57740$new_n3345_ wb_adr_i[2] response_1_reg_cross.out[3] response_0_reg_cross.out[3] $abc$57740$new_n4664_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names sd_controller_wb0.timeout_reg[3] $abc$57740$new_n3267_ command_reg_cross.in[3] $abc$57740$new_n3335_ $abc$57740$new_n4665_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names block_count_reg_cross.in[3] $abc$57740$new_n3009_ $flatten\sd_controller_wb0.$procmux$930.S[7] cmd_int_status_reg_cross.out[3] $abc$57740$new_n4666_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names clock_divider_reg_cross.in[3] $abc$57740$new_n3051_ block_size_reg_cross.in[3] $abc$57740$new_n3262_ $abc$57740$new_n4667_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4669_ argument_reg_cross.in[4] $abc$57740$new_n3340_ $flatten\sd_controller_wb0.$procmux$930.Y[4]
000 1
001 1
010 1
011 1
111 1
.names $abc$57740$new_n4676_ $abc$57740$new_n4675_ $abc$57740$new_n4670_ $abc$57740$new_n4669_
111 1
.names $abc$57740$new_n4674_ $abc$57740$new_n4673_ $abc$57740$new_n4672_ $abc$57740$new_n4671_ $abc$57740$new_n4670_
1111 1
.names response_0_reg_cross.out[4] $abc$57740$new_n4637_ $abc$57740$new_n3009_ block_count_reg_cross.in[4] $abc$57740$new_n4671_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names response_1_reg_cross.out[4] $abc$57740$new_n4640_ $abc$57740$new_n3051_ clock_divider_reg_cross.in[4] $abc$57740$new_n4672_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names block_size_reg_cross.in[4] $abc$57740$new_n3262_ $abc$57740$new_n3267_ sd_controller_wb0.timeout_reg[4] $abc$57740$new_n4673_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names command_reg_cross.in[4] $abc$57740$new_n3335_ $abc$57740$new_n4632_ response_2_reg_cross.out[4] $abc$57740$new_n4674_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names cmd_int_enable_reg_cross.in[4] $abc$57740$new_n3074_ cmd_int_status_reg_cross.out[4] $flatten\sd_controller_wb0.$procmux$930.S[7] $abc$57740$new_n4675_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names dma_addr_reg_cross.in[4] $abc$57740$new_n3004_ controll_setting_reg_cross.in[4] $abc$57740$new_n3080_ $abc$57740$new_n4676_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names dma_addr_reg_cross.in[5] $abc$57740$new_n3004_ response_1_reg_cross.out[5] $abc$57740$new_n4629_ $abc$57740$new_n4682_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names block_count_reg_cross.in[5] $abc$57740$new_n3009_ command_reg_cross.in[5] $abc$57740$new_n3335_ $abc$57740$new_n4683_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names sd_controller_wb0.timeout_reg[5] $abc$57740$new_n3267_ response_2_reg_cross.out[5] $abc$57740$new_n4632_ $abc$57740$new_n4684_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names controll_setting_reg_cross.in[5] $abc$57740$new_n3080_ $abc$57740$new_n3262_ block_size_reg_cross.in[5] $abc$57740$new_n4685_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4687_ argument_reg_cross.in[6] $abc$57740$new_n3340_ $flatten\sd_controller_wb0.$procmux$930.Y[6]
000 1
001 1
010 1
011 1
111 1
.names $abc$57740$new_n4694_ $abc$57740$new_n4688_ $abc$57740$new_n4640_ response_1_reg_cross.out[6] $abc$57740$new_n4687_
1100 1
1101 1
1110 1
.names $abc$57740$new_n4689_ $abc$57740$new_n4693_ $abc$57740$new_n3343_ $abc$57740$new_n4692_ $abc$57740$new_n4688_
1100 1
.names $abc$57740$new_n4691_ $abc$57740$new_n4690_ $abc$57740$new_n3335_ command_reg_cross.in[6] $abc$57740$new_n4689_
1000 1
1001 1
1010 1
.names clock_divider_reg_cross.in[6] $abc$57740$new_n3051_ $abc$57740$new_n4690_
11 1
.names dma_addr_reg_cross.in[6] $abc$57740$new_n3004_ sd_controller_wb0.timeout_reg[6] $abc$57740$new_n3267_ $abc$57740$new_n4691_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names block_size_reg_cross.in[6] $abc$57740$new_n3262_ $abc$57740$new_n4692_
11 1
.names controll_setting_reg_cross.in[6] $abc$57740$new_n3080_ response_2_reg_cross.out[6] $abc$57740$new_n4632_ $abc$57740$new_n4693_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names response_0_reg_cross.out[6] $abc$57740$new_n4637_ $abc$57740$new_n3009_ block_count_reg_cross.in[6] $abc$57740$new_n4694_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4696_ argument_reg_cross.in[7] $abc$57740$new_n3340_ $flatten\sd_controller_wb0.$procmux$930.Y[7]
000 1
001 1
010 1
011 1
111 1
.names $abc$57740$new_n4702_ $abc$57740$new_n4697_ $abc$57740$new_n4632_ response_2_reg_cross.out[7] $abc$57740$new_n4696_
1100 1
1101 1
1110 1
.names $abc$57740$new_n4701_ $abc$57740$new_n4698_ $abc$57740$new_n3335_ command_reg_cross.in[7] $abc$57740$new_n4697_
1100 1
1101 1
1110 1
.names $abc$57740$new_n4700_ $abc$57740$new_n4699_ $abc$57740$new_n3004_ dma_addr_reg_cross.in[7] $abc$57740$new_n4698_
1100 1
1101 1
1110 1
.names block_count_reg_cross.in[7] $abc$57740$new_n3009_ response_0_reg_cross.out[7] $abc$57740$new_n4631_ $abc$57740$new_n4699_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n3343_ $abc$57740$new_n4629_ response_1_reg_cross.out[7] $abc$57740$new_n4700_
000 1
001 1
010 1
.names clock_divider_reg_cross.in[7] $abc$57740$new_n3051_ block_size_reg_cross.in[7] $abc$57740$new_n3262_ $abc$57740$new_n4701_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names controll_setting_reg_cross.in[7] $abc$57740$new_n3080_ $abc$57740$new_n3267_ sd_controller_wb0.timeout_reg[7] $abc$57740$new_n4702_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4704_ $abc$57740$new_n4709_ $abc$57740$new_n3340_ argument_reg_cross.in[8] $flatten\sd_controller_wb0.$procmux$930.Y[8]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$57740$new_n4707_ $abc$57740$new_n4705_ $abc$57740$new_n4629_ response_1_reg_cross.out[8] $abc$57740$new_n4704_
1100 1
1101 1
1110 1
.names $abc$57740$new_n4706_ $abc$57740$new_n4631_ response_0_reg_cross.out[8] $abc$57740$new_n4705_
100 1
101 1
110 1
.names controll_setting_reg_cross.in[8] $abc$57740$new_n3080_ $abc$57740$new_n3267_ sd_controller_wb0.timeout_reg[8] $abc$57740$new_n4706_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names dma_addr_reg_cross.in[8] $abc$57740$new_n3004_ response_3_reg_cross.out[8] $abc$57740$new_n4708_ $abc$57740$new_n4707_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n3081_ $abc$57740$new_n3053_ $abc$57740$new_n4708_
11 1
.names $abc$57740$new_n4711_ $abc$57740$new_n4710_ $abc$57740$new_n3009_ block_count_reg_cross.in[8] $abc$57740$new_n4709_
1000 1
1001 1
1010 1
.names block_size_reg_cross.in[8] $abc$57740$new_n3262_ $abc$57740$new_n4710_
11 1
.names command_reg_cross.in[8] $abc$57740$new_n3335_ $abc$57740$new_n4632_ response_2_reg_cross.out[8] $abc$57740$new_n4711_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4713_ argument_reg_cross.in[9] $abc$57740$new_n3340_ $flatten\sd_controller_wb0.$procmux$930.Y[9]
000 1
001 1
010 1
011 1
111 1
.names $abc$57740$new_n4719_ $abc$57740$new_n4718_ $abc$57740$new_n4717_ $abc$57740$new_n4714_ $abc$57740$new_n4713_
1111 1
.names $abc$57740$new_n4715_ $abc$57740$new_n4716_ $abc$57740$new_n3009_ block_count_reg_cross.in[9] $abc$57740$new_n4714_
1000 1
1001 1
1010 1
.names response_1_reg_cross.out[9] $abc$57740$new_n4640_ $abc$57740$new_n4632_ response_2_reg_cross.out[9] $abc$57740$new_n4715_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names block_size_reg_cross.in[9] $abc$57740$new_n3262_ $abc$57740$new_n4716_
11 1
.names response_0_reg_cross.out[9] $abc$57740$new_n4637_ $abc$57740$new_n4708_ response_3_reg_cross.out[9] $abc$57740$new_n4717_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names sd_controller_wb0.timeout_reg[9] $abc$57740$new_n3267_ command_reg_cross.in[9] $abc$57740$new_n3335_ $abc$57740$new_n4718_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names dma_addr_reg_cross.in[9] $abc$57740$new_n3004_ controll_setting_reg_cross.in[9] $abc$57740$new_n3080_ $abc$57740$new_n4719_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4721_ $abc$57740$new_n4726_ $abc$57740$new_n3340_ argument_reg_cross.in[10] $flatten\sd_controller_wb0.$procmux$930.Y[10]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$57740$new_n4725_ $abc$57740$new_n4722_ $abc$57740$new_n4632_ response_2_reg_cross.out[10] $abc$57740$new_n4721_
1100 1
1101 1
1110 1
.names $abc$57740$new_n4724_ $abc$57740$new_n4723_ $abc$57740$new_n3004_ dma_addr_reg_cross.in[10] $abc$57740$new_n4722_
1000 1
1001 1
1010 1
.names block_count_reg_cross.in[10] $abc$57740$new_n3009_ $abc$57740$new_n4723_
11 1
.names controll_setting_reg_cross.in[10] $abc$57740$new_n3080_ response_0_reg_cross.out[10] $abc$57740$new_n4631_ $abc$57740$new_n4724_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names block_size_reg_cross.in[10] $abc$57740$new_n3262_ response_1_reg_cross.out[10] $abc$57740$new_n4629_ $abc$57740$new_n4725_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4727_ $abc$57740$new_n3343_ $abc$57740$new_n3335_ command_reg_cross.in[10] $abc$57740$new_n4726_
1000 1
1001 1
1010 1
.names sd_controller_wb0.timeout_reg[10] $abc$57740$new_n3267_ response_3_reg_cross.out[10] $abc$57740$new_n4708_ $abc$57740$new_n4727_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4731_ $abc$57740$new_n4640_ response_1_reg_cross.out[11] $abc$57740$new_n4730_
100 1
101 1
110 1
.names block_count_reg_cross.in[11] $abc$57740$new_n3009_ response_0_reg_cross.out[11] $abc$57740$new_n4631_ $abc$57740$new_n4731_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names sd_controller_wb0.timeout_reg[11] $abc$57740$new_n3267_ command_reg_cross.in[11] $abc$57740$new_n3335_ $abc$57740$new_n4733_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names block_size_reg_cross.in[11] $abc$57740$new_n3262_ response_2_reg_cross.out[11] $abc$57740$new_n4632_ $abc$57740$new_n4736_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4738_ argument_reg_cross.in[12] $abc$57740$new_n3340_ $flatten\sd_controller_wb0.$procmux$930.Y[12]
000 1
001 1
010 1
011 1
111 1
.names $abc$57740$new_n4744_ $abc$57740$new_n4739_ $abc$57740$new_n4632_ response_2_reg_cross.out[12] $abc$57740$new_n4738_
1100 1
1101 1
1110 1
.names $abc$57740$new_n4740_ $abc$57740$new_n4743_ $abc$57740$new_n3004_ dma_addr_reg_cross.in[12] $abc$57740$new_n4739_
1000 1
1001 1
1010 1
.names $abc$57740$new_n4742_ $abc$57740$new_n4741_ $abc$57740$new_n4708_ response_3_reg_cross.out[12] $abc$57740$new_n4740_
1000 1
1001 1
1010 1
.names controll_setting_reg_cross.in[12] $abc$57740$new_n3080_ $abc$57740$new_n4741_
11 1
.names sd_controller_wb0.timeout_reg[12] $abc$57740$new_n3267_ command_reg_cross.in[12] $abc$57740$new_n3335_ $abc$57740$new_n4742_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names block_count_reg_cross.in[12] $abc$57740$new_n3009_ $abc$57740$new_n4743_
11 1
.names $abc$57740$new_n3345_ wb_adr_i[2] response_1_reg_cross.out[12] response_0_reg_cross.out[12] $abc$57740$new_n4744_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$57740$new_n4746_ argument_reg_cross.in[13] $abc$57740$new_n3340_ $flatten\sd_controller_wb0.$procmux$930.Y[13]
000 1
001 1
010 1
011 1
111 1
.names $abc$57740$new_n4751_ $abc$57740$new_n4750_ $abc$57740$new_n4749_ $abc$57740$new_n4747_ $abc$57740$new_n4746_
1111 1
.names $abc$57740$new_n4748_ $abc$57740$new_n3267_ sd_controller_wb0.timeout_reg[13] $abc$57740$new_n4747_
100 1
101 1
110 1
.names block_count_reg_cross.in[13] $abc$57740$new_n3009_ response_3_reg_cross.out[13] $abc$57740$new_n4708_ $abc$57740$new_n4748_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names response_1_reg_cross.out[13] $abc$57740$new_n4640_ $abc$57740$new_n3004_ dma_addr_reg_cross.in[13] $abc$57740$new_n4749_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names response_0_reg_cross.out[13] $abc$57740$new_n4637_ $abc$57740$new_n4632_ response_2_reg_cross.out[13] $abc$57740$new_n4750_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names controll_setting_reg_cross.in[13] $abc$57740$new_n3080_ command_reg_cross.in[13] $abc$57740$new_n3335_ $abc$57740$new_n4751_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4753_ argument_reg_cross.in[14] $abc$57740$new_n3340_ $flatten\sd_controller_wb0.$procmux$930.Y[14]
000 1
001 1
010 1
011 1
111 1
.names $abc$57740$new_n4757_ $abc$57740$new_n4756_ $abc$57740$new_n4755_ $abc$57740$new_n4754_ $abc$57740$new_n4753_
1111 1
.names response_1_reg_cross.out[14] $abc$57740$new_n4640_ $abc$57740$new_n3009_ block_count_reg_cross.in[14] $abc$57740$new_n4754_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names sd_controller_wb0.timeout_reg[14] $abc$57740$new_n3267_ response_3_reg_cross.out[14] $abc$57740$new_n4708_ $abc$57740$new_n4755_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names dma_addr_reg_cross.in[14] $abc$57740$new_n3004_ controll_setting_reg_cross.in[14] $abc$57740$new_n3080_ $abc$57740$new_n4756_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names response_0_reg_cross.out[14] $abc$57740$new_n4631_ $abc$57740$new_n4632_ response_2_reg_cross.out[14] $abc$57740$new_n4757_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4759_ argument_reg_cross.in[15] $abc$57740$new_n3340_ $flatten\sd_controller_wb0.$procmux$930.Y[15]
000 1
001 1
010 1
011 1
111 1
.names $abc$57740$new_n4760_ $abc$57740$new_n3080_ controll_setting_reg_cross.in[15] $abc$57740$new_n4759_
100 1
101 1
110 1
.names $abc$57740$new_n4764_ $abc$57740$new_n4761_ $abc$57740$new_n3009_ block_count_reg_cross.in[15] $abc$57740$new_n4760_
1100 1
1101 1
1110 1
.names $abc$57740$new_n4762_ $abc$57740$new_n4763_ $abc$57740$new_n3004_ dma_addr_reg_cross.in[15] $abc$57740$new_n4761_
1000 1
1001 1
1010 1
.names response_2_reg_cross.out[15] $abc$57740$new_n4632_ $abc$57740$new_n4708_ response_3_reg_cross.out[15] $abc$57740$new_n4762_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names sd_controller_wb0.timeout_reg[15] $abc$57740$new_n3267_ $abc$57740$new_n4763_
11 1
.names response_0_reg_cross.out[15] $abc$57740$new_n4631_ $abc$57740$new_n4629_ response_1_reg_cross.out[15] $abc$57740$new_n4764_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4766_ argument_reg_cross.in[16] $abc$57740$new_n3340_ $flatten\sd_controller_wb0.$procmux$930.Y[16]
000 1
001 1
010 1
011 1
111 1
.names $abc$57740$new_n4768_ $abc$57740$new_n4767_ $abc$57740$new_n4708_ response_3_reg_cross.out[16] $abc$57740$new_n4766_
1100 1
1101 1
1110 1
.names response_0_reg_cross.out[16] $abc$57740$new_n4631_ $abc$57740$new_n4632_ response_2_reg_cross.out[16] $abc$57740$new_n4767_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names dma_addr_reg_cross.in[16] $abc$57740$new_n3004_ response_1_reg_cross.out[16] $abc$57740$new_n4629_ $abc$57740$new_n4768_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4770_ argument_reg_cross.in[17] $abc$57740$new_n3340_ $flatten\sd_controller_wb0.$procmux$930.Y[17]
000 1
001 1
010 1
011 1
111 1
.names $abc$57740$new_n4772_ $abc$57740$new_n4771_ $abc$57740$new_n4629_ response_1_reg_cross.out[17] $abc$57740$new_n4770_
1100 1
1101 1
1110 1
.names response_0_reg_cross.out[17] $abc$57740$new_n4631_ $abc$57740$new_n4632_ response_2_reg_cross.out[17] $abc$57740$new_n4771_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names dma_addr_reg_cross.in[17] $abc$57740$new_n3004_ response_3_reg_cross.out[17] $abc$57740$new_n4708_ $abc$57740$new_n4772_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4774_ argument_reg_cross.in[18] $abc$57740$new_n3340_ $flatten\sd_controller_wb0.$procmux$930.Y[18]
000 1
001 1
010 1
011 1
111 1
.names $abc$57740$new_n4776_ $abc$57740$new_n4775_ $abc$57740$new_n3004_ dma_addr_reg_cross.in[18] $abc$57740$new_n4774_
1100 1
1101 1
1110 1
.names response_2_reg_cross.out[18] $abc$57740$new_n4632_ response_1_reg_cross.out[18] $abc$57740$new_n4629_ $abc$57740$new_n4775_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names response_0_reg_cross.out[18] $abc$57740$new_n4631_ $abc$57740$new_n4708_ response_3_reg_cross.out[18] $abc$57740$new_n4776_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4778_ argument_reg_cross.in[19] $abc$57740$new_n3340_ $flatten\sd_controller_wb0.$procmux$930.Y[19]
000 1
001 1
010 1
011 1
111 1
.names $abc$57740$new_n4780_ $abc$57740$new_n4779_ $abc$57740$new_n4632_ response_2_reg_cross.out[19] $abc$57740$new_n4778_
1100 1
1101 1
1110 1
.names response_0_reg_cross.out[19] $abc$57740$new_n4631_ $abc$57740$new_n4708_ response_3_reg_cross.out[19] $abc$57740$new_n4779_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names dma_addr_reg_cross.in[19] $abc$57740$new_n3004_ response_1_reg_cross.out[19] $abc$57740$new_n4629_ $abc$57740$new_n4780_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4782_ argument_reg_cross.in[20] $abc$57740$new_n3340_ $flatten\sd_controller_wb0.$procmux$930.Y[20]
000 1
001 1
010 1
011 1
111 1
.names $abc$57740$new_n4784_ $abc$57740$new_n4783_ $abc$57740$new_n3004_ dma_addr_reg_cross.in[20] $abc$57740$new_n4782_
1100 1
1101 1
1110 1
.names response_0_reg_cross.out[20] $abc$57740$new_n4631_ $abc$57740$new_n4632_ response_2_reg_cross.out[20] $abc$57740$new_n4783_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names response_3_reg_cross.out[20] $abc$57740$new_n4708_ response_1_reg_cross.out[20] $abc$57740$new_n4629_ $abc$57740$new_n4784_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4786_ $abc$57740$new_n4788_ $abc$57740$new_n3340_ argument_reg_cross.in[21] $flatten\sd_controller_wb0.$procmux$930.Y[21]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$57740$new_n4787_ $abc$57740$new_n4640_ response_1_reg_cross.out[21] $abc$57740$new_n4786_
100 1
101 1
110 1
.names dma_addr_reg_cross.in[21] $abc$57740$new_n3004_ response_2_reg_cross.out[21] $abc$57740$new_n4632_ $abc$57740$new_n4787_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names response_0_reg_cross.out[21] $abc$57740$new_n4631_ $abc$57740$new_n4708_ response_3_reg_cross.out[21] $abc$57740$new_n4788_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4790_ $abc$57740$new_n4792_ $abc$57740$new_n3340_ argument_reg_cross.in[22] $flatten\sd_controller_wb0.$procmux$930.Y[22]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$57740$new_n4791_ $abc$57740$new_n4632_ response_2_reg_cross.out[22] $abc$57740$new_n4790_
100 1
101 1
110 1
.names response_0_reg_cross.out[22] $abc$57740$new_n4631_ $abc$57740$new_n4708_ response_3_reg_cross.out[22] $abc$57740$new_n4791_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names dma_addr_reg_cross.in[22] $abc$57740$new_n3004_ response_1_reg_cross.out[22] $abc$57740$new_n4629_ $abc$57740$new_n4792_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4794_ $abc$57740$new_n4796_ $abc$57740$new_n3340_ argument_reg_cross.in[23] $flatten\sd_controller_wb0.$procmux$930.Y[23]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$57740$new_n4795_ $abc$57740$new_n3004_ dma_addr_reg_cross.in[23] $abc$57740$new_n4794_
100 1
101 1
110 1
.names response_2_reg_cross.out[23] $abc$57740$new_n4632_ response_1_reg_cross.out[23] $abc$57740$new_n4629_ $abc$57740$new_n4795_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names response_0_reg_cross.out[23] $abc$57740$new_n4631_ $abc$57740$new_n4708_ response_3_reg_cross.out[23] $abc$57740$new_n4796_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4798_ $abc$57740$new_n4800_ $abc$57740$new_n3340_ argument_reg_cross.in[24] $flatten\sd_controller_wb0.$procmux$930.Y[24]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$57740$new_n4799_ $abc$57740$new_n4708_ response_3_reg_cross.out[24] $abc$57740$new_n4798_
100 1
101 1
110 1
.names dma_addr_reg_cross.in[24] $abc$57740$new_n3004_ response_2_reg_cross.out[24] $abc$57740$new_n4632_ $abc$57740$new_n4799_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n3345_ wb_adr_i[2] response_1_reg_cross.out[24] response_0_reg_cross.out[24] $abc$57740$new_n4800_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$57740$new_n4802_ $abc$57740$new_n4804_ $abc$57740$new_n3340_ argument_reg_cross.in[25] $flatten\sd_controller_wb0.$procmux$930.Y[25]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$57740$new_n4803_ $abc$57740$new_n4637_ response_0_reg_cross.out[25] $abc$57740$new_n4802_
100 1
101 1
110 1
.names response_2_reg_cross.out[25] $abc$57740$new_n4632_ response_1_reg_cross.out[25] $abc$57740$new_n4629_ $abc$57740$new_n4803_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names dma_addr_reg_cross.in[25] $abc$57740$new_n3004_ response_3_reg_cross.out[25] $abc$57740$new_n4708_ $abc$57740$new_n4804_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4806_ argument_reg_cross.in[26] $abc$57740$new_n3340_ $flatten\sd_controller_wb0.$procmux$930.Y[26]
000 1
001 1
010 1
011 1
111 1
.names $abc$57740$new_n4808_ $abc$57740$new_n4807_ $abc$57740$new_n4631_ response_0_reg_cross.out[26] $abc$57740$new_n4806_
1100 1
1101 1
1110 1
.names response_2_reg_cross.out[26] $abc$57740$new_n4632_ $abc$57740$new_n4708_ response_3_reg_cross.out[26] $abc$57740$new_n4807_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names dma_addr_reg_cross.in[26] $abc$57740$new_n3004_ response_1_reg_cross.out[26] $abc$57740$new_n4629_ $abc$57740$new_n4808_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4810_ argument_reg_cross.in[27] $abc$57740$new_n3340_ $flatten\sd_controller_wb0.$procmux$930.Y[27]
000 1
001 1
010 1
011 1
111 1
.names $abc$57740$new_n4812_ $abc$57740$new_n4811_ $abc$57740$new_n4631_ response_0_reg_cross.out[27] $abc$57740$new_n4810_
1100 1
1101 1
1110 1
.names response_2_reg_cross.out[27] $abc$57740$new_n4632_ $abc$57740$new_n4708_ response_3_reg_cross.out[27] $abc$57740$new_n4811_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names dma_addr_reg_cross.in[27] $abc$57740$new_n3004_ response_1_reg_cross.out[27] $abc$57740$new_n4629_ $abc$57740$new_n4812_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4814_ $abc$57740$new_n4816_ $abc$57740$new_n3340_ argument_reg_cross.in[28] $flatten\sd_controller_wb0.$procmux$930.Y[28]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$57740$new_n4815_ $abc$57740$new_n4631_ response_0_reg_cross.out[28] $abc$57740$new_n4814_
100 1
101 1
110 1
.names response_2_reg_cross.out[28] $abc$57740$new_n4632_ $abc$57740$new_n4708_ response_3_reg_cross.out[28] $abc$57740$new_n4815_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names dma_addr_reg_cross.in[28] $abc$57740$new_n3004_ response_1_reg_cross.out[28] $abc$57740$new_n4629_ $abc$57740$new_n4816_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4818_ argument_reg_cross.in[29] $abc$57740$new_n3340_ $flatten\sd_controller_wb0.$procmux$930.Y[29]
000 1
001 1
010 1
011 1
111 1
.names $abc$57740$new_n4820_ $abc$57740$new_n4819_ $abc$57740$new_n4708_ response_3_reg_cross.out[29] $abc$57740$new_n4818_
1100 1
1101 1
1110 1
.names dma_addr_reg_cross.in[29] $abc$57740$new_n3004_ response_2_reg_cross.out[29] $abc$57740$new_n4632_ $abc$57740$new_n4819_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n3345_ wb_adr_i[2] response_1_reg_cross.out[29] response_0_reg_cross.out[29] $abc$57740$new_n4820_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$57740$new_n4822_ $abc$57740$new_n4824_ $abc$57740$new_n3340_ argument_reg_cross.in[30] $flatten\sd_controller_wb0.$procmux$930.Y[30]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$57740$new_n4823_ $abc$57740$new_n3004_ dma_addr_reg_cross.in[30] $abc$57740$new_n4822_
100 1
101 1
110 1
.names response_2_reg_cross.out[30] $abc$57740$new_n4632_ response_1_reg_cross.out[30] $abc$57740$new_n4629_ $abc$57740$new_n4823_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names response_0_reg_cross.out[30] $abc$57740$new_n4631_ $abc$57740$new_n4708_ response_3_reg_cross.out[30] $abc$57740$new_n4824_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4826_ $abc$57740$new_n4828_ $abc$57740$new_n3340_ argument_reg_cross.in[31] $flatten\sd_controller_wb0.$procmux$930.Y[31]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$57740$new_n4827_ $abc$57740$new_n3004_ dma_addr_reg_cross.in[31] $abc$57740$new_n4826_
100 1
101 1
110 1
.names response_2_reg_cross.out[31] $abc$57740$new_n4632_ response_1_reg_cross.out[31] $abc$57740$new_n4629_ $abc$57740$new_n4827_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names response_0_reg_cross.out[31] $abc$57740$new_n4631_ $abc$57740$new_n4708_ response_3_reg_cross.out[31] $abc$57740$new_n4828_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names sd_cmd_master0.state[2] sd_cmd_master0.watchdog[0] $flatten\sd_cmd_master0.$procdff$2331.D[0]
10 1
.names sd_cmd_master0.state[2] sd_cmd_master0.watchdog[0] sd_cmd_master0.watchdog[1] $flatten\sd_cmd_master0.$procdff$2331.D[1]
101 1
110 1
.names sd_cmd_master0.state[2] sd_cmd_master0.watchdog[2] sd_cmd_master0.watchdog[0] sd_cmd_master0.watchdog[1] $flatten\sd_cmd_master0.$procdff$2331.D[2]
1011 1
1100 1
1101 1
1110 1
.names sd_cmd_master0.state[2] sd_cmd_master0.watchdog[3] $abc$57740$new_n4833_ $flatten\sd_cmd_master0.$procdff$2331.D[3]
101 1
110 1
.names sd_cmd_master0.watchdog[0] sd_cmd_master0.watchdog[1] sd_cmd_master0.watchdog[2] $abc$57740$new_n4833_
111 1
.names sd_cmd_master0.state[2] sd_cmd_master0.watchdog[4] $abc$57740$new_n4835_ $flatten\sd_cmd_master0.$procdff$2331.D[4]
101 1
110 1
.names sd_cmd_master0.watchdog[3] $abc$57740$new_n4833_ $abc$57740$new_n4835_
11 1
.names sd_cmd_master0.state[2] sd_cmd_master0.watchdog[5] sd_cmd_master0.watchdog[4] $abc$57740$new_n4835_ $flatten\sd_cmd_master0.$procdff$2331.D[5]
1011 1
1100 1
1101 1
1110 1
.names sd_cmd_master0.state[2] sd_cmd_master0.watchdog[6] $abc$57740$new_n4838_ $flatten\sd_cmd_master0.$procdff$2331.D[6]
101 1
110 1
.names sd_cmd_master0.watchdog[4] sd_cmd_master0.watchdog[5] $abc$57740$new_n4835_ $abc$57740$new_n4838_
111 1
.names sd_cmd_master0.state[2] sd_cmd_master0.watchdog[7] $abc$57740$new_n4840_ $flatten\sd_cmd_master0.$procdff$2331.D[7]
101 1
110 1
.names sd_cmd_master0.watchdog[6] $abc$57740$new_n4838_ $abc$57740$new_n4840_
11 1
.names sd_cmd_master0.state[2] sd_cmd_master0.watchdog[8] sd_cmd_master0.watchdog[7] $abc$57740$new_n4840_ $flatten\sd_cmd_master0.$procdff$2331.D[8]
1011 1
1100 1
1101 1
1110 1
.names sd_cmd_master0.state[2] sd_cmd_master0.watchdog[9] $abc$57740$new_n4843_ $flatten\sd_cmd_master0.$procdff$2331.D[9]
101 1
110 1
.names sd_cmd_master0.watchdog[7] sd_cmd_master0.watchdog[8] $abc$57740$new_n4840_ $abc$57740$new_n4843_
111 1
.names sd_cmd_master0.state[2] sd_cmd_master0.watchdog[10] $abc$57740$new_n4845_ $flatten\sd_cmd_master0.$procdff$2331.D[10]
101 1
110 1
.names sd_cmd_master0.watchdog[9] $abc$57740$new_n4843_ $abc$57740$new_n4845_
11 1
.names sd_cmd_master0.state[2] sd_cmd_master0.watchdog[11] sd_cmd_master0.watchdog[10] $abc$57740$new_n4845_ $flatten\sd_cmd_master0.$procdff$2331.D[11]
1011 1
1100 1
1101 1
1110 1
.names sd_cmd_master0.state[2] sd_cmd_master0.watchdog[12] $abc$57740$new_n4848_ $flatten\sd_cmd_master0.$procdff$2331.D[12]
101 1
110 1
.names sd_cmd_master0.watchdog[10] sd_cmd_master0.watchdog[11] $abc$57740$new_n4845_ $abc$57740$new_n4848_
111 1
.names sd_cmd_master0.state[2] sd_cmd_master0.watchdog[13] $abc$57740$new_n4850_ $flatten\sd_cmd_master0.$procdff$2331.D[13]
101 1
110 1
.names sd_cmd_master0.watchdog[12] $abc$57740$new_n4848_ $abc$57740$new_n4850_
11 1
.names sd_cmd_master0.state[2] sd_cmd_master0.watchdog[14] sd_cmd_master0.watchdog[13] $abc$57740$new_n4850_ $flatten\sd_cmd_master0.$procdff$2331.D[14]
1011 1
1100 1
1101 1
1110 1
.names sd_cmd_master0.state[2] $abc$57740$new_n4853_ $flatten\sd_cmd_master0.$procdff$2331.D[15]
10 1
.names sd_cmd_master0.watchdog[15] sd_cmd_master0.watchdog[13] sd_cmd_master0.watchdog[14] $abc$57740$new_n4850_ $abc$57740$new_n4853_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
1111 1
.names cmd_serial_host0.resp_buff[0] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[0]
11 1
.names cmd_serial_host0.resp_buff[1] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[1]
11 1
.names cmd_serial_host0.resp_buff[2] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[2]
11 1
.names cmd_serial_host0.resp_buff[3] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[3]
11 1
.names cmd_serial_host0.resp_buff[4] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[4]
11 1
.names cmd_serial_host0.resp_buff[5] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[5]
11 1
.names cmd_serial_host0.resp_buff[6] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[6]
11 1
.names cmd_serial_host0.resp_buff[7] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[7]
11 1
.names cmd_serial_host0.resp_buff[8] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[8]
11 1
.names cmd_serial_host0.resp_buff[9] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[9]
11 1
.names cmd_serial_host0.resp_buff[10] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[10]
11 1
.names cmd_serial_host0.resp_buff[11] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[11]
11 1
.names cmd_serial_host0.resp_buff[12] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[12]
11 1
.names cmd_serial_host0.resp_buff[13] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[13]
11 1
.names cmd_serial_host0.resp_buff[14] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[14]
11 1
.names cmd_serial_host0.resp_buff[15] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[15]
11 1
.names cmd_serial_host0.resp_buff[16] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[16]
11 1
.names cmd_serial_host0.resp_buff[17] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[17]
11 1
.names cmd_serial_host0.resp_buff[18] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[18]
11 1
.names cmd_serial_host0.resp_buff[19] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[19]
11 1
.names cmd_serial_host0.resp_buff[20] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[20]
11 1
.names cmd_serial_host0.resp_buff[21] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[21]
11 1
.names cmd_serial_host0.resp_buff[22] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[22]
11 1
.names cmd_serial_host0.resp_buff[23] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[23]
11 1
.names cmd_serial_host0.resp_buff[24] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[24]
11 1
.names cmd_serial_host0.resp_buff[25] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[25]
11 1
.names cmd_serial_host0.resp_buff[26] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[26]
11 1
.names cmd_serial_host0.resp_buff[27] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[27]
11 1
.names cmd_serial_host0.resp_buff[28] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[28]
11 1
.names cmd_serial_host0.resp_buff[29] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[29]
11 1
.names cmd_serial_host0.resp_buff[30] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[30]
11 1
.names cmd_serial_host0.resp_buff[31] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[31]
11 1
.names cmd_serial_host0.resp_buff[32] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[32]
11 1
.names cmd_serial_host0.resp_buff[33] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[33]
11 1
.names cmd_serial_host0.resp_buff[34] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[34]
11 1
.names cmd_serial_host0.resp_buff[35] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[35]
11 1
.names cmd_serial_host0.resp_buff[36] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[36]
11 1
.names cmd_serial_host0.resp_buff[37] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[37]
11 1
.names cmd_serial_host0.resp_buff[38] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[38]
11 1
.names cmd_serial_host0.resp_buff[39] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[39]
11 1
.names cmd_serial_host0.resp_buff[40] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[40]
11 1
.names cmd_serial_host0.resp_buff[41] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[41]
11 1
.names cmd_serial_host0.resp_buff[42] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[42]
11 1
.names cmd_serial_host0.resp_buff[43] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[43]
11 1
.names cmd_serial_host0.resp_buff[44] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[44]
11 1
.names cmd_serial_host0.resp_buff[45] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[45]
11 1
.names cmd_serial_host0.resp_buff[46] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[46]
11 1
.names cmd_serial_host0.resp_buff[47] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[47]
11 1
.names cmd_serial_host0.resp_buff[48] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[48]
11 1
.names cmd_serial_host0.resp_buff[49] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[49]
11 1
.names cmd_serial_host0.resp_buff[50] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[50]
11 1
.names cmd_serial_host0.resp_buff[51] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[51]
11 1
.names cmd_serial_host0.resp_buff[52] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[52]
11 1
.names cmd_serial_host0.resp_buff[53] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[53]
11 1
.names cmd_serial_host0.resp_buff[54] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[54]
11 1
.names cmd_serial_host0.resp_buff[55] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[55]
11 1
.names cmd_serial_host0.resp_buff[56] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[56]
11 1
.names cmd_serial_host0.resp_buff[57] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[57]
11 1
.names cmd_serial_host0.resp_buff[58] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[58]
11 1
.names cmd_serial_host0.resp_buff[59] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[59]
11 1
.names cmd_serial_host0.resp_buff[60] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[60]
11 1
.names cmd_serial_host0.resp_buff[61] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[61]
11 1
.names cmd_serial_host0.resp_buff[62] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[62]
11 1
.names cmd_serial_host0.resp_buff[63] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[63]
11 1
.names cmd_serial_host0.resp_buff[64] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[64]
11 1
.names cmd_serial_host0.resp_buff[65] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[65]
11 1
.names cmd_serial_host0.resp_buff[66] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[66]
11 1
.names cmd_serial_host0.resp_buff[67] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[67]
11 1
.names cmd_serial_host0.resp_buff[68] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[68]
11 1
.names cmd_serial_host0.resp_buff[69] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[69]
11 1
.names cmd_serial_host0.resp_buff[70] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[70]
11 1
.names cmd_serial_host0.resp_buff[71] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[71]
11 1
.names cmd_serial_host0.resp_buff[72] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[72]
11 1
.names cmd_serial_host0.resp_buff[73] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[73]
11 1
.names cmd_serial_host0.resp_buff[74] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[74]
11 1
.names cmd_serial_host0.resp_buff[75] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[75]
11 1
.names cmd_serial_host0.resp_buff[76] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[76]
11 1
.names cmd_serial_host0.resp_buff[77] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[77]
11 1
.names cmd_serial_host0.resp_buff[78] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[78]
11 1
.names cmd_serial_host0.resp_buff[79] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[79]
11 1
.names cmd_serial_host0.resp_buff[80] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[80]
11 1
.names cmd_serial_host0.resp_buff[81] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[81]
11 1
.names cmd_serial_host0.resp_buff[82] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[82]
11 1
.names cmd_serial_host0.resp_buff[83] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[83]
11 1
.names cmd_serial_host0.resp_buff[84] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[84]
11 1
.names cmd_serial_host0.resp_buff[85] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[85]
11 1
.names cmd_serial_host0.resp_buff[86] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[86]
11 1
.names cmd_serial_host0.resp_buff[87] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[87]
11 1
.names cmd_serial_host0.resp_buff[88] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[88]
11 1
.names cmd_serial_host0.resp_buff[89] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[89]
11 1
.names cmd_serial_host0.resp_buff[90] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[90]
11 1
.names cmd_serial_host0.resp_buff[91] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[91]
11 1
.names cmd_serial_host0.resp_buff[92] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[92]
11 1
.names cmd_serial_host0.resp_buff[93] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[93]
11 1
.names cmd_serial_host0.resp_buff[94] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[94]
11 1
.names cmd_serial_host0.resp_buff[95] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[95]
11 1
.names cmd_serial_host0.resp_buff[96] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[96]
11 1
.names cmd_serial_host0.resp_buff[97] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[97]
11 1
.names cmd_serial_host0.resp_buff[98] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[98]
11 1
.names cmd_serial_host0.resp_buff[99] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[99]
11 1
.names cmd_serial_host0.resp_buff[100] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[100]
11 1
.names cmd_serial_host0.resp_buff[101] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[101]
11 1
.names cmd_serial_host0.resp_buff[102] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[102]
11 1
.names cmd_serial_host0.resp_buff[103] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[103]
11 1
.names cmd_serial_host0.resp_buff[104] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[104]
11 1
.names cmd_serial_host0.resp_buff[105] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[105]
11 1
.names cmd_serial_host0.resp_buff[106] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[106]
11 1
.names cmd_serial_host0.resp_buff[107] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[107]
11 1
.names cmd_serial_host0.resp_buff[108] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[108]
11 1
.names cmd_serial_host0.resp_buff[109] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[109]
11 1
.names cmd_serial_host0.resp_buff[110] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[110]
11 1
.names cmd_serial_host0.resp_buff[111] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[111]
11 1
.names cmd_serial_host0.resp_buff[112] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[112]
11 1
.names cmd_serial_host0.resp_buff[113] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[113]
11 1
.names cmd_serial_host0.resp_buff[114] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[114]
11 1
.names cmd_serial_host0.resp_buff[115] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[115]
11 1
.names cmd_serial_host0.resp_buff[116] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[116]
11 1
.names cmd_serial_host0.resp_buff[117] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[117]
11 1
.names cmd_serial_host0.resp_buff[118] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[118]
11 1
.names cmd_serial_host0.resp_buff[119] cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2355.D[119]
11 1
.names cmd_serial_host0.state[5] $abc$57740$new_n6156_ $abc$57740$new_n6544_ $abc$57740$new_n6726_ $flatten\cmd_serial_host0.$procdff$2360.D
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1101 1
1111 1
.names cmd_serial_host0.CRC_7.CRC[1] $abc$57740$new_n4979_ cmd_serial_host0.CRC_7.CRC[3] cmd_serial_host0.counter[2] $abc$57740$new_n4978_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1000 1
1001 1
1011 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] $abc$57740$new_n4979_
10 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] cmd_serial_host0.CRC_7.CRC[4] cmd_serial_host0.CRC_7.CRC[5] $abc$57740$new_n4982_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[0] $flatten\cmd_serial_host0.$procdff$2362.D[0]
10 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[1] cmd_serial_host0.resp_idx[0] $flatten\cmd_serial_host0.$procdff$2362.D[1]
101 1
110 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[2] $abc$57740$new_n4986_ $flatten\cmd_serial_host0.$procdff$2362.D[2]
101 1
110 1
.names cmd_serial_host0.resp_idx[1] cmd_serial_host0.resp_idx[0] $abc$57740$new_n4986_
11 1
.names cmd_serial_host0.state[3] $abc$57740$new_n4988_ $flatten\cmd_serial_host0.$procdff$2362.D[3]
11 1
.names $abc$57740$new_n4990_ $abc$57740$new_n4989_ $abc$57740$new_n4988_
00 1
.names cmd_serial_host0.resp_idx[3] $abc$57740$new_n4986_ cmd_serial_host0.resp_idx[2] $abc$57740$new_n4989_
000 1
001 1
010 1
.names cmd_serial_host0.resp_idx[3] cmd_serial_host0.resp_idx[2] $abc$57740$new_n4986_ $abc$57740$new_n4990_
111 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[4] $abc$57740$new_n4990_ $flatten\cmd_serial_host0.$procdff$2362.D[4]
101 1
110 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[5] cmd_serial_host0.resp_idx[4] $abc$57740$new_n4990_ $flatten\cmd_serial_host0.$procdff$2362.D[5]
1011 1
1100 1
1101 1
1110 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[6] $abc$57740$new_n4994_ $flatten\cmd_serial_host0.$procdff$2362.D[6]
101 1
110 1
.names cmd_serial_host0.resp_idx[5] cmd_serial_host0.resp_idx[4] $abc$57740$new_n4990_ $abc$57740$new_n4994_
111 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[7] $abc$57740$new_n4996_ $flatten\cmd_serial_host0.$procdff$2362.D[7]
101 1
110 1
.names cmd_serial_host0.resp_idx[6] $abc$57740$new_n4994_ $abc$57740$new_n4996_
11 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[8] cmd_serial_host0.resp_idx[7] $abc$57740$new_n4996_ $flatten\cmd_serial_host0.$procdff$2362.D[8]
1011 1
1100 1
1101 1
1110 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[9] $abc$57740$new_n4999_ $flatten\cmd_serial_host0.$procdff$2362.D[9]
101 1
110 1
.names cmd_serial_host0.resp_idx[8] cmd_serial_host0.resp_idx[7] $abc$57740$new_n4996_ $abc$57740$new_n4999_
111 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[10] cmd_serial_host0.resp_idx[9] $abc$57740$new_n4999_ $flatten\cmd_serial_host0.$procdff$2362.D[10]
1011 1
1100 1
1101 1
1110 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[11] $abc$57740$new_n5002_ $flatten\cmd_serial_host0.$procdff$2362.D[11]
101 1
110 1
.names cmd_serial_host0.resp_idx[10] cmd_serial_host0.resp_idx[9] $abc$57740$new_n4999_ $abc$57740$new_n5002_
111 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[12] $abc$57740$new_n5004_ $flatten\cmd_serial_host0.$procdff$2362.D[12]
101 1
110 1
.names cmd_serial_host0.resp_idx[11] cmd_serial_host0.resp_idx[10] cmd_serial_host0.resp_idx[9] $abc$57740$new_n4999_ $abc$57740$new_n5004_
1111 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[13] cmd_serial_host0.resp_idx[12] $abc$57740$new_n5004_ $flatten\cmd_serial_host0.$procdff$2362.D[13]
1011 1
1100 1
1101 1
1110 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[14] $abc$57740$new_n5007_ $flatten\cmd_serial_host0.$procdff$2362.D[14]
101 1
110 1
.names cmd_serial_host0.resp_idx[13] cmd_serial_host0.resp_idx[12] $abc$57740$new_n5004_ $abc$57740$new_n5007_
111 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[15] $abc$57740$new_n5009_ $flatten\cmd_serial_host0.$procdff$2362.D[15]
101 1
110 1
.names cmd_serial_host0.resp_idx[10] cmd_serial_host0.resp_idx[9] $abc$57740$new_n5010_ $abc$57740$new_n4999_ $abc$57740$new_n5009_
1111 1
.names cmd_serial_host0.resp_idx[14] cmd_serial_host0.resp_idx[13] cmd_serial_host0.resp_idx[12] cmd_serial_host0.resp_idx[11] $abc$57740$new_n5010_
1111 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[16] cmd_serial_host0.resp_idx[15] $abc$57740$new_n5009_ $flatten\cmd_serial_host0.$procdff$2362.D[16]
1011 1
1100 1
1101 1
1110 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[17] $abc$57740$new_n5013_ $flatten\cmd_serial_host0.$procdff$2362.D[17]
101 1
110 1
.names cmd_serial_host0.resp_idx[16] cmd_serial_host0.resp_idx[15] $abc$57740$new_n5010_ $abc$57740$new_n5002_ $abc$57740$new_n5013_
1111 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[18] $abc$57740$new_n5015_ $flatten\cmd_serial_host0.$procdff$2362.D[18]
101 1
110 1
.names cmd_serial_host0.resp_idx[17] cmd_serial_host0.resp_idx[16] cmd_serial_host0.resp_idx[15] $abc$57740$new_n5009_ $abc$57740$new_n5015_
1111 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[19] cmd_serial_host0.resp_idx[18] $abc$57740$new_n5015_ $flatten\cmd_serial_host0.$procdff$2362.D[19]
1011 1
1100 1
1101 1
1110 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[20] $abc$57740$new_n5018_ $flatten\cmd_serial_host0.$procdff$2362.D[20]
101 1
110 1
.names $abc$57740$new_n5019_ $abc$57740$new_n5015_ $abc$57740$new_n5018_
11 1
.names cmd_serial_host0.resp_idx[19] cmd_serial_host0.resp_idx[18] $abc$57740$new_n5019_
11 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[21] $abc$57740$new_n5021_ $flatten\cmd_serial_host0.$procdff$2362.D[21]
101 1
110 1
.names $abc$57740$new_n5013_ cmd_serial_host0.resp_idx[20] cmd_serial_host0.resp_idx[17] $abc$57740$new_n5019_ $abc$57740$new_n5021_
1111 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[22] cmd_serial_host0.resp_idx[21] $abc$57740$new_n5021_ $flatten\cmd_serial_host0.$procdff$2362.D[22]
1011 1
1100 1
1101 1
1110 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[23] $abc$57740$new_n5025_ $flatten\cmd_serial_host0.$procdff$2362.D[23]
101 1
110 1
.names cmd_serial_host0.resp_idx[22] cmd_serial_host0.resp_idx[21] cmd_serial_host0.resp_idx[20] $abc$57740$new_n5018_ $abc$57740$new_n5025_
1111 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[24] $abc$57740$new_n5027_ $flatten\cmd_serial_host0.$procdff$2362.D[24]
101 1
110 1
.names cmd_serial_host0.resp_idx[23] cmd_serial_host0.resp_idx[22] cmd_serial_host0.resp_idx[21] $abc$57740$new_n5021_ $abc$57740$new_n5027_
1111 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[25] $abc$57740$new_n5029_ $flatten\cmd_serial_host0.$procdff$2362.D[25]
101 1
110 1
.names $abc$57740$new_n5027_ cmd_serial_host0.resp_idx[24] $abc$57740$new_n5029_
11 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[26] cmd_serial_host0.resp_idx[25] $abc$57740$new_n5029_ $flatten\cmd_serial_host0.$procdff$2362.D[26]
1011 1
1100 1
1101 1
1110 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[27] $abc$57740$new_n5034_ $flatten\cmd_serial_host0.$procdff$2362.D[27]
101 1
110 1
.names cmd_serial_host0.resp_idx[26] cmd_serial_host0.resp_idx[25] cmd_serial_host0.resp_idx[24] $abc$57740$new_n5027_ $abc$57740$new_n5034_
1111 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[28] $abc$57740$new_n5036_ $flatten\cmd_serial_host0.$procdff$2362.D[28]
101 1
110 1
.names $abc$57740$new_n5037_ $abc$57740$new_n5025_ $abc$57740$new_n5036_
11 1
.names cmd_serial_host0.resp_idx[24] cmd_serial_host0.resp_idx[23] $abc$57740$new_n5038_ $abc$57740$new_n5037_
111 1
.names cmd_serial_host0.resp_idx[27] cmd_serial_host0.resp_idx[26] cmd_serial_host0.resp_idx[25] $abc$57740$new_n5038_
111 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[29] $abc$57740$new_n5040_ $flatten\cmd_serial_host0.$procdff$2362.D[29]
101 1
110 1
.names cmd_serial_host0.resp_idx[28] cmd_serial_host0.resp_idx[27] $abc$57740$new_n5034_ $abc$57740$new_n5040_
111 1
.names cmd_serial_host0.state[3] cmd_serial_host0.resp_idx[30] cmd_serial_host0.resp_idx[29] $abc$57740$new_n5040_ $flatten\cmd_serial_host0.$procdff$2362.D[30]
1011 1
1100 1
1101 1
1110 1
.names cmd_serial_host0.state[3] $abc$57740$new_n5043_ $abc$57740$new_n5036_ $abc$57740$new_n5044_ $flatten\cmd_serial_host0.$procdff$2362.D[31]
1000 1
1001 1
1010 1
.names cmd_serial_host0.resp_idx[31] cmd_serial_host0.resp_idx[30] cmd_serial_host0.resp_idx[29] $abc$57740$new_n5040_ $abc$57740$new_n5043_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
.names cmd_serial_host0.resp_idx[31] cmd_serial_host0.resp_idx[30] cmd_serial_host0.resp_idx[29] cmd_serial_host0.resp_idx[28] $abc$57740$new_n5044_
1111 1
.names $abc$57740$new_n5053_ cmd_serial_host0.counter[24] $abc$57740$new_n5052_
10 1
.names $abc$57740$new_n2985_ $abc$57740$new_n5054_ $abc$57740$new_n5053_
11 1
.names $abc$57740$new_n5055_ $abc$57740$new_n2987_ cmd_serial_host0.counter[19] $abc$57740$new_n5054_
110 1
.names $abc$57740$new_n2981_ $abc$57740$new_n5056_ $abc$57740$new_n5055_
11 1
.names cmd_serial_host0.counter[7] $abc$57740$new_n4579_ $abc$57740$new_n5056_
00 1
.names cmd_serial_host0.counter[20] $abc$57740$new_n5054_ $abc$57740$new_n5061_
00 1
11 1
.names cmd_serial_host0.counter[8] $abc$57740$new_n5056_ $abc$57740$new_n5065_
00 1
11 1
.names $abc$57740$new_n5054_ cmd_serial_host0.counter[20] $abc$57740$new_n5073_
10 1
.names $abc$57740$new_n5121_ $abc$57740$new_n5118_ $abc$57740$new_n6560_ $abc$57740$new_n5088_
111 1
.names $abc$57740$new_n5093_ cmd_serial_host0.resp_idx[25] cmd_serial_host0.resp_idx[24] cmd_serial_host0.resp_idx[23] $abc$57740$new_n5092_
1000 1
.names $abc$57740$new_n5094_ cmd_serial_host0.resp_idx[22] cmd_serial_host0.resp_idx[21] cmd_serial_host0.resp_idx[20] $abc$57740$new_n5093_
1000 1
.names $abc$57740$new_n5095_ cmd_serial_host0.resp_idx[19] cmd_serial_host0.resp_idx[18] $abc$57740$new_n5094_
100 1
.names $abc$57740$new_n5096_ cmd_serial_host0.resp_idx[17] cmd_serial_host0.resp_idx[16] cmd_serial_host0.resp_idx[15] $abc$57740$new_n5095_
1000 1
.names $abc$57740$new_n5097_ $abc$57740$new_n5099_ cmd_serial_host0.resp_idx[8] $abc$57740$new_n5096_
110 1
.names cmd_serial_host0.resp_idx[7] cmd_serial_host0.resp_idx[6] cmd_serial_host0.resp_idx[5] $abc$57740$new_n5098_ $abc$57740$new_n5097_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
.names cmd_serial_host0.resp_idx[4] $abc$57740$new_n4989_ $abc$57740$new_n5098_
10 1
.names $abc$57740$new_n5100_ cmd_serial_host0.resp_idx[10] cmd_serial_host0.resp_idx[9] $abc$57740$new_n5099_
100 1
.names cmd_serial_host0.resp_idx[14] cmd_serial_host0.resp_idx[13] cmd_serial_host0.resp_idx[12] cmd_serial_host0.resp_idx[11] $abc$57740$new_n5100_
0000 1
.names cmd_serial_host0.resp_idx[31] cmd_serial_host0.resp_idx[29] cmd_serial_host0.resp_idx[27] cmd_serial_host0.resp_idx[26] $abc$57740$new_n5101_
0000 1
.names $abc$57740$new_n5103_ $abc$57740$new_n5037_ $abc$57740$new_n5094_ $abc$57740$new_n5102_
110 1
.names cmd_serial_host0.resp_idx[22] cmd_serial_host0.resp_idx[21] cmd_serial_host0.resp_idx[20] $abc$57740$new_n5044_ $abc$57740$new_n5103_
1111 1
.names cmd_serial_host0.resp_idx[18] $abc$57740$new_n5095_ cmd_serial_host0.resp_idx[19] $abc$57740$new_n5105_ $abc$57740$new_n5104_
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names cmd_serial_host0.resp_idx[17] cmd_serial_host0.resp_idx[16] cmd_serial_host0.resp_idx[15] $abc$57740$new_n5096_ $abc$57740$new_n5105_
1110 1
.names cmd_serial_host0.resp_idx[21] cmd_serial_host0.resp_idx[20] cmd_serial_host0.resp_idx[16] $abc$57740$new_n5110_
000 1
.names $abc$57740$new_n5112_ cmd_serial_host0.resp_idx[19] cmd_serial_host0.resp_idx[18] cmd_serial_host0.resp_idx[17] $abc$57740$new_n5111_
1000 1
.names cmd_serial_host0.resp_idx[24] cmd_serial_host0.resp_idx[23] cmd_serial_host0.resp_idx[22] $abc$57740$new_n5112_
000 1
.names $abc$57740$new_n5116_ $abc$57740$new_n5114_ $abc$57740$new_n5117_ $abc$57740$new_n5099_ $abc$57740$new_n5113_
0001 1
0011 1
1010 1
1011 1
.names $abc$57740$new_n5095_ cmd_serial_host0.resp_idx[19] cmd_serial_host0.resp_idx[18] $abc$57740$new_n5114_
110 1
.names cmd_serial_host0.resp_idx[8] $abc$57740$new_n5097_ $abc$57740$new_n5115_
00 1
11 1
.names cmd_serial_host0.resp_idx[8] $abc$57740$new_n5097_ $abc$57740$new_n5116_
10 1
.names cmd_serial_host0.resp_idx[10] cmd_serial_host0.resp_idx[9] $abc$57740$new_n5010_ $abc$57740$new_n5117_
111 1
.names $abc$57740$new_n5120_ cmd_serial_host0.resp_idx[5] cmd_serial_host0.resp_idx[8] $abc$57740$new_n5119_ $abc$57740$new_n5118_
1100 1
.names cmd_serial_host0.resp_idx[6] cmd_serial_host0.resp_idx[5] $abc$57740$new_n5098_ $abc$57740$new_n5119_
011 1
100 1
101 1
110 1
.names cmd_serial_host0.resp_idx[4] $abc$57740$new_n4986_ cmd_serial_host0.resp_idx[2] cmd_serial_host0.resp_idx[3] $abc$57740$new_n5120_
1110 1
.names cmd_serial_host0.resp_idx[7] cmd_serial_host0.resp_idx[6] cmd_serial_host0.resp_idx[5] $abc$57740$new_n5098_ $abc$57740$new_n5121_
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names cmd_serial_host0.counter[1] cmd_serial_host0.counter[0] $abc$57740$new_n5127_
10 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5136_ $abc$57740$new_n5132_ $abc$57740$new_n5131_
111 1
.names $abc$57740$new_n5135_ $abc$57740$new_n5133_ $abc$57740$new_n4988_ $abc$57740$new_n5132_
110 1
.names cmd_serial_host0.resp_idx[2] cmd_serial_host0.resp_idx[1] $abc$57740$new_n5134_ cmd_serial_host0.resp_idx[0] $abc$57740$new_n5133_
1110 1
.names $abc$57740$new_n6560_ $abc$57740$new_n5115_ $abc$57740$new_n5134_
10 1
.names cmd_serial_host0.resp_idx[4] $abc$57740$new_n4989_ $abc$57740$new_n5135_
00 1
11 1
.names $abc$57740$new_n5119_ cmd_serial_host0.resp_idx[7] $abc$57740$new_n5136_
10 1
.names cmd_serial_host0.resp_idx[5] $abc$57740$new_n5098_ $abc$57740$new_n5137_
01 1
10 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5136_ $abc$57740$new_n5144_ $abc$57740$new_n5143_
111 1
.names $abc$57740$new_n5135_ $abc$57740$new_n5145_ $abc$57740$new_n4988_ $abc$57740$new_n5144_
110 1
.names cmd_serial_host0.resp_idx[2] $abc$57740$new_n5134_ cmd_serial_host0.resp_idx[0] cmd_serial_host0.resp_idx[1] $abc$57740$new_n5145_
1110 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5136_ $abc$57740$new_n5152_ $abc$57740$new_n5151_
111 1
.names $abc$57740$new_n5135_ $abc$57740$new_n5153_ $abc$57740$new_n4988_ $abc$57740$new_n5152_
110 1
.names cmd_serial_host0.resp_idx[2] $abc$57740$new_n5134_ cmd_serial_host0.resp_idx[1] cmd_serial_host0.resp_idx[0] $abc$57740$new_n5153_
1100 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5136_ $abc$57740$new_n5157_ $abc$57740$new_n5156_
111 1
.names $abc$57740$new_n5158_ $abc$57740$new_n5135_ cmd_serial_host0.resp_idx[3] $abc$57740$new_n5157_
110 1
.names $abc$57740$new_n5134_ $abc$57740$new_n4986_ cmd_serial_host0.resp_idx[2] $abc$57740$new_n5158_
110 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5136_ $abc$57740$new_n5164_ $abc$57740$new_n5163_
111 1
.names $abc$57740$new_n5165_ $abc$57740$new_n5135_ cmd_serial_host0.resp_idx[3] $abc$57740$new_n5164_
110 1
.names $abc$57740$new_n5134_ cmd_serial_host0.resp_idx[1] cmd_serial_host0.resp_idx[2] cmd_serial_host0.resp_idx[0] $abc$57740$new_n5165_
1100 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5136_ $abc$57740$new_n5171_ $abc$57740$new_n5170_
111 1
.names $abc$57740$new_n5172_ $abc$57740$new_n5135_ cmd_serial_host0.resp_idx[3] $abc$57740$new_n5171_
110 1
.names cmd_serial_host0.resp_idx[0] $abc$57740$new_n5134_ cmd_serial_host0.resp_idx[2] cmd_serial_host0.resp_idx[1] $abc$57740$new_n5172_
1100 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5136_ $abc$57740$new_n5178_ $abc$57740$new_n5177_
111 1
.names $abc$57740$new_n5179_ $abc$57740$new_n5135_ cmd_serial_host0.resp_idx[3] $abc$57740$new_n5178_
110 1
.names $abc$57740$new_n5134_ cmd_serial_host0.resp_idx[2] cmd_serial_host0.resp_idx[1] cmd_serial_host0.resp_idx[0] $abc$57740$new_n5179_
1000 1
.names $abc$57740$new_n5136_ $abc$57740$new_n5187_ $abc$57740$new_n5186_
11 1
.names cmd_serial_host0.resp_idx[5] $abc$57740$new_n5134_ $abc$57740$new_n4990_ cmd_serial_host0.resp_idx[4] $abc$57740$new_n5187_
1110 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5136_ $abc$57740$new_n5194_ $abc$57740$new_n5193_
111 1
.names $abc$57740$new_n5135_ $abc$57740$new_n4988_ $abc$57740$new_n5133_ $abc$57740$new_n5194_
111 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5136_ $abc$57740$new_n5201_ $abc$57740$new_n5200_
111 1
.names $abc$57740$new_n5135_ $abc$57740$new_n4988_ $abc$57740$new_n5145_ $abc$57740$new_n5201_
111 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5136_ $abc$57740$new_n5207_ $abc$57740$new_n5206_
111 1
.names $abc$57740$new_n5135_ $abc$57740$new_n4988_ $abc$57740$new_n5153_ $abc$57740$new_n5207_
111 1
.names cmd_serial_host0.resp_idx[5] $abc$57740$new_n5211_ $abc$57740$new_n5136_ cmd_serial_host0.resp_idx[4] $abc$57740$new_n5210_
1110 1
.names cmd_serial_host0.resp_idx[3] $abc$57740$new_n5158_ $abc$57740$new_n5211_
11 1
.names $abc$57740$new_n5136_ $abc$57740$new_n5217_ $abc$57740$new_n5216_
11 1
.names cmd_serial_host0.resp_idx[5] $abc$57740$new_n5165_ cmd_serial_host0.resp_idx[3] cmd_serial_host0.resp_idx[4] $abc$57740$new_n5217_
1110 1
.names $abc$57740$new_n5136_ $abc$57740$new_n5223_ $abc$57740$new_n5222_
11 1
.names cmd_serial_host0.resp_idx[5] $abc$57740$new_n5172_ cmd_serial_host0.resp_idx[3] cmd_serial_host0.resp_idx[4] $abc$57740$new_n5223_
1110 1
.names $abc$57740$new_n5136_ $abc$57740$new_n5231_ $abc$57740$new_n5230_
11 1
.names cmd_serial_host0.resp_idx[5] $abc$57740$new_n5179_ cmd_serial_host0.resp_idx[3] cmd_serial_host0.resp_idx[4] $abc$57740$new_n5231_
1110 1
.names cmd_serial_host0.resp_idx[5] $abc$57740$new_n5136_ $abc$57740$new_n5235_ $abc$57740$new_n5234_
111 1
.names $abc$57740$new_n5236_ cmd_serial_host0.resp_idx[4] $abc$57740$new_n5235_
10 1
.names $abc$57740$new_n5134_ cmd_serial_host0.resp_idx[2] $abc$57740$new_n4986_ cmd_serial_host0.resp_idx[3] $abc$57740$new_n5236_
1110 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5136_ $abc$57740$new_n5244_ $abc$57740$new_n5243_
111 1
.names $abc$57740$new_n5133_ $abc$57740$new_n5135_ $abc$57740$new_n4988_ $abc$57740$new_n5244_
100 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5136_ $abc$57740$new_n5250_ $abc$57740$new_n5249_
111 1
.names $abc$57740$new_n5145_ $abc$57740$new_n5135_ $abc$57740$new_n4988_ $abc$57740$new_n5250_
100 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5136_ $abc$57740$new_n5256_ $abc$57740$new_n5255_
111 1
.names $abc$57740$new_n5153_ $abc$57740$new_n5135_ $abc$57740$new_n4988_ $abc$57740$new_n5256_
100 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5136_ $abc$57740$new_n5260_ $abc$57740$new_n5259_
111 1
.names $abc$57740$new_n5158_ cmd_serial_host0.resp_idx[3] $abc$57740$new_n5135_ $abc$57740$new_n5260_
100 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5136_ $abc$57740$new_n5266_ $abc$57740$new_n5265_
111 1
.names $abc$57740$new_n5165_ cmd_serial_host0.resp_idx[3] $abc$57740$new_n5135_ $abc$57740$new_n5266_
100 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5136_ $abc$57740$new_n5272_ $abc$57740$new_n5271_
111 1
.names $abc$57740$new_n5172_ cmd_serial_host0.resp_idx[3] $abc$57740$new_n5135_ $abc$57740$new_n5272_
100 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5136_ $abc$57740$new_n5278_ $abc$57740$new_n5277_
111 1
.names $abc$57740$new_n5179_ cmd_serial_host0.resp_idx[3] $abc$57740$new_n5135_ $abc$57740$new_n5278_
100 1
.names $abc$57740$new_n4528_ $abc$57740$new_n6767_ $abc$57740$new_n5282_
11 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5136_ $abc$57740$new_n5285_ $abc$57740$new_n5284_
111 1
.names cmd_serial_host0.resp_idx[4] $abc$57740$new_n4990_ $abc$57740$new_n5134_ $abc$57740$new_n5285_
111 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5136_ $abc$57740$new_n5289_ $abc$57740$new_n5288_
111 1
.names $abc$57740$new_n5133_ $abc$57740$new_n4988_ $abc$57740$new_n5135_ $abc$57740$new_n5289_
110 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5136_ $abc$57740$new_n5294_ $abc$57740$new_n5293_
111 1
.names $abc$57740$new_n5145_ $abc$57740$new_n4988_ $abc$57740$new_n5135_ $abc$57740$new_n5294_
110 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5136_ $abc$57740$new_n5301_ $abc$57740$new_n5300_
111 1
.names $abc$57740$new_n5153_ $abc$57740$new_n4988_ $abc$57740$new_n5135_ $abc$57740$new_n5301_
110 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5136_ $abc$57740$new_n5305_ $abc$57740$new_n5304_
111 1
.names cmd_serial_host0.resp_idx[4] $abc$57740$new_n5211_ $abc$57740$new_n5305_
11 1
.names $abc$57740$new_n3166_ $abc$57740$new_n2991_ $abc$57740$new_n4574_ $abc$57740$new_n6767_ $abc$57740$new_n5307_
1111 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5136_ $abc$57740$new_n5311_ $abc$57740$new_n5310_
111 1
.names cmd_serial_host0.resp_idx[4] cmd_serial_host0.resp_idx[3] $abc$57740$new_n5165_ $abc$57740$new_n5311_
111 1
.names $abc$57740$new_n5136_ $abc$57740$new_n5317_ $abc$57740$new_n5316_
11 1
.names cmd_serial_host0.resp_idx[4] cmd_serial_host0.resp_idx[3] $abc$57740$new_n5137_ $abc$57740$new_n5172_ $abc$57740$new_n5317_
1111 1
.names $abc$57740$new_n5136_ $abc$57740$new_n5325_ $abc$57740$new_n5324_
11 1
.names cmd_serial_host0.resp_idx[4] cmd_serial_host0.resp_idx[3] $abc$57740$new_n5137_ $abc$57740$new_n5179_ $abc$57740$new_n5325_
1111 1
.names $abc$57740$new_n5120_ $abc$57740$new_n5137_ $abc$57740$new_n5136_ $abc$57740$new_n5134_ $abc$57740$new_n5330_
1111 1
.names $abc$57740$new_n5336_ $abc$57740$new_n5132_ $abc$57740$new_n5335_
11 1
.names $abc$57740$new_n5136_ $abc$57740$new_n5137_ $abc$57740$new_n5336_
10 1
.names $abc$57740$new_n5336_ $abc$57740$new_n5144_ $abc$57740$new_n5340_
11 1
.names $abc$57740$new_n5336_ $abc$57740$new_n5152_ $abc$57740$new_n5344_
11 1
.names $abc$57740$new_n5336_ $abc$57740$new_n5157_ $abc$57740$new_n5347_
11 1
.names $abc$57740$new_n5336_ $abc$57740$new_n5164_ $abc$57740$new_n5351_
11 1
.names $abc$57740$new_n5336_ $abc$57740$new_n5171_ $abc$57740$new_n5355_
11 1
.names $abc$57740$new_n5336_ $abc$57740$new_n5178_ $abc$57740$new_n5359_
11 1
.names $abc$57740$new_n5136_ $abc$57740$new_n5365_ $abc$57740$new_n5364_
11 1
.names $abc$57740$new_n4990_ $abc$57740$new_n5134_ cmd_serial_host0.resp_idx[5] cmd_serial_host0.resp_idx[4] $abc$57740$new_n5365_
1100 1
.names $abc$57740$new_n5336_ $abc$57740$new_n5194_ $abc$57740$new_n5369_
11 1
.names $abc$57740$new_n5336_ $abc$57740$new_n5201_ $abc$57740$new_n5373_
11 1
.names $abc$57740$new_n5336_ $abc$57740$new_n5207_ $abc$57740$new_n5377_
11 1
.names $abc$57740$new_n5136_ $abc$57740$new_n5211_ cmd_serial_host0.resp_idx[5] cmd_serial_host0.resp_idx[4] $abc$57740$new_n5380_
1100 1
.names $abc$57740$new_n5136_ $abc$57740$new_n5385_ $abc$57740$new_n5384_
11 1
.names cmd_serial_host0.resp_idx[3] $abc$57740$new_n5165_ cmd_serial_host0.resp_idx[5] cmd_serial_host0.resp_idx[4] $abc$57740$new_n5385_
1100 1
.names $abc$57740$new_n5136_ $abc$57740$new_n5390_ $abc$57740$new_n5389_
11 1
.names cmd_serial_host0.resp_idx[3] $abc$57740$new_n5172_ cmd_serial_host0.resp_idx[5] cmd_serial_host0.resp_idx[4] $abc$57740$new_n5390_
1100 1
.names $abc$57740$new_n5136_ $abc$57740$new_n5396_ $abc$57740$new_n5395_
11 1
.names cmd_serial_host0.resp_idx[3] $abc$57740$new_n5179_ cmd_serial_host0.resp_idx[5] cmd_serial_host0.resp_idx[4] $abc$57740$new_n5396_
1100 1
.names $abc$57740$new_n5235_ $abc$57740$new_n5136_ cmd_serial_host0.resp_idx[5] $abc$57740$new_n5399_
110 1
.names $abc$57740$new_n5336_ $abc$57740$new_n5244_ $abc$57740$new_n5404_
11 1
.names $abc$57740$new_n5336_ $abc$57740$new_n5250_ $abc$57740$new_n5408_
11 1
.names $abc$57740$new_n5336_ $abc$57740$new_n5256_ $abc$57740$new_n5412_
11 1
.names $abc$57740$new_n5336_ $abc$57740$new_n5260_ $abc$57740$new_n5415_
11 1
.names $abc$57740$new_n5336_ $abc$57740$new_n5266_ $abc$57740$new_n5419_
11 1
.names $abc$57740$new_n5336_ $abc$57740$new_n5272_ $abc$57740$new_n5423_
11 1
.names $abc$57740$new_n5336_ $abc$57740$new_n5278_ $abc$57740$new_n5427_
11 1
.names $abc$57740$new_n5336_ $abc$57740$new_n5285_ $abc$57740$new_n5432_
11 1
.names $abc$57740$new_n5336_ $abc$57740$new_n5289_ $abc$57740$new_n5435_
11 1
.names $abc$57740$new_n5336_ $abc$57740$new_n5294_ $abc$57740$new_n5439_
11 1
.names $abc$57740$new_n5336_ $abc$57740$new_n5301_ $abc$57740$new_n5444_
11 1
.names $abc$57740$new_n5336_ $abc$57740$new_n5305_ $abc$57740$new_n5447_
11 1
.names $abc$57740$new_n5336_ $abc$57740$new_n5311_ $abc$57740$new_n5452_
11 1
.names cmd_serial_host0.resp_idx[4] cmd_serial_host0.resp_idx[3] $abc$57740$new_n5336_ $abc$57740$new_n5172_ $abc$57740$new_n5456_
1111 1
.names cmd_serial_host0.resp_idx[4] cmd_serial_host0.resp_idx[3] $abc$57740$new_n5336_ $abc$57740$new_n5179_ $abc$57740$new_n5460_
1111 1
.names $abc$57740$new_n5120_ $abc$57740$new_n5336_ $abc$57740$new_n5134_ $abc$57740$new_n5464_
111 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5470_ $abc$57740$new_n5132_ $abc$57740$new_n5469_
111 1
.names $abc$57740$new_n5119_ $abc$57740$new_n5121_ $abc$57740$new_n5470_
00 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5470_ $abc$57740$new_n5144_ $abc$57740$new_n5474_
111 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5470_ $abc$57740$new_n5152_ $abc$57740$new_n5478_
111 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5470_ $abc$57740$new_n5157_ $abc$57740$new_n5481_
111 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5470_ $abc$57740$new_n5164_ $abc$57740$new_n5485_
111 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5470_ $abc$57740$new_n5171_ $abc$57740$new_n5489_
111 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5470_ $abc$57740$new_n5178_ $abc$57740$new_n5493_
111 1
.names $abc$57740$new_n5470_ $abc$57740$new_n5187_ $abc$57740$new_n5498_
11 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5470_ $abc$57740$new_n5194_ $abc$57740$new_n5502_
111 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5470_ $abc$57740$new_n5201_ $abc$57740$new_n5506_
111 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5470_ $abc$57740$new_n5207_ $abc$57740$new_n5510_
111 1
.names cmd_serial_host0.resp_idx[5] $abc$57740$new_n5211_ $abc$57740$new_n5470_ cmd_serial_host0.resp_idx[4] $abc$57740$new_n5513_
1110 1
.names $abc$57740$new_n5470_ $abc$57740$new_n5217_ $abc$57740$new_n5517_
11 1
.names $abc$57740$new_n5470_ $abc$57740$new_n5223_ $abc$57740$new_n5521_
11 1
.names $abc$57740$new_n5470_ $abc$57740$new_n5231_ $abc$57740$new_n5525_
11 1
.names cmd_serial_host0.resp_idx[5] $abc$57740$new_n5470_ $abc$57740$new_n5235_ $abc$57740$new_n5530_
111 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5470_ $abc$57740$new_n5244_ $abc$57740$new_n5534_
111 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5470_ $abc$57740$new_n5250_ $abc$57740$new_n5538_
111 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5470_ $abc$57740$new_n5256_ $abc$57740$new_n5542_
111 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5470_ $abc$57740$new_n5260_ $abc$57740$new_n5545_
111 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5470_ $abc$57740$new_n5266_ $abc$57740$new_n5549_
111 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5470_ $abc$57740$new_n5272_ $abc$57740$new_n5553_
111 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5470_ $abc$57740$new_n5278_ $abc$57740$new_n5557_
111 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5470_ $abc$57740$new_n5285_ $abc$57740$new_n5560_
111 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5470_ $abc$57740$new_n5289_ $abc$57740$new_n5563_
111 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5470_ $abc$57740$new_n5294_ $abc$57740$new_n5567_
111 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5470_ $abc$57740$new_n5301_ $abc$57740$new_n5572_
111 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5470_ $abc$57740$new_n5305_ $abc$57740$new_n5575_
111 1
.names $abc$57740$new_n5137_ $abc$57740$new_n5470_ $abc$57740$new_n5311_ $abc$57740$new_n5579_
111 1
.names $abc$57740$new_n5470_ $abc$57740$new_n5317_ $abc$57740$new_n5583_
11 1
.names $abc$57740$new_n5470_ $abc$57740$new_n5325_ $abc$57740$new_n5588_
11 1
.names cmd_serial_host0.counter[6] cmd_serial_host0.counter[7] $abc$57740$new_n3109_ $abc$57740$new_n3254_ $abc$57740$new_n5591_
0000 1
0001 1
0010 1
1111 1
.names $abc$57740$new_n5120_ $abc$57740$new_n5137_ $abc$57740$new_n5470_ $abc$57740$new_n5134_ $abc$57740$new_n5593_
1111 1
.names $abc$57740$new_n5591_ $abc$57740$new_n4576_ $abc$57740$new_n5596_
10 1
.names $abc$57740$new_n5599_ $abc$57740$new_n5132_ $abc$57740$new_n5598_
11 1
.names $abc$57740$new_n5470_ $abc$57740$new_n5137_ $abc$57740$new_n5599_
10 1
.names $abc$57740$new_n5599_ $abc$57740$new_n5144_ $abc$57740$new_n5603_
11 1
.names $abc$57740$new_n5599_ $abc$57740$new_n5152_ $abc$57740$new_n5607_
11 1
.names $abc$57740$new_n5599_ $abc$57740$new_n5157_ $abc$57740$new_n5610_
11 1
.names $abc$57740$new_n5599_ $abc$57740$new_n5164_ $abc$57740$new_n5614_
11 1
.names $abc$57740$new_n5599_ $abc$57740$new_n5171_ $abc$57740$new_n5618_
11 1
.names $abc$57740$new_n5599_ $abc$57740$new_n5178_ $abc$57740$new_n5622_
11 1
.names $abc$57740$new_n5470_ $abc$57740$new_n5365_ $abc$57740$new_n5627_
11 1
.names $abc$57740$new_n5599_ $abc$57740$new_n5194_ $abc$57740$new_n5631_
11 1
.names $abc$57740$new_n5599_ $abc$57740$new_n5201_ $abc$57740$new_n5635_
11 1
.names $abc$57740$new_n5599_ $abc$57740$new_n5207_ $abc$57740$new_n5639_
11 1
.names $abc$57740$new_n5470_ $abc$57740$new_n5211_ cmd_serial_host0.resp_idx[5] cmd_serial_host0.resp_idx[4] $abc$57740$new_n5642_
1100 1
.names $abc$57740$new_n5470_ $abc$57740$new_n5385_ $abc$57740$new_n5646_
11 1
.names $abc$57740$new_n5470_ $abc$57740$new_n5390_ $abc$57740$new_n5650_
11 1
.names $abc$57740$new_n5470_ $abc$57740$new_n5396_ $abc$57740$new_n5655_
11 1
.names $abc$57740$new_n5235_ $abc$57740$new_n5470_ cmd_serial_host0.resp_idx[5] $abc$57740$new_n5658_
110 1
.names $abc$57740$new_n5599_ $abc$57740$new_n5244_ $abc$57740$new_n5663_
11 1
.names $abc$57740$new_n5599_ $abc$57740$new_n5250_ $abc$57740$new_n5667_
11 1
.names $abc$57740$new_n5599_ $abc$57740$new_n5256_ $abc$57740$new_n5671_
11 1
.names $abc$57740$new_n5599_ $abc$57740$new_n5260_ $abc$57740$new_n5674_
11 1
.names $abc$57740$new_n5599_ $abc$57740$new_n5266_ $abc$57740$new_n5678_
11 1
.names $abc$57740$new_n5599_ $abc$57740$new_n5272_ $abc$57740$new_n5682_
11 1
.names $abc$57740$new_n3199_ $abc$57740$new_n5685_ cmd_serial_host0.resp_buff[119] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[119]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5599_ $abc$57740$new_n5278_ $abc$57740$new_n5685_
11 1
.names $abc$57740$new_n5596_ $abc$57740$new_n5282_ $abc$57740$new_n5688_
11 1
.names $abc$57740$new_n5599_ $abc$57740$new_n5289_ $abc$57740$new_n5695_
11 1
.names $abc$57740$new_n5599_ $abc$57740$new_n5294_ $abc$57740$new_n5700_
11 1
.names $abc$57740$new_n5599_ $abc$57740$new_n5301_ $abc$57740$new_n5704_
11 1
.names $abc$57740$new_n5599_ $abc$57740$new_n5305_ $abc$57740$new_n5708_
11 1
.names $abc$57740$new_n5596_ $abc$57740$new_n5307_ $abc$57740$new_n5710_
11 1
.names $abc$57740$new_n5599_ $abc$57740$new_n5311_ $abc$57740$new_n5715_
11 1
.names $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$4189 sd_cmd_master0.rst $flatten\sd_fifo_filler0.\generic_fifo_dc_gray0.$procdff$2304.NEXT_Q
00 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[1] $abc$57740$new_n5718_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[0] $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388
110 1
.names sd_data_serial_host0.we sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[3] $abc$57740$new_n5718_
111 1
.names sd_data_serial_host0.we sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[0] $abc$57740$new_n5720_ $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[3] $abc$57740$new_n5720_
10 1
.names sd_data_serial_host0.we $abc$57740$new_n5720_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[1] $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328
1110 1
.names $abc$57740$new_n5718_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[1] $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382
110 1
.names sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.BITVAL sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[15] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.inv
01 1
10 1
.names sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[11] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.inv $abc$49716$flatten\sd_data_serial_host0.\CRC_16_gen[3].CRC_16_i.$xor$sd_crc_16.v:26$281_Y
01 1
10 1
.names sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[4] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.inv $abc$49716$flatten\sd_data_serial_host0.\CRC_16_gen[3].CRC_16_i.$xor$sd_crc_16.v:33$282_Y
01 1
10 1
.names sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.BITVAL sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[15] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.inv
01 1
10 1
.names sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[11] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.inv $abc$49716$flatten\sd_data_serial_host0.\CRC_16_gen[2].CRC_16_i.$xor$sd_crc_16.v:26$281_Y
01 1
10 1
.names sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[4] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.inv $abc$49716$flatten\sd_data_serial_host0.\CRC_16_gen[2].CRC_16_i.$xor$sd_crc_16.v:33$282_Y
01 1
10 1
.names sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.BITVAL sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[15] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.inv
01 1
10 1
.names sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[11] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.inv $abc$49716$flatten\sd_data_serial_host0.\CRC_16_gen[1].CRC_16_i.$xor$sd_crc_16.v:26$281_Y
01 1
10 1
.names sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[4] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.inv $abc$49716$flatten\sd_data_serial_host0.\CRC_16_gen[1].CRC_16_i.$xor$sd_crc_16.v:33$282_Y
01 1
10 1
.names sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.BITVAL sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[15] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.inv
01 1
10 1
.names sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[11] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.inv $abc$49716$flatten\sd_data_serial_host0.\CRC_16_gen[0].CRC_16_i.$xor$sd_crc_16.v:26$281_Y
01 1
10 1
.names sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[4] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.inv $abc$49716$flatten\sd_data_serial_host0.\CRC_16_gen[0].CRC_16_i.$xor$sd_crc_16.v:33$282_Y
01 1
10 1
.names sd_data_serial_host0.state[5] $abc$57740$new_n5736_ $abc$57740$new_n2822_ $flatten\sd_data_serial_host0.$procdff$2395.D
111 1
.names $abc$57740$new_n3546_ sd_data_serial_host0.data_send_index[0] $abc$57740$new_n5737_ sd_data_serial_host0.data_send_index[1] $abc$57740$new_n5736_
1110 1
.names sd_data_serial_host0.bus_4bit_reg sd_data_serial_host0.data_send_index[3] sd_data_serial_host0.data_send_index[2] $abc$57740$new_n5737_
011 1
100 1
101 1
110 1
111 1
.names $flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] $abc$57740$new_n3378_ $abc$57740$new_n5739_ $flatten\sd_data_serial_host0.$procdff$2397.D
101 1
110 1
111 1
.names $abc$57740$new_n5740_ $abc$57740$new_n3373_ $abc$57740$new_n5739_
11 1
.names sd_data_serial_host0.bus_4bit_reg sd_data_serial_host0.transf_cnt[2] $abc$57740$new_n5740_
11 1
.names $abc$57740$new_n3333_ $abc$57740$new_n3428_ sd_data_serial_host0.blkcnt_reg[15] $flatten\sd_data_serial_host0.$procdff$2411.D
000 1
001 1
011 1
.names $abc$57740$new_n5718_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[0] $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376
100 1
.names $abc$57740$new_n5739_ $abc$57740$new_n3378_ sd_data_serial_host0.DAT_dat_reg[0] sd_data_serial_host0.data_out[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[0]
0001 1
0011 1
0110 1
0111 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n5746_ $abc$57740$new_n5749_ $abc$57740$new_n5745_ sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[1]
0000 1
0001 1
0100 1
0101 1
1001 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n5739_ sd_data_serial_host0.DAT_dat_reg[1] sd_data_serial_host0.data_out[1] $abc$57740$new_n5745_
000 1
010 1
100 1
101 1
.names $abc$57740$new_n5748_ sd_data_serial_host0.transf_cnt[2] sd_data_serial_host0.bus_4bit_reg $abc$57740$new_n5747_ $abc$57740$new_n5746_
1100 1
.names sd_data_serial_host0.bus_4bit_reg sd_data_serial_host0.transf_cnt[3] sd_data_serial_host0.transf_cnt[1] $abc$57740$new_n5747_
000 1
001 1
100 1
110 1
.names sd_data_serial_host0.transf_cnt[1] sd_data_serial_host0.transf_cnt[0] $abc$57740$new_n5748_
10 1
.names sd_data_serial_host0.bus_4bit_reg sd_data_serial_host0.transf_cnt[4] sd_data_serial_host0.transf_cnt[2] $abc$57740$new_n5749_
000 1
001 1
100 1
110 1
.names $abc$57740$new_n5752_ $abc$57740$new_n5749_ $abc$57740$new_n5751_ sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[2]
0000 1
0001 1
0100 1
0101 1
1001 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n5739_ sd_data_serial_host0.DAT_dat_reg[2] sd_data_serial_host0.data_out[2] $abc$57740$new_n5751_
000 1
010 1
100 1
101 1
.names $abc$57740$new_n5753_ sd_data_serial_host0.transf_cnt[2] $abc$57740$new_n5747_ $abc$57740$new_n5752_
110 1
.names sd_data_serial_host0.transf_cnt[0] sd_data_serial_host0.transf_cnt[1] $abc$57740$new_n5753_
10 1
.names $abc$57740$new_n5756_ $abc$57740$new_n5749_ $abc$57740$new_n5755_ sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[3]
0000 1
0001 1
0100 1
0101 1
1001 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n5739_ sd_data_serial_host0.DAT_dat_reg[3] sd_data_serial_host0.data_out[3] $abc$57740$new_n5755_
000 1
010 1
100 1
101 1
.names $abc$57740$new_n5757_ sd_data_serial_host0.transf_cnt[2] $abc$57740$new_n5747_ $abc$57740$new_n5756_
110 1
.names sd_data_serial_host0.transf_cnt[0] sd_data_serial_host0.transf_cnt[1] $abc$57740$new_n5757_
00 1
.names $abc$57740$new_n5759_ $abc$57740$new_n5749_ sd_data_serial_host0.data_out[4] sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[4]
0010 1
0011 1
0110 1
0111 1
1001 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n5760_ $abc$57740$new_n5747_ $abc$57740$new_n5759_
10 1
.names sd_data_serial_host0.transf_cnt[0] sd_data_serial_host0.bus_4bit_reg sd_data_serial_host0.transf_cnt[1] sd_data_serial_host0.transf_cnt[2] $abc$57740$new_n5760_
0100 1
0101 1
0110 1
0111 1
1010 1
.names $abc$57740$new_n5763_ $abc$57740$new_n5749_ $abc$57740$new_n5762_ sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[5]
0000 1
0001 1
0100 1
0101 1
1001 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n5748_ $abc$57740$new_n5740_ sd_data_serial_host0.data_out[5] sd_data_serial_host0.DAT_dat_reg[1] $abc$57740$new_n5762_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names $abc$57740$new_n5748_ sd_data_serial_host0.bus_4bit_reg sd_data_serial_host0.transf_cnt[2] $abc$57740$new_n5747_ $abc$57740$new_n5763_
1000 1
.names $abc$57740$new_n5766_ $abc$57740$new_n5749_ $abc$57740$new_n5765_ sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[6]
0000 1
0001 1
0100 1
0101 1
1001 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n5748_ $abc$57740$new_n5740_ sd_data_serial_host0.data_out[6] sd_data_serial_host0.DAT_dat_reg[2] $abc$57740$new_n5765_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names $abc$57740$new_n5753_ sd_data_serial_host0.transf_cnt[2] $abc$57740$new_n5747_ $abc$57740$new_n5766_
100 1
.names $abc$57740$new_n5768_ $abc$57740$new_n5749_ $abc$57740$new_n5769_ sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[7]
0000 1
0001 1
0100 1
0101 1
1001 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n5757_ sd_data_serial_host0.transf_cnt[2] $abc$57740$new_n5747_ $abc$57740$new_n5768_
100 1
.names $abc$57740$new_n5748_ $abc$57740$new_n5740_ sd_data_serial_host0.data_out[7] sd_data_serial_host0.DAT_dat_reg[3] $abc$57740$new_n5769_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names $abc$57740$new_n5747_ $abc$57740$new_n5771_ sd_data_serial_host0.data_out[8] sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[8]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5749_ $abc$57740$new_n3375_ sd_data_serial_host0.bus_4bit_reg sd_data_serial_host0.transf_cnt[0] $abc$57740$new_n5771_
0011 1
0100 1
0101 1
0110 1
0111 1
.names $abc$57740$new_n5774_ $abc$57740$new_n5749_ $abc$57740$new_n5773_ sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[9]
0000 1
0001 1
0100 1
0101 1
1001 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n5753_ $abc$57740$new_n5740_ sd_data_serial_host0.data_out[9] sd_data_serial_host0.DAT_dat_reg[1] $abc$57740$new_n5773_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names $abc$57740$new_n5747_ sd_data_serial_host0.transf_cnt[2] $abc$57740$new_n5748_ $abc$57740$new_n5774_
111 1
.names $abc$57740$new_n5776_ $abc$57740$new_n5749_ $abc$57740$new_n5777_ sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[10]
0000 1
0001 1
0100 1
0101 1
1001 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n5747_ sd_data_serial_host0.transf_cnt[2] $abc$57740$new_n5753_ sd_data_serial_host0.bus_4bit_reg $abc$57740$new_n5776_
1110 1
.names $abc$57740$new_n5753_ $abc$57740$new_n5740_ sd_data_serial_host0.data_out[10] sd_data_serial_host0.DAT_dat_reg[2] $abc$57740$new_n5777_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names $abc$57740$new_n5779_ $abc$57740$new_n5749_ $abc$57740$new_n5780_ sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[11]
0000 1
0001 1
0100 1
0101 1
1001 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n5757_ sd_data_serial_host0.transf_cnt[2] $abc$57740$new_n5747_ sd_data_serial_host0.bus_4bit_reg $abc$57740$new_n5779_
1110 1
.names $abc$57740$new_n5753_ $abc$57740$new_n5740_ sd_data_serial_host0.data_out[11] sd_data_serial_host0.DAT_dat_reg[3] $abc$57740$new_n5780_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names $abc$57740$new_n5782_ $abc$57740$new_n5749_ sd_data_serial_host0.data_out[12] sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[12]
0010 1
0011 1
0110 1
0111 1
1001 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n5760_ $abc$57740$new_n5747_ $abc$57740$new_n5782_
11 1
.names $abc$57740$new_n5785_ $abc$57740$new_n5749_ $abc$57740$new_n5784_ sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[13]
0000 1
0001 1
0100 1
0101 1
1001 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n5740_ $abc$57740$new_n5757_ sd_data_serial_host0.data_out[13] sd_data_serial_host0.DAT_dat_reg[1] $abc$57740$new_n5784_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names $abc$57740$new_n5748_ $abc$57740$new_n5747_ sd_data_serial_host0.transf_cnt[2] $abc$57740$new_n5785_
110 1
.names $abc$57740$new_n5787_ $abc$57740$new_n5749_ $abc$57740$new_n5788_ sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[14]
0010 1
0011 1
0110 1
0111 1
1001 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n5753_ $abc$57740$new_n5747_ sd_data_serial_host0.bus_4bit_reg sd_data_serial_host0.transf_cnt[2] $abc$57740$new_n5787_
1100 1
.names $abc$57740$new_n5740_ $abc$57740$new_n5757_ sd_data_serial_host0.data_out[14] sd_data_serial_host0.DAT_dat_reg[2] $abc$57740$new_n5788_
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5790_ $abc$57740$new_n5749_ $abc$57740$new_n5791_ sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[15]
0000 1
0001 1
0100 1
0101 1
1001 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n5747_ $abc$57740$new_n5757_ sd_data_serial_host0.bus_4bit_reg sd_data_serial_host0.transf_cnt[2] $abc$57740$new_n5790_
1100 1
.names $abc$57740$new_n5740_ $abc$57740$new_n5757_ sd_data_serial_host0.data_out[15] sd_data_serial_host0.DAT_dat_reg[3] $abc$57740$new_n5791_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names $abc$57740$new_n5793_ $abc$57740$new_n5747_ sd_data_serial_host0.data_out[16] sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[16]
0010 1
0011 1
0110 1
0111 1
1001 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n5749_ $abc$57740$new_n3375_ sd_data_serial_host0.bus_4bit_reg sd_data_serial_host0.transf_cnt[0] $abc$57740$new_n5793_
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n5749_ $abc$57740$new_n5746_ $abc$57740$new_n5795_ sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[17]
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1101 1
1111 1
.names $abc$57740$new_n5796_ sd_data_serial_host0.DAT_dat_reg[1] sd_data_serial_host0.data_out[17] $abc$57740$new_n5795_
000 1
010 1
100 1
101 1
.names $abc$57740$new_n5797_ $abc$57740$new_n3373_ $abc$57740$new_n5796_
11 1
.names sd_data_serial_host0.bus_4bit_reg sd_data_serial_host0.transf_cnt[2] $abc$57740$new_n5797_
10 1
.names $abc$57740$new_n5749_ $abc$57740$new_n5752_ $abc$57740$new_n5799_ sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[18]
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1101 1
1111 1
.names $abc$57740$new_n5796_ sd_data_serial_host0.DAT_dat_reg[2] sd_data_serial_host0.data_out[18] $abc$57740$new_n5799_
000 1
010 1
100 1
101 1
.names $abc$57740$new_n5749_ $abc$57740$new_n5756_ $abc$57740$new_n5801_ sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[19]
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1101 1
1111 1
.names $abc$57740$new_n5796_ sd_data_serial_host0.DAT_dat_reg[3] sd_data_serial_host0.data_out[19] $abc$57740$new_n5801_
000 1
010 1
100 1
101 1
.names $abc$57740$new_n5749_ $abc$57740$new_n5759_ sd_data_serial_host0.data_out[20] sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[20]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5749_ $abc$57740$new_n5763_ $abc$57740$new_n5804_ sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[21]
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1101 1
1111 1
.names $abc$57740$new_n5748_ $abc$57740$new_n5797_ sd_data_serial_host0.data_out[21] sd_data_serial_host0.DAT_dat_reg[1] $abc$57740$new_n5804_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names $abc$57740$new_n5749_ $abc$57740$new_n5766_ $abc$57740$new_n5806_ sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[22]
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1101 1
1111 1
.names $abc$57740$new_n5748_ $abc$57740$new_n5797_ sd_data_serial_host0.data_out[22] sd_data_serial_host0.DAT_dat_reg[2] $abc$57740$new_n5806_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names $abc$57740$new_n5749_ $abc$57740$new_n5768_ $abc$57740$new_n5808_ sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[23]
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1101 1
1111 1
.names $abc$57740$new_n5748_ $abc$57740$new_n5797_ sd_data_serial_host0.data_out[23] sd_data_serial_host0.DAT_dat_reg[3] $abc$57740$new_n5808_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names $abc$57740$new_n5747_ $abc$57740$new_n5793_ sd_data_serial_host0.data_out[24] sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[24]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5749_ $abc$57740$new_n5774_ $abc$57740$new_n5811_ sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[25]
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1101 1
1111 1
.names $abc$57740$new_n5753_ $abc$57740$new_n5797_ sd_data_serial_host0.data_out[25] sd_data_serial_host0.DAT_dat_reg[1] $abc$57740$new_n5811_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names $abc$57740$new_n5749_ $abc$57740$new_n5776_ $abc$57740$new_n5813_ sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[26]
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1101 1
1111 1
.names $abc$57740$new_n5753_ $abc$57740$new_n5797_ sd_data_serial_host0.data_out[26] sd_data_serial_host0.DAT_dat_reg[2] $abc$57740$new_n5813_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names $abc$57740$new_n5749_ $abc$57740$new_n5779_ $abc$57740$new_n5815_ sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[27]
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1101 1
1111 1
.names $abc$57740$new_n5753_ $abc$57740$new_n5797_ sd_data_serial_host0.data_out[27] sd_data_serial_host0.DAT_dat_reg[3] $abc$57740$new_n5815_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names $abc$57740$new_n5749_ $abc$57740$new_n5782_ sd_data_serial_host0.data_out[28] sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[28]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5749_ $abc$57740$new_n5785_ $abc$57740$new_n5818_ sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[29]
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1101 1
1111 1
.names $abc$57740$new_n5797_ $abc$57740$new_n5757_ sd_data_serial_host0.data_out[29] sd_data_serial_host0.DAT_dat_reg[1] $abc$57740$new_n5818_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names $abc$57740$new_n5749_ $abc$57740$new_n5787_ $abc$57740$new_n5820_ sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[30]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5797_ $abc$57740$new_n5757_ sd_data_serial_host0.data_out[30] sd_data_serial_host0.DAT_dat_reg[2] $abc$57740$new_n5820_
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5749_ $abc$57740$new_n5790_ $abc$57740$new_n5822_ sd_data_serial_host0.DAT_dat_reg[0] $abc$49716$auto$opt_share.cc:219:merge_operators$4602[31]
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1101 1
1111 1
.names $abc$57740$new_n5797_ $abc$57740$new_n5757_ sd_data_serial_host0.data_out[31] sd_data_serial_host0.DAT_dat_reg[3] $abc$57740$new_n5822_
0000 1
0001 1
0100 1
0101 1
1000 1
1001 1
1100 1
1110 1
.names sd_data_master0.start_tx_fifo_o $abc$57740$new_n3105_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.we
11 1
.names $abc$57740$new_n5825_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[1] $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587
110 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[3] sd_fifo_filler0.generic_fifo_dc_gray1.u0.we $abc$57740$new_n5825_
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[1] $abc$57740$new_n5825_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[0] $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593
110 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[0] $abc$57740$new_n5828_ $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.we sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[3] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[2] $abc$57740$new_n5828_
110 1
.names $abc$57740$new_n5825_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[0] $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581
100 1
.names sd_data_serial_host0.we sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[1] $abc$57740$new_n5720_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[0] $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334
1110 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[0] sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_next[1]
01 1
10 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[0] sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_next[2]
011 1
100 1
101 1
110 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[0] sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_next[1]
001 1
010 1
011 1
100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[3] $abc$57740$new_n5835_ sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_next[3]
01 1
10 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[0] $abc$57740$new_n5835_
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[3] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[0] sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_next[2]
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin[4] $abc$57740$new_n5838_ sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_next[4]
01 1
10 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[3] $abc$57740$new_n5835_ $abc$57740$new_n5838_
11 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin[4] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[3] $abc$57740$new_n5835_ sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_next[3]
001 1
010 1
011 1
100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[1] sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[0] sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_next[1]
01 1
10 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[2] sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[1] sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[0] sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_next[1]
001 1
010 1
011 1
100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[2] sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[1] sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[0] sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_next[2]
011 1
100 1
101 1
110 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[3] sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[2] sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[1] sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[0] sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_next[2]
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[4] $abc$57740$new_n5845_ sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_next[3]
00 1
11 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[3] sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[2] sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[1] sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[0] $abc$57740$new_n5845_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[4] $abc$57740$new_n5847_ sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_next[4]
01 1
10 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[3] sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[2] sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[1] sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[0] $abc$57740$new_n5847_
1111 1
.names $abc$57740$new_n5849_ sd_fifo_filler0.generic_fifo_dc_gray1.wp_s[4] sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_next[4] $abc$57740$new_n5853_ $abc$49716$flatten\sd_fifo_filler0.\generic_fifo_dc_gray1.$0\empty[0:0]
0001 1
0011 1
0101 1
0111 1
1000 1
1001 1
1011 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n5850_ sd_fifo_filler0.generic_fifo_dc_gray1.wp_s[1] sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_next[1] $abc$57740$new_n5849_
100 1
111 1
.names $abc$57740$new_n5851_ sd_fifo_filler0.generic_fifo_dc_gray1.wp_s[3] sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_next[3] $abc$57740$new_n5850_
100 1
111 1
.names $abc$57740$new_n5852_ sd_fifo_filler0.generic_fifo_dc_gray1.wp_s[2] sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_next[2] $abc$57740$new_n5851_
100 1
111 1
.names sd_data_serial_host0.rd sd_fifo_filler0.generic_fifo_dc_gray1.wp_s[0] sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[1] $abc$57740$new_n5852_
101 1
110 1
.names $abc$57740$new_n5855_ $abc$57740$new_n5854_ sd_fifo_filler0.generic_fifo_dc_gray1.wp_s[0] sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray[0] $abc$57740$new_n5853_
1100 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.wp_s[3] sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray[3] sd_fifo_filler0.generic_fifo_dc_gray1.wp_s[2] sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray[2] $abc$57740$new_n5854_
0000 1
0011 1
1100 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray[1] sd_fifo_filler0.generic_fifo_dc_gray1.wp_s[1] sd_fifo_filler0.generic_fifo_dc_gray1.wp_s[4] sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[4] $abc$57740$new_n5855_
0000 1
0011 1
1100 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[0] sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_next[1]
01 1
10 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[0] sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_next[2]
011 1
100 1
101 1
110 1
.names $abc$57740$new_n5860_ $abc$57740$new_n5859_ sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_next[3]
00 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[3] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[2] $abc$57740$new_n5859_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[3] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[0] $abc$57740$new_n5860_
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin[4] $abc$57740$new_n5860_ sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_next[4]
01 1
10 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.rp_s[1] $abc$57740$new_n5866_ $abc$57740$new_n5865_
00 1
11 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.rp_s[2] $abc$57740$new_n5867_ $abc$57740$new_n5866_
00 1
11 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_x[4] sd_fifo_filler0.generic_fifo_dc_gray1.rp_s[3] $abc$57740$new_n5867_
01 1
10 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.rp_s[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[0] $abc$57740$new_n5868_
00 1
11 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.rp_s[2] sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_next[2] $abc$57740$new_n5867_ sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_next[3] $abc$57740$new_n5869_
0000 1
0111 1
1011 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_x[4] sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin[4] $abc$57740$new_n5871_
01 1
10 1
.names $abc$57740$new_n5868_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[1] $abc$57740$new_n5865_ $abc$57740$new_n5872_
000 1
001 1
010 1
101 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[2] $abc$57740$new_n5866_ $abc$57740$new_n5873_
01 1
10 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_x[4] sd_fifo_filler0.generic_fifo_dc_gray1.rp_s[3] sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin[4] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[3] $abc$57740$new_n5874_
0010 1
0111 1
1001 1
1100 1
.names cmd_serial_host0.state[3] $abc$57740$new_n3084_ cmd_serial_host0.rst $abc$49716$auto$fsm_map.cc:118:implement_pattern_cache$2691
110 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[1] sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[0] sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_next[1]
01 1
10 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[2] sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[1] sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[0] sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray_next[1]
001 1
010 1
011 1
100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[2] sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[1] sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[0] sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_next[2]
011 1
100 1
101 1
110 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[3] sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[2] sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[1] sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[0] sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray_next[2]
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[4] $abc$57740$new_n5881_ sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray_next[3]
00 1
11 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[3] sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[2] sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[1] sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[0] $abc$57740$new_n5881_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[4] $abc$57740$new_n5883_ sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_next[4]
01 1
10 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[3] sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[2] sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[1] sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[0] $abc$57740$new_n5883_
1111 1
.names m_wb_ack_i m_wb_we_o sd_fifo_filler0.generic_fifo_dc_gray0.re
11 1
.names $abc$57740$new_n5890_ $abc$57740$new_n5886_ $abc$49716$flatten\sd_fifo_filler0.\generic_fifo_dc_gray0.$0\empty[0:0]
01 1
10 1
11 1
.names $abc$57740$new_n5888_ $abc$57740$new_n5887_ sd_fifo_filler0.generic_fifo_dc_gray0.wp_s[3] sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray_next[3] $abc$57740$new_n5886_
1100 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.re sd_fifo_filler0.generic_fifo_dc_gray0.wp_s[1] sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray_next[1] $abc$57740$new_n5887_
100 1
111 1
.names $abc$57740$new_n5889_ sd_fifo_filler0.generic_fifo_dc_gray0.wp_s[4] sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_next[4] $abc$57740$new_n5888_
100 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.wp_s[0] sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[1] sd_fifo_filler0.generic_fifo_dc_gray0.wp_s[2] sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray_next[2] $abc$57740$new_n5889_
0100 1
0111 1
1000 1
1011 1
.names $abc$57740$new_n5892_ $abc$57740$new_n5891_ sd_fifo_filler0.generic_fifo_dc_gray0.wp_s[4] sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[4] $abc$57740$new_n5890_
1100 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.wp_s[2] sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray[2] sd_fifo_filler0.generic_fifo_dc_gray0.wp_s[0] sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray[0] $abc$57740$new_n5891_
0000 1
0011 1
1100 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.wp_s[3] sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray[3] sd_fifo_filler0.generic_fifo_dc_gray0.wp_s[1] sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray[1] $abc$57740$new_n5892_
0000 1
0011 1
1100 1
1111 1
.names $abc$57740$new_n5902_ $abc$57740$new_n5894_ $abc$49716$flatten\sd_fifo_filler0.\generic_fifo_dc_gray0.$0\full[0:0]
01 1
10 1
11 1
.names $abc$57740$new_n5895_ $abc$57740$new_n5901_ sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_next[1] $abc$57740$new_n5900_ $abc$57740$new_n5894_
1011 1
1100 1
.names sd_data_serial_host0.we $abc$57740$new_n5896_ $abc$57740$new_n5899_ $abc$57740$new_n5838_ $abc$57740$new_n5895_
1101 1
1110 1
.names $abc$57740$new_n5898_ $abc$57740$new_n5897_ sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_next[2] $abc$57740$new_n5835_ $abc$57740$new_n5896_
0011 1
0101 1
1010 1
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.rp_s[2] sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_x[4] sd_fifo_filler0.generic_fifo_dc_gray0.rp_s[3] $abc$57740$new_n5897_
000 1
011 1
101 1
110 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_x[4] sd_fifo_filler0.generic_fifo_dc_gray0.rp_s[3] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[3] $abc$57740$new_n5898_
000 1
011 1
101 1
110 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_x[4] sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin[4] $abc$57740$new_n5899_
01 1
10 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.rp_s[1] $abc$57740$new_n5897_ $abc$57740$new_n5900_
00 1
11 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.rp_s[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[0] $abc$57740$new_n5901_
01 1
10 1
.names $abc$57740$new_n5903_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[1] $abc$57740$new_n5901_ $abc$57740$new_n5900_ $abc$57740$new_n5902_
1000 1
1111 1
.names $abc$57740$new_n5898_ $abc$57740$new_n5899_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[2] $abc$57740$new_n5897_ $abc$57740$new_n5903_
1101 1
1110 1
.names sd_data_serial_host0.we $abc$57740$new_n5905_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[0] $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284
1100 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[3] $abc$57740$new_n5905_
00 1
.names cmd_serial_host0.state[5] $abc$57740$new_n3108_ cmd_serial_host0.with_response cmd_serial_host0.rst $abc$49716$auto$fsm_map.cc:118:implement_pattern_cache$2687
1100 1
.names sd_fifo_filler0.fifo_rd sd_fifo_filler0.fifo_rd_reg $flatten\sd_fifo_filler0.$procdff$2313.D
00 1
01 1
11 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[1] $abc$57740$new_n5828_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[0] $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567
110 1
.names sd_data_xfer_trig0.state[1] sd_data_xfer_trig0.r_w_reg $flatten\sd_data_xfer_trig0.$procdff$2381.D
10 1
.names sd_data_xfer_trig0.r_w_reg sd_data_xfer_trig0.state[1] $flatten\sd_data_xfer_trig0.$procdff$2382.D
11 1
.names $abc$57740$new_n5912_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[0] $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489
100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.we sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[3] $abc$57740$new_n5912_
100 1
.names $abc$57740$new_n5912_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[1] $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499
110 1
.names sd_data_serial_host0.we sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[0] $abc$57740$new_n5905_ $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312
1111 1
.names wb_stb_i wb_cyc_i wb_ack_o $abc$49716$flatten\sd_controller_wb0.$and$sd_controller_wb.v:161$431_Y
110 1
.names cmd_start_cross.toggle_clk_a cmd_start_edge.sig_reg[0] cmd_start_edge.sig_reg[1] $flatten\cmd_start_cross.$procdff$2316.D
010 1
100 1
101 1
111 1
.names data_int_rst_cross.toggle_clk_a data_int_rst_edge.sig_reg[0] data_int_rst_edge.sig_reg[1] $flatten\data_int_rst_cross.$procdff$2316.D
010 1
100 1
101 1
111 1
.names cmd_int_rst_cross.toggle_clk_a cmd_int_rst_edge.sig_reg[0] cmd_int_rst_edge.sig_reg[1] $flatten\cmd_int_rst_cross.$procdff$2316.D
010 1
100 1
101 1
111 1
.names sd_data_serial_host0.we sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[0] $abc$57740$new_n5920_ $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[3] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[2] $abc$57740$new_n5920_
10 1
.names $abc$57740$new_n5883_ $abc$57740$new_n5881_ sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_next[3]
00 1
.names $abc$57740$new_n5860_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.we $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599
11 1
.names $abc$57740$new_n5847_ $abc$57740$new_n5845_ sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_next[3]
00 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[0] sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray_next[1]
001 1
010 1
011 1
100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[3] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[0] sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray_next[2]
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin[4] $abc$57740$new_n5859_ sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray_next[3]
00 1
11 1
.names clock_divider0.ClockDiv[1] clock_divider0.ClockDiv[0] $auto$alumacc.cc:485:replace_alu$3788.Y[1]
01 1
10 1
.names clock_divider0.ClockDiv[2] clock_divider0.ClockDiv[1] clock_divider0.ClockDiv[0] $auto$alumacc.cc:485:replace_alu$3788.Y[2]
011 1
100 1
101 1
110 1
.names clock_divider0.ClockDiv[3] clock_divider0.ClockDiv[2] clock_divider0.ClockDiv[1] clock_divider0.ClockDiv[0] $auto$alumacc.cc:485:replace_alu$3788.Y[3]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names clock_divider0.ClockDiv[4] $abc$57740$new_n5931_ $auto$alumacc.cc:485:replace_alu$3788.Y[4]
01 1
10 1
.names clock_divider0.ClockDiv[3] clock_divider0.ClockDiv[2] clock_divider0.ClockDiv[1] clock_divider0.ClockDiv[0] $abc$57740$new_n5931_
1111 1
.names clock_divider0.ClockDiv[5] clock_divider0.ClockDiv[4] $abc$57740$new_n5931_ $auto$alumacc.cc:485:replace_alu$3788.Y[5]
011 1
100 1
101 1
110 1
.names clock_divider0.ClockDiv[6] clock_divider0.ClockDiv[5] clock_divider0.ClockDiv[4] $abc$57740$new_n5931_ $auto$alumacc.cc:485:replace_alu$3788.Y[6]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names clock_divider0.ClockDiv[7] $abc$57740$new_n5935_ $auto$alumacc.cc:485:replace_alu$3788.Y[7]
01 1
10 1
.names clock_divider0.ClockDiv[6] clock_divider0.ClockDiv[5] clock_divider0.ClockDiv[4] $abc$57740$new_n5931_ $abc$57740$new_n5935_
1111 1
.names dma_addr_reg_cross.out[0] sd_fifo_filler0.offset[1] m_wb_adr_o[0]
01 1
10 1
.names dma_addr_reg_cross.out[1] sd_fifo_filler0.offset[1] dma_addr_reg_cross.out[0] m_wb_adr_o[1]
010 1
100 1
101 1
111 1
.names dma_addr_reg_cross.out[2] sd_fifo_filler0.offset[2] $abc$57740$new_n5939_ m_wb_adr_o[2]
001 1
010 1
100 1
111 1
.names sd_fifo_filler0.offset[1] dma_addr_reg_cross.out[0] dma_addr_reg_cross.out[1] $abc$57740$new_n5939_
101 1
110 1
111 1
.names dma_addr_reg_cross.out[3] sd_fifo_filler0.offset[3] $abc$57740$new_n5941_ m_wb_adr_o[3]
000 1
011 1
101 1
110 1
.names dma_addr_reg_cross.out[2] sd_fifo_filler0.offset[2] $abc$57740$new_n5939_ $abc$57740$new_n5941_
000 1
001 1
010 1
100 1
.names dma_addr_reg_cross.out[4] sd_fifo_filler0.offset[4] $abc$57740$new_n5945_ $abc$57740$new_n5943_ m_wb_adr_o[4]
0001 1
0010 1
0011 1
0100 1
1000 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n5944_ dma_addr_reg_cross.out[2] sd_fifo_filler0.offset[2] $abc$57740$new_n5939_ $abc$57740$new_n5943_
0011 1
0101 1
0110 1
0111 1
.names dma_addr_reg_cross.out[3] sd_fifo_filler0.offset[3] $abc$57740$new_n5944_
00 1
.names dma_addr_reg_cross.out[3] sd_fifo_filler0.offset[3] $abc$57740$new_n5945_
11 1
.names dma_addr_reg_cross.out[5] sd_fifo_filler0.offset[5] $abc$57740$new_n5947_ m_wb_adr_o[5]
000 1
011 1
101 1
110 1
.names $abc$57740$new_n5945_ $abc$57740$new_n5943_ dma_addr_reg_cross.out[4] sd_fifo_filler0.offset[4] $abc$57740$new_n5947_
0000 1
0001 1
0010 1
0100 1
1000 1
1100 1
.names $abc$57740$new_n5949_ dma_addr_reg_cross.out[5] sd_fifo_filler0.offset[5] $abc$57740$new_n5947_ m_wb_adr_o[6]
0010 1
0100 1
0110 1
0111 1
1000 1
1001 1
1011 1
1101 1
.names dma_addr_reg_cross.out[6] sd_fifo_filler0.offset[6] $abc$57740$new_n5949_
01 1
10 1
.names dma_addr_reg_cross.out[7] sd_fifo_filler0.offset[7] $abc$57740$new_n5952_ $abc$57740$new_n5951_ m_wb_adr_o[7]
0001 1
0010 1
0011 1
0100 1
1000 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n5949_ dma_addr_reg_cross.out[5] sd_fifo_filler0.offset[5] $abc$57740$new_n5947_ $abc$57740$new_n5951_
1010 1
1100 1
1110 1
1111 1
.names dma_addr_reg_cross.out[6] sd_fifo_filler0.offset[6] $abc$57740$new_n5952_
11 1
.names dma_addr_reg_cross.out[8] sd_fifo_filler0.offset[8] $abc$57740$new_n5954_ m_wb_adr_o[8]
000 1
011 1
101 1
110 1
.names $abc$57740$new_n5952_ $abc$57740$new_n5951_ dma_addr_reg_cross.out[7] sd_fifo_filler0.offset[7] $abc$57740$new_n5954_
0000 1
0001 1
0010 1
0100 1
1000 1
1100 1
.names dma_addr_reg_cross.out[9] sd_fifo_filler0.offset[9] $abc$57740$new_n5956_ m_wb_adr_o[9]
000 1
011 1
101 1
110 1
.names dma_addr_reg_cross.out[8] sd_fifo_filler0.offset[8] $abc$57740$new_n5954_ $abc$57740$new_n5956_
000 1
001 1
011 1
101 1
.names dma_addr_reg_cross.out[10] sd_fifo_filler0.offset[10] $abc$57740$new_n5960_ $abc$57740$new_n5958_ m_wb_adr_o[10]
0000 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1100 1
.names $abc$57740$new_n5959_ dma_addr_reg_cross.out[8] sd_fifo_filler0.offset[8] $abc$57740$new_n5954_ $abc$57740$new_n5958_
0000 1
0001 1
0011 1
0101 1
.names dma_addr_reg_cross.out[9] sd_fifo_filler0.offset[9] $abc$57740$new_n5959_
11 1
.names dma_addr_reg_cross.out[9] sd_fifo_filler0.offset[9] $abc$57740$new_n5960_
00 1
.names dma_addr_reg_cross.out[11] sd_fifo_filler0.offset[11] $abc$57740$new_n5962_ m_wb_adr_o[11]
000 1
011 1
101 1
110 1
.names dma_addr_reg_cross.out[10] $abc$57740$new_n5958_ $abc$57740$new_n5960_ sd_fifo_filler0.offset[10] $abc$57740$new_n5962_
0000 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1010 1
1100 1
1110 1
.names $abc$57740$new_n5964_ dma_addr_reg_cross.out[11] sd_fifo_filler0.offset[11] $abc$57740$new_n5962_ m_wb_adr_o[12]
0010 1
0100 1
0110 1
0111 1
1000 1
1001 1
1011 1
1101 1
.names dma_addr_reg_cross.out[12] sd_fifo_filler0.offset[12] $abc$57740$new_n5964_
01 1
10 1
.names dma_addr_reg_cross.out[13] sd_fifo_filler0.offset[13] $abc$57740$new_n5967_ $abc$57740$new_n5966_ m_wb_adr_o[13]
0001 1
0010 1
0011 1
0100 1
1000 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n5964_ dma_addr_reg_cross.out[11] sd_fifo_filler0.offset[11] $abc$57740$new_n5962_ $abc$57740$new_n5966_
1010 1
1100 1
1110 1
1111 1
.names dma_addr_reg_cross.out[12] sd_fifo_filler0.offset[12] $abc$57740$new_n5967_
11 1
.names dma_addr_reg_cross.out[14] sd_fifo_filler0.offset[14] $abc$57740$new_n5969_ m_wb_adr_o[14]
001 1
010 1
100 1
111 1
.names $abc$57740$new_n5967_ $abc$57740$new_n5966_ dma_addr_reg_cross.out[13] sd_fifo_filler0.offset[13] $abc$57740$new_n5969_
0011 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names dma_addr_reg_cross.out[15] sd_fifo_filler0.offset[15] $abc$57740$new_n5971_ m_wb_adr_o[15]
000 1
011 1
101 1
110 1
.names dma_addr_reg_cross.out[14] sd_fifo_filler0.offset[14] $abc$57740$new_n5969_ $abc$57740$new_n5971_
000 1
001 1
010 1
100 1
.names dma_addr_reg_cross.out[16] sd_fifo_filler0.offset[16] $abc$57740$new_n5975_ $abc$57740$new_n5973_ m_wb_adr_o[16]
0000 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1100 1
.names $abc$57740$new_n5974_ dma_addr_reg_cross.out[14] sd_fifo_filler0.offset[14] $abc$57740$new_n5969_ $abc$57740$new_n5973_
0000 1
0001 1
0010 1
0100 1
.names dma_addr_reg_cross.out[15] sd_fifo_filler0.offset[15] $abc$57740$new_n5974_
11 1
.names dma_addr_reg_cross.out[15] sd_fifo_filler0.offset[15] $abc$57740$new_n5975_
00 1
.names dma_addr_reg_cross.out[17] sd_fifo_filler0.offset[17] $abc$57740$new_n5977_ m_wb_adr_o[17]
000 1
011 1
101 1
110 1
.names dma_addr_reg_cross.out[16] $abc$57740$new_n5973_ $abc$57740$new_n5975_ sd_fifo_filler0.offset[16] $abc$57740$new_n5977_
0000 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1010 1
1100 1
1110 1
.names $abc$57740$new_n5979_ dma_addr_reg_cross.out[17] sd_fifo_filler0.offset[17] $abc$57740$new_n5977_ m_wb_adr_o[18]
0010 1
0100 1
0110 1
0111 1
1000 1
1001 1
1011 1
1101 1
.names dma_addr_reg_cross.out[18] sd_fifo_filler0.offset[18] $abc$57740$new_n5979_
01 1
10 1
.names dma_addr_reg_cross.out[19] sd_fifo_filler0.offset[19] $abc$57740$new_n5982_ $abc$57740$new_n5981_ m_wb_adr_o[19]
0001 1
0010 1
0011 1
0100 1
1000 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n5979_ dma_addr_reg_cross.out[17] sd_fifo_filler0.offset[17] $abc$57740$new_n5977_ $abc$57740$new_n5981_
1010 1
1100 1
1110 1
1111 1
.names dma_addr_reg_cross.out[18] sd_fifo_filler0.offset[18] $abc$57740$new_n5982_
11 1
.names dma_addr_reg_cross.out[20] sd_fifo_filler0.offset[20] $abc$57740$new_n5984_ m_wb_adr_o[20]
001 1
010 1
100 1
111 1
.names $abc$57740$new_n5982_ $abc$57740$new_n5981_ dma_addr_reg_cross.out[19] sd_fifo_filler0.offset[19] $abc$57740$new_n5984_
0011 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names dma_addr_reg_cross.out[21] sd_fifo_filler0.offset[21] $abc$57740$new_n5986_ m_wb_adr_o[21]
000 1
011 1
101 1
110 1
.names dma_addr_reg_cross.out[20] sd_fifo_filler0.offset[20] $abc$57740$new_n5984_ $abc$57740$new_n5986_
000 1
001 1
010 1
100 1
.names dma_addr_reg_cross.out[22] sd_fifo_filler0.offset[22] $abc$57740$new_n5990_ $abc$57740$new_n5988_ m_wb_adr_o[22]
0001 1
0010 1
0011 1
0100 1
1000 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n5989_ dma_addr_reg_cross.out[20] sd_fifo_filler0.offset[20] $abc$57740$new_n5984_ $abc$57740$new_n5988_
0011 1
0101 1
0110 1
0111 1
.names dma_addr_reg_cross.out[21] sd_fifo_filler0.offset[21] $abc$57740$new_n5989_
00 1
.names dma_addr_reg_cross.out[21] sd_fifo_filler0.offset[21] $abc$57740$new_n5990_
11 1
.names dma_addr_reg_cross.out[23] sd_fifo_filler0.offset[23] $abc$57740$new_n5992_ m_wb_adr_o[23]
000 1
011 1
101 1
110 1
.names $abc$57740$new_n5990_ $abc$57740$new_n5988_ dma_addr_reg_cross.out[22] sd_fifo_filler0.offset[22] $abc$57740$new_n5992_
0000 1
0001 1
0010 1
0100 1
1000 1
1100 1
.names $abc$57740$new_n5994_ dma_addr_reg_cross.out[23] sd_fifo_filler0.offset[23] $abc$57740$new_n5992_ m_wb_adr_o[24]
0010 1
0100 1
0110 1
0111 1
1000 1
1001 1
1011 1
1101 1
.names dma_addr_reg_cross.out[24] sd_fifo_filler0.offset[24] $abc$57740$new_n5994_
01 1
10 1
.names dma_addr_reg_cross.out[25] sd_fifo_filler0.offset[25] $abc$57740$new_n5997_ $abc$57740$new_n5996_ m_wb_adr_o[25]
0001 1
0010 1
0011 1
0100 1
1000 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n5994_ dma_addr_reg_cross.out[23] sd_fifo_filler0.offset[23] $abc$57740$new_n5992_ $abc$57740$new_n5996_
1010 1
1100 1
1110 1
1111 1
.names dma_addr_reg_cross.out[24] sd_fifo_filler0.offset[24] $abc$57740$new_n5997_
11 1
.names dma_addr_reg_cross.out[26] sd_fifo_filler0.offset[26] $abc$57740$new_n5999_ m_wb_adr_o[26]
000 1
011 1
101 1
110 1
.names $abc$57740$new_n5997_ $abc$57740$new_n5996_ dma_addr_reg_cross.out[25] sd_fifo_filler0.offset[25] $abc$57740$new_n5999_
0000 1
0001 1
0010 1
0100 1
1000 1
1100 1
.names dma_addr_reg_cross.out[27] sd_fifo_filler0.offset[27] $abc$57740$new_n6001_ m_wb_adr_o[27]
000 1
011 1
101 1
110 1
.names dma_addr_reg_cross.out[26] sd_fifo_filler0.offset[26] $abc$57740$new_n5999_ $abc$57740$new_n6001_
000 1
001 1
011 1
101 1
.names dma_addr_reg_cross.out[28] sd_fifo_filler0.offset[28] $abc$57740$new_n6005_ $abc$57740$new_n6003_ m_wb_adr_o[28]
0001 1
0010 1
0011 1
0100 1
1000 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n6004_ dma_addr_reg_cross.out[26] sd_fifo_filler0.offset[26] $abc$57740$new_n5999_ $abc$57740$new_n6003_
0010 1
0100 1
0110 1
0111 1
.names dma_addr_reg_cross.out[27] sd_fifo_filler0.offset[27] $abc$57740$new_n6004_
00 1
.names dma_addr_reg_cross.out[27] sd_fifo_filler0.offset[27] $abc$57740$new_n6005_
11 1
.names dma_addr_reg_cross.out[29] sd_fifo_filler0.offset[29] $abc$57740$new_n6007_ m_wb_adr_o[29]
000 1
011 1
101 1
110 1
.names $abc$57740$new_n6005_ $abc$57740$new_n6003_ dma_addr_reg_cross.out[28] sd_fifo_filler0.offset[28] $abc$57740$new_n6007_
0000 1
0001 1
0010 1
0100 1
1000 1
1100 1
.names dma_addr_reg_cross.out[30] sd_fifo_filler0.offset[30] $abc$57740$new_n6009_ m_wb_adr_o[30]
000 1
011 1
101 1
110 1
.names dma_addr_reg_cross.out[29] sd_fifo_filler0.offset[29] $abc$57740$new_n6007_ $abc$57740$new_n6009_
000 1
001 1
011 1
101 1
.names $abc$57740$new_n6011_ dma_addr_reg_cross.out[30] sd_fifo_filler0.offset[30] $abc$57740$new_n6009_ m_wb_adr_o[31]
0010 1
0100 1
0110 1
0111 1
1000 1
1001 1
1011 1
1101 1
.names dma_addr_reg_cross.out[31] sd_fifo_filler0.offset[31] $abc$57740$new_n6011_
01 1
10 1
.names sd_data_serial_host0.we $abc$57740$new_n5905_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[1] $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294
1110 1
.names command_reg_cross.out[0] command_reg_cross.out[1] $abc$49716$flatten\sd_cmd_master0.$procmux$836_Y
01 1
10 1
11 1
.names sd_data_serial_host0.we $abc$57740$new_n5920_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[0] $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350
1100 1
.names sd_data_serial_host0.we $abc$57740$new_n5920_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[1] $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356
1110 1
.names sd_data_serial_host0.we sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[1] $abc$57740$new_n5905_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[0] $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304
1110 1
.names cmd_serial_host0.state[7] cmd_serial_host0.start_i cmd_serial_host0.rst $abc$49716$auto$fsm_map.cc:118:implement_pattern_cache$2722
110 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[1] $abc$57740$new_n5912_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[0] $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509
110 1
.names cmd_serial_host0.CRC_7.BITVAL cmd_serial_host0.CRC_7.CRC[6] cmd_serial_host0.CRC_7.inv
01 1
10 1
.names cmd_serial_host0.CRC_7.CRC[2] cmd_serial_host0.CRC_7.inv $abc$49716$flatten\cmd_serial_host0.\CRC_7.$xor$sd_crc_7.v:26$425_Y
01 1
10 1
.names cmd_serial_host0.crc_ok cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2357.D
11 1
.names sd_data_serial_host0.we sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[1] $abc$57740$new_n5920_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[0] $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362
1110 1
.names $abc$57740$new_n6084_ cmd_serial_host0.crc_in[0] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$or$sd_cmd_serial_host.v:0$416_Y[0]
010 1
011 1
101 1
111 1
.names $abc$57740$new_n2982_ $abc$57740$new_n6037_ $abc$57740$new_n6036_
11 1
.names $abc$57740$new_n6038_ cmd_serial_host0.counter[8] $abc$57740$new_n6037_
10 1
.names cmd_serial_host0.resp_len[6] cmd_serial_host0.counter[6] cmd_serial_host0.counter[7] $abc$57740$new_n6039_ $abc$57740$new_n6038_
0001 1
0101 1
1000 1
1001 1
1011 1
1101 1
.names cmd_serial_host0.resp_len[5] $abc$57740$new_n3188_ cmd_serial_host0.counter[5] $abc$57740$new_n6040_ $abc$57740$new_n6039_
0101 1
0111 1
1001 1
1100 1
1101 1
1111 1
.names cmd_serial_host0.resp_len[6] $abc$57740$new_n3168_ cmd_serial_host0.counter[4] $abc$57740$new_n6041_ $abc$57740$new_n6040_
0101 1
0111 1
1001 1
1100 1
1101 1
1111 1
.names cmd_serial_host0.resp_len[6] $abc$57740$new_n6042_ cmd_serial_host0.counter[4] cmd_serial_host0.counter[3] $abc$57740$new_n6041_
0100 1
0101 1
1010 1
1100 1
1110 1
1111 1
.names cmd_serial_host0.resp_len[6] cmd_serial_host0.counter[3] $abc$57740$new_n6043_ $abc$57740$new_n3089_ $abc$57740$new_n6042_
0000 1
0010 1
0011 1
0110 1
1010 1
1100 1
1110 1
1111 1
.names cmd_serial_host0.counter[2] cmd_serial_host0.resp_len[5] cmd_serial_host0.counter[1] cmd_serial_host0.counter[0] $abc$57740$new_n6043_
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1100 1
1101 1
.names cmd_serial_host0.counter[4] $abc$57740$new_n6042_ cmd_serial_host0.resp_len[6] cmd_serial_host0.counter[3] $abc$57740$new_n6044_
0011 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1111 1
.names cmd_serial_host0.counter[25] $abc$57740$new_n2985_ cmd_serial_host0.counter[18] cmd_serial_host0.counter[20] $abc$57740$new_n6045_
0100 1
0101 1
0111 1
1000 1
1001 1
1011 1
1100 1
1101 1
1111 1
.names cmd_serial_host0.counter[17] cmd_serial_host0.counter[16] $abc$57740$new_n6047_ $abc$57740$new_n6044_ $abc$57740$new_n6046_
0000 1
0010 1
0011 1
0100 1
0110 1
1100 1
1101 1
.names $abc$57740$new_n2981_ $abc$57740$new_n6038_ $abc$57740$new_n6047_
11 1
.names $abc$57740$new_n6049_ $abc$57740$new_n6051_ $abc$57740$new_n6050_ $abc$57740$new_n6044_ $abc$57740$new_n6048_
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names cmd_serial_host0.counter[7] $abc$57740$new_n6039_ cmd_serial_host0.resp_len[6] cmd_serial_host0.counter[6] $abc$57740$new_n6049_
0010 1
0100 1
0101 1
0111 1
1000 1
1001 1
1011 1
1110 1
.names $abc$57740$new_n3188_ $abc$57740$new_n6040_ cmd_serial_host0.resp_len[5] cmd_serial_host0.counter[5] $abc$57740$new_n6050_
0000 1
0001 1
0011 1
0110 1
1010 1
1100 1
1101 1
1111 1
.names $abc$57740$new_n3168_ $abc$57740$new_n6041_ cmd_serial_host0.resp_len[6] cmd_serial_host0.counter[4] $abc$57740$new_n6051_
0000 1
0001 1
0011 1
0110 1
1010 1
1100 1
1101 1
1111 1
.names $abc$57740$new_n6047_ cmd_serial_host0.counter[16] cmd_serial_host0.counter[17] $abc$57740$new_n6056_
100 1
.names $abc$57740$new_n2984_ $abc$57740$new_n6047_ $abc$57740$new_n6059_
11 1
.names $abc$57740$new_n6056_ cmd_serial_host0.counter[19] cmd_serial_host0.counter[18] $abc$57740$new_n6063_
100 1
.names $abc$57740$new_n2985_ $abc$57740$new_n6063_ cmd_serial_host0.counter[24] cmd_serial_host0.counter[25] $abc$57740$new_n6065_
1100 1
.names $abc$57740$new_n6037_ cmd_serial_host0.counter[9] cmd_serial_host0.counter[11] cmd_serial_host0.counter[10] $abc$57740$new_n6072_
1000 1
.names cmd_serial_host0.counter[13] cmd_serial_host0.counter[12] $abc$57740$new_n6072_ $abc$57740$new_n6074_ $abc$57740$new_n6073_
0000 1
0100 1
0101 1
0110 1
1010 1
1011 1
.names $abc$57740$new_n2983_ $abc$57740$new_n6075_ $abc$57740$new_n6074_
11 1
.names $abc$57740$new_n6044_ $abc$57740$new_n6050_ $abc$57740$new_n6049_ $abc$57740$new_n6076_ $abc$57740$new_n6075_
0000 1
.names cmd_serial_host0.counter[8] $abc$57740$new_n6038_ $abc$57740$new_n6076_
10 1
.names cmd_serial_host0.counter[13] cmd_serial_host0.counter[12] $abc$57740$new_n6072_ $abc$57740$new_n6080_ $abc$57740$new_n6079_
0010 1
1000 1
1001 1
1100 1
1110 1
1111 1
.names $abc$57740$new_n6044_ $abc$57740$new_n6072_ $abc$57740$new_n6081_ $abc$57740$new_n6076_ $abc$57740$new_n6080_
1011 1
1100 1
1101 1
1110 1
1111 1
.names cmd_serial_host0.counter[9] cmd_serial_host0.counter[11] cmd_serial_host0.counter[10] $abc$57740$new_n6081_
111 1
.names cmd_serial_host0.counter[2] $abc$57740$new_n6085_ $abc$57740$new_n6735_ $abc$57740$new_n3182_ $abc$57740$new_n6084_
1110 1
.names cmd_serial_host0.counter[1] cmd_serial_host0.resp_len[5] cmd_serial_host0.counter[0] $abc$57740$new_n6085_
101 1
110 1
.names cmd_serial_host0.resp_len[6] cmd_serial_host0.counter[3] $abc$57740$new_n6043_ $abc$57740$new_n3089_ $abc$57740$new_n6087_
0000 1
0011 1
0101 1
0110 1
1001 1
1010 1
1100 1
1111 1
.names cmd_serial_host0.counter[2] cmd_serial_host0.counter[1] cmd_serial_host0.resp_len[5] cmd_serial_host0.counter[0] $abc$57740$new_n6089_
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
.names $abc$57740$new_n6093_ $abc$57740$new_n6091_ cmd_serial_host0.crc_in[1] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$or$sd_cmd_serial_host.v:0$416_Y[1]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n6807_ cmd_serial_host0.resp_len[5] cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] $abc$57740$new_n6091_
1001 1
1110 1
.names $abc$57740$new_n6089_ $abc$57740$new_n6087_ $abc$57740$new_n6093_
11 1
.names $abc$57740$new_n6093_ $abc$57740$new_n6095_ cmd_serial_host0.crc_in[2] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$or$sd_cmd_serial_host.v:0$416_Y[2]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n6807_ cmd_serial_host0.resp_len[5] cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] $abc$57740$new_n6095_
1010 1
1100 1
.names $abc$57740$new_n6098_ $abc$57740$new_n6097_ cmd_serial_host0.crc_in[3] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$or$sd_cmd_serial_host.v:0$416_Y[3]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n6807_ cmd_serial_host0.resp_len[5] cmd_serial_host0.counter[0] $abc$57740$new_n6097_
100 1
111 1
.names $abc$57740$new_n6093_ cmd_serial_host0.counter[1] cmd_serial_host0.resp_len[5] cmd_serial_host0.counter[0] $abc$57740$new_n6098_
1000 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n6098_ $abc$57740$new_n6100_ cmd_serial_host0.crc_in[4] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$or$sd_cmd_serial_host.v:0$416_Y[4]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n6807_ cmd_serial_host0.resp_len[5] cmd_serial_host0.counter[0] $abc$57740$new_n6100_
101 1
110 1
.names $abc$57740$new_n6102_ cmd_serial_host0.cmd_dat_reg cmd_serial_host0.crc_in[5] $abc$49716$flatten\cmd_serial_host0.$or$sd_cmd_serial_host.v:0$416_Y[5]
001 1
011 1
110 1
111 1
.names $abc$57740$new_n6091_ $abc$57740$new_n6087_ $abc$57740$new_n6089_ $abc$57740$new_n6102_
110 1
.names $abc$57740$new_n6104_ cmd_serial_host0.cmd_dat_reg cmd_serial_host0.crc_in[6] $abc$49716$flatten\cmd_serial_host0.$or$sd_cmd_serial_host.v:0$416_Y[6]
001 1
011 1
110 1
111 1
.names $abc$57740$new_n6095_ $abc$57740$new_n6087_ $abc$57740$new_n6089_ $abc$57740$new_n6104_
110 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[0] $abc$57740$new_n5912_ $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517
111 1
.names sd_data_serial_host0.we sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[3] $abc$57740$new_n5835_ $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394
111 1
.names $abc$57740$new_n5828_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[1] $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561
110 1
.names $abc$57740$new_n5828_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[0] $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555
100 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[0] $abc$57740$new_n6110_ $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.we sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[3] $abc$57740$new_n6110_
110 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[1] $abc$57740$new_n6110_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[0] $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539
110 1
.names $abc$57740$new_n6110_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[1] $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533
110 1
.names $abc$57740$new_n6110_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[0] $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527
100 1
.names sd_data_serial_host0.we $abc$57740$new_n5720_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[0] $abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322
1100 1
.names clock_divider0.ClockDiv[0] $auto$alumacc.cc:485:replace_alu$3788.X[0]
0 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[0] sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_next[0]
0 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[0] sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_next[0]
0 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[0] sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_next[0]
0 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[0] sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_next[0]
0 1
.names sd_clk_o_pad $abc$49716$flatten\clock_divider0.$not$sd_clock_divider.v:70$491_Y
0 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_next[0]
0 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[1] sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_next[0]
0 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[1] sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray_next[0]
0 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray_next[0]
0 1
.names sd_data_serial_host0.state[3] $abc$57740$new_n2906_ $abc$57740$new_n2904_ sd_data_serial_host0.state[2] $abc$57740$new_n6128_
1000 1
.names $abc$57740$new_n2912_ $abc$57740$new_n2908_ $abc$57740$new_n2907_ $abc$57740$new_n2868_ $abc$57740$new_n6129_
1100 1
.names $abc$57740$new_n6129_ $abc$57740$new_n6128_ sd_data_serial_host0.state[1] $abc$57740$new_n6130_
110 1
.names sd_data_serial_host0.data_cycles[7] $abc$57740$new_n2885_ sd_data_serial_host0.data_cycles[6] $abc$57740$new_n6131_
011 1
100 1
101 1
110 1
.names sd_data_serial_host0.transf_cnt[8] $abc$57740$new_n6728_ $abc$57740$new_n6131_ sd_data_serial_host0.transf_cnt[7] $abc$57740$new_n6133_
0000 1
0001 1
0011 1
0101 1
1010 1
1100 1
1110 1
1111 1
.names $abc$57740$new_n6133_ $abc$57740$new_n2891_ sd_data_serial_host0.transf_cnt[8] $abc$57740$new_n2887_ $abc$57740$new_n6134_
0000 1
0001 1
1001 1
1011 1
.names sd_data_serial_host0.transf_cnt[5] $abc$57740$new_n2883_ $abc$57740$new_n2878_ sd_data_serial_host0.transf_cnt[4] $abc$57740$new_n6135_
0001 1
0100 1
0101 1
0111 1
1000 1
1010 1
1011 1
1110 1
.names sd_data_serial_host0.data_cycles[1] sd_data_serial_host0.transf_cnt[1] $abc$57740$new_n6137_
10 1
.names sd_data_serial_host0.transf_cnt[3] sd_data_serial_host0.data_cycles[2] $abc$57740$new_n6137_ sd_data_serial_host0.transf_cnt[2] $abc$57740$new_n6138_
0000 1
0001 1
0011 1
0101 1
1010 1
1100 1
1110 1
1111 1
.names $abc$57740$new_n6138_ sd_data_serial_host0.transf_cnt[3] sd_data_serial_host0.data_cycles[3] $abc$57740$new_n6139_
000 1
001 1
101 1
111 1
.names sd_data_serial_host0.transf_cnt[15] $abc$57740$new_n3018_ sd_data_serial_host0.data_cycles[14] sd_data_serial_host0.transf_cnt[14] $abc$57740$new_n6140_
0000 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1110 1
.names $abc$57740$new_n3072_ sd_data_serial_host0.state[5] $abc$57740$new_n6140_ $abc$57740$new_n6732_ $abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3157
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1100 1
1101 1
1110 1
.names $abc$57740$new_n3164_ $abc$57740$new_n3168_ cmd_serial_host0.counter[3] cmd_serial_host0.counter[4] $abc$57740$new_n6143_
0111 1
1000 1
.names $abc$57740$new_n3177_ $abc$57740$new_n3176_ $abc$57740$new_n2989_ $abc$57740$new_n2980_ $abc$57740$new_n6144_
1111 1
.names $abc$57740$new_n3164_ cmd_serial_host0.counter[3] cmd_serial_host0.resp_len[6] cmd_serial_host0.counter[7] $abc$57740$new_n6147_
0000 1
1010 1
1011 1
1100 1
.names cmd_serial_host0.resp_len[6] $abc$57740$new_n3168_ cmd_serial_host0.counter[4] $abc$57740$new_n3169_ $abc$57740$new_n6148_
0100 1
0101 1
1001 1
.names cmd_serial_host0.resp_len[5] cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] cmd_serial_host0.counter[2] $abc$57740$new_n6151_
0000 1
0001 1
1111 1
.names $abc$57740$new_n3188_ $abc$57740$new_n3186_ $abc$57740$new_n6151_ cmd_serial_host0.counter[7] $abc$57740$new_n6152_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1111 1
.names cmd_serial_host0.counter[31] $abc$57740$new_n2980_ $abc$57740$new_n6152_ $abc$57740$new_n3161_ $abc$57740$new_n6153_
0000 1
0001 1
0010 1
0011 1
0110 1
.names cmd_serial_host0.counter[3] cmd_serial_host0.counter[4] $abc$57740$new_n3244_ $abc$57740$new_n3245_ $abc$57740$new_n6154_
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n2990_ $abc$57740$new_n2980_ cmd_serial_host0.counter[5] $abc$57740$new_n6154_ $abc$57740$new_n6155_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$57740$new_n6155_ cmd_serial_host0.counter[31] $abc$57740$new_n6156_
00 1
01 1
11 1
.names $abc$57740$new_n3320_ $abc$57740$new_n2918_ $abc$57740$new_n6748_ sd_data_serial_host0.bus_4bit_reg $abc$57740$new_n6160_
1000 1
1001 1
1010 1
.names sd_data_serial_host0.crc_c[0] sd_data_serial_host0.crc_c[1] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[3] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[0] $abc$57740$new_n6161_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[7] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[5] $abc$57740$new_n6162_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6162_ sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[6] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[4] $abc$57740$new_n6163_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.crc_c[2] $abc$57740$new_n6163_ $abc$57740$new_n3280_ $abc$57740$new_n6161_ $abc$57740$new_n6164_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.crc_c[0] sd_data_serial_host0.crc_c[1] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[11] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[8] $abc$57740$new_n6166_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[15] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[13] $abc$57740$new_n6167_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6167_ sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[14] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[12] $abc$57740$new_n6168_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.crc_c[2] $abc$57740$new_n6168_ $abc$57740$new_n3294_ $abc$57740$new_n6166_ $abc$57740$new_n6169_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.crc_c[0] sd_data_serial_host0.crc_c[2] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[0] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[1] $abc$57740$new_n6170_
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1001 1
1011 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[2] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[4] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[6] $abc$57740$new_n6171_
0000 1
0001 1
0010 1
0011 1
0110 1
0111 1
1101 1
1111 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[13] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[14] $abc$57740$new_n6174_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[11] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[9] $abc$57740$new_n6175_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6175_ sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[10] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[8] $abc$57740$new_n6176_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.crc_c[2] $abc$57740$new_n6176_ $abc$57740$new_n3312_ $abc$57740$new_n6174_ $abc$57740$new_n6177_
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names sd_data_serial_host0.crc_c[0] sd_data_serial_host0.crc_c[2] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[1] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[0] $abc$57740$new_n6178_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[2] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[5] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[7] $abc$57740$new_n6179_
0000 1
0001 1
0010 1
0011 1
0110 1
0111 1
1101 1
1111 1
.names sd_data_serial_host0.crc_c[0] sd_data_serial_host0.crc_c[1] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[15] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[12] $abc$57740$new_n6182_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[11] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[9] $abc$57740$new_n6183_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6183_ sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[10] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[8] $abc$57740$new_n6184_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.crc_c[2] $abc$57740$new_n6184_ $abc$57740$new_n3324_ $abc$57740$new_n6182_ $abc$57740$new_n6185_
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names sd_data_serial_host0.crc_c[0] sd_data_serial_host0.crc_c[1] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[3] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[0] $abc$57740$new_n6186_
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[7] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[5] $abc$57740$new_n6187_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6187_ sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[6] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[4] $abc$57740$new_n6188_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.crc_c[2] $abc$57740$new_n6188_ $abc$57740$new_n3330_ $abc$57740$new_n6186_ $abc$57740$new_n6189_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n3545_ $abc$57740$new_n3492_ $abc$57740$new_n3461_ $abc$57740$new_n3532_ $abc$57740$new_n6190_
0010 1
0011 1
0110 1
0111 1
1000 1
1001 1
1011 1
.names $abc$57740$new_n6190_ $abc$57740$new_n3545_ $abc$57740$new_n3435_ $abc$57740$new_n3448_ $abc$57740$new_n6191_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n3545_ $abc$57740$new_n3489_ $abc$57740$new_n6191_ $abc$57740$new_n3462_ $abc$57740$new_n6192_
0000 1
0010 1
0100 1
0101 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n3546_ $abc$57740$new_n6192_ $abc$57740$new_n3505_ $abc$57740$new_n3545_ $abc$57740$new_n6193_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$57740$new_n3658_ $abc$57740$new_n6193_ $abc$57740$new_n3603_ $abc$57740$new_n6717_ $abc$57740$new_n6194_
0000 1
0001 1
0010 1
0011 1
0110 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][15] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][15] $abc$57740$new_n6195_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6195_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][15] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][15] $abc$57740$new_n6196_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][15] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][15] $abc$57740$new_n6197_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6197_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][15] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][15] $abc$57740$new_n6198_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][13] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][13] $abc$57740$new_n6199_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6199_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][13] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][13] $abc$57740$new_n6200_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][13] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][13] $abc$57740$new_n6201_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6201_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][13] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][13] $abc$57740$new_n6202_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][14] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][14] $abc$57740$new_n6203_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6203_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][14] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][14] $abc$57740$new_n6204_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][14] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][14] $abc$57740$new_n6205_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6205_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][14] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][14] $abc$57740$new_n6206_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][8] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][8] $abc$57740$new_n6207_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n6207_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][8] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][8] $abc$57740$new_n6208_
0000 1
0010 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][8] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][8] $abc$57740$new_n6209_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n6209_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][8] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][8] $abc$57740$new_n6210_
0000 1
0010 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][11] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][11] $abc$57740$new_n6211_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n6211_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][11] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][11] $abc$57740$new_n6212_
0000 1
0010 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][9] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][9] $abc$57740$new_n6213_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6213_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][9] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][9] $abc$57740$new_n6214_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][9] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][9] $abc$57740$new_n6215_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6215_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][9] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][9] $abc$57740$new_n6216_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][10] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][10] $abc$57740$new_n6217_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6217_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][10] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][10] $abc$57740$new_n6218_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][10] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][10] $abc$57740$new_n6219_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n6219_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][10] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][10] $abc$57740$new_n6220_
0000 1
0010 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][26] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][26] $abc$57740$new_n6221_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n6221_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][26] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][26] $abc$57740$new_n6222_
0000 1
0010 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][26] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][26] $abc$57740$new_n6223_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n6223_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][26] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][26] $abc$57740$new_n6224_
0000 1
0010 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][27] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][27] $abc$57740$new_n6225_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6225_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][27] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][27] $abc$57740$new_n6226_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][27] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][27] $abc$57740$new_n6227_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6227_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][27] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][27] $abc$57740$new_n6228_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][24] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][24] $abc$57740$new_n6229_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6229_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][24] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][24] $abc$57740$new_n6230_
0000 1
0001 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6230_ $abc$57740$new_n6238_ $abc$57740$new_n6231_
0001 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][25] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][25] $abc$57740$new_n6233_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6233_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][25] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][25] $abc$57740$new_n6234_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][25] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][25] $abc$57740$new_n6235_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6235_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][25] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][25] $abc$57740$new_n6236_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][24] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][24] $abc$57740$new_n6237_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6237_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][24] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][24] $abc$57740$new_n6238_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][24] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][24] $abc$57740$new_n6239_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n6239_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][24] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][24] $abc$57740$new_n6240_
0000 1
0010 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][24] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][24] $abc$57740$new_n6241_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n6241_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][24] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][24] $abc$57740$new_n6242_
0000 1
0010 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][31] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][31] $abc$57740$new_n6245_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6245_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][31] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][31] $abc$57740$new_n6246_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][31] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][31] $abc$57740$new_n6247_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n6247_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][31] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][31] $abc$57740$new_n6248_
0000 1
0010 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][30] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][30] $abc$57740$new_n6249_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6249_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][30] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][30] $abc$57740$new_n6250_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][30] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][30] $abc$57740$new_n6251_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6251_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][30] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][30] $abc$57740$new_n6252_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][29] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][29] $abc$57740$new_n6253_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6253_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][29] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][29] $abc$57740$new_n6254_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][29] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][29] $abc$57740$new_n6255_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6255_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][29] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][29] $abc$57740$new_n6256_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][28] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][28] $abc$57740$new_n6257_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6257_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][28] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][28] $abc$57740$new_n6258_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][28] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][28] $abc$57740$new_n6259_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6259_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][28] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][28] $abc$57740$new_n6260_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n3822_ $abc$57740$new_n3816_ $abc$57740$new_n6261_
001 1
011 1
110 1
111 1
.names $abc$57740$new_n3489_ $abc$57740$new_n3461_ $abc$57740$new_n3789_ $abc$57740$new_n3802_ $abc$57740$new_n6262_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6262_ $abc$57740$new_n3461_ $abc$57740$new_n6261_ $abc$57740$new_n3775_ $abc$57740$new_n6263_
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
.names $abc$57740$new_n3545_ $abc$57740$new_n6263_ $abc$57740$new_n6326_ $abc$57740$new_n6264_
001 1
011 1
110 1
111 1
.names $abc$57740$new_n3658_ $abc$57740$new_n3546_ $abc$57740$new_n6264_ $abc$57740$new_n3660_ $abc$57740$new_n6265_
1010 1
1011 1
1100 1
1110 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][7] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][7] $abc$57740$new_n6266_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6266_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][7] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][7] $abc$57740$new_n6267_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][7] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][7] $abc$57740$new_n6268_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6268_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][7] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][7] $abc$57740$new_n6269_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][6] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][6] $abc$57740$new_n6270_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6270_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][6] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][6] $abc$57740$new_n6271_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][6] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][6] $abc$57740$new_n6272_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6272_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][6] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][6] $abc$57740$new_n6273_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][3] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][3] $abc$57740$new_n6274_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6274_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][3] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][3] $abc$57740$new_n6275_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][3] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][3] $abc$57740$new_n6276_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6276_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][3] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][3] $abc$57740$new_n6277_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][2] $abc$57740$new_n6278_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6278_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][2] $abc$57740$new_n6279_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][2] $abc$57740$new_n6280_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6280_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][2] $abc$57740$new_n6281_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][0] $abc$57740$new_n6282_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6282_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][0] $abc$57740$new_n6283_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6283_ $abc$57740$new_n6288_ $abc$57740$new_n6284_
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n6284_ $abc$57740$new_n3725_ $abc$57740$new_n6285_
001 1
011 1
110 1
111 1
.names $abc$57740$new_n3545_ $abc$57740$new_n3489_ $abc$57740$new_n6285_ $abc$57740$new_n3731_ $abc$57740$new_n6286_
1010 1
1011 1
1101 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][0] $abc$57740$new_n6287_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6287_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][0] $abc$57740$new_n6288_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][0] $abc$57740$new_n6289_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6289_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][0] $abc$57740$new_n6290_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][1] $abc$57740$new_n6291_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6291_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][1] $abc$57740$new_n6292_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][1] $abc$57740$new_n6293_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6293_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][1] $abc$57740$new_n6294_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][4] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][4] $abc$57740$new_n6295_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6295_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][4] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][4] $abc$57740$new_n6296_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n6296_ $abc$57740$new_n6307_ $abc$57740$new_n6297_
001 1
011 1
110 1
111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] $abc$57740$new_n6297_ $abc$57740$new_n3759_ $abc$57740$new_n6298_
001 1
011 1
110 1
111 1
.names $abc$57740$new_n3489_ $abc$57740$new_n3545_ $abc$57740$new_n6298_ $abc$57740$new_n3745_ $abc$57740$new_n6299_
0010 1
0011 1
1001 1
1011 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][5] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][5] $abc$57740$new_n6300_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6300_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][5] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][5] $abc$57740$new_n6301_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][5] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][5] $abc$57740$new_n6302_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n6302_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][5] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][5] $abc$57740$new_n6303_
0000 1
0010 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][4] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][4] $abc$57740$new_n6304_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6304_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][4] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][4] $abc$57740$new_n6305_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][4] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][4] $abc$57740$new_n6306_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6306_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][4] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][4] $abc$57740$new_n6307_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][17] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][17] $abc$57740$new_n6308_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6308_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][17] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][17] $abc$57740$new_n6309_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][17] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][17] $abc$57740$new_n6310_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6310_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][17] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][17] $abc$57740$new_n6311_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][19] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][19] $abc$57740$new_n6312_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6312_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][19] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][19] $abc$57740$new_n6313_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][19] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][19] $abc$57740$new_n6314_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n6314_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][19] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][19] $abc$57740$new_n6315_
0000 1
0010 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][18] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][18] $abc$57740$new_n6316_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6316_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][18] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][18] $abc$57740$new_n6317_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][18] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][18] $abc$57740$new_n6318_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6318_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][18] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][18] $abc$57740$new_n6319_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][16] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][16] $abc$57740$new_n6320_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n6320_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][16] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][16] $abc$57740$new_n6321_
0000 1
0010 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] $abc$57740$new_n3876_ $abc$57740$new_n3873_ $abc$57740$new_n6322_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6322_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] $abc$57740$new_n3874_ $abc$57740$new_n3877_ $abc$57740$new_n6323_
0000 1
0001 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] $abc$57740$new_n3461_ $abc$57740$new_n6323_ $abc$57740$new_n3878_ $abc$57740$new_n6324_
0001 1
0011 1
1010 1
1011 1
.names $abc$57740$new_n3489_ $abc$57740$new_n3461_ $abc$57740$new_n3830_ $abc$57740$new_n3843_ $abc$57740$new_n6325_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n6325_ $abc$57740$new_n6324_ $abc$57740$new_n3857_ $abc$57740$new_n3461_ $abc$57740$new_n6326_
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1011 1
1100 1
1101 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][23] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][23] $abc$57740$new_n6327_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6327_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][23] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][23] $abc$57740$new_n6328_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][23] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][23] $abc$57740$new_n6329_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6329_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][23] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][23] $abc$57740$new_n6330_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][22] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][22] $abc$57740$new_n6331_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6331_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][22] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][22] $abc$57740$new_n6332_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][22] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][22] $abc$57740$new_n6333_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n6333_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][22] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][22] $abc$57740$new_n6334_
0000 1
0010 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][21] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][21] $abc$57740$new_n6335_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6335_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][21] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][21] $abc$57740$new_n6336_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][21] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][21] $abc$57740$new_n6337_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6337_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][21] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][21] $abc$57740$new_n6338_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][20] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][20] $abc$57740$new_n6339_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6339_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][20] sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][20] $abc$57740$new_n6340_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.data_send_index[0] sd_data_serial_host0.data_send_index[2] $abc$57740$new_n3703_ $abc$57740$new_n3676_ $abc$57740$new_n6350_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names sd_data_serial_host0.data_send_index[1] $abc$57740$new_n6350_ sd_data_serial_host0.data_send_index[2] $abc$57740$new_n3903_ $abc$57740$new_n6351_
0010 1
0110 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.data_send_index[2] $abc$57740$new_n6351_ $abc$57740$new_n3802_ $abc$57740$new_n3901_ $abc$57740$new_n6352_
0000 1
0010 1
0100 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n3904_ $abc$57740$new_n6352_ $abc$57740$new_n2860_ $abc$57740$new_n6353_
100 1
101 1
111 1
.names sd_data_serial_host0.data_send_index[1] sd_data_serial_host0.data_send_index[0] $abc$57740$new_n3690_ $abc$57740$new_n3506_ $abc$57740$new_n6354_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6354_ sd_data_serial_host0.data_send_index[0] $abc$57740$new_n3663_ $abc$57740$new_n3435_ $abc$57740$new_n6355_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.data_send_index[2] $abc$57740$new_n2860_ $abc$57740$new_n6355_ $abc$57740$new_n3913_ $abc$57740$new_n6356_
0000 1
0010 1
1010 1
1011 1
.names $abc$57740$new_n3927_ sd_data_serial_host0.crc_c[1] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[10] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[14] $abc$57740$new_n6357_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6357_ sd_data_serial_host0.crc_c[1] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[8] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[12] $abc$57740$new_n6358_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n3927_ sd_data_serial_host0.crc_c[1] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[9] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[13] $abc$57740$new_n6359_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6359_ sd_data_serial_host0.crc_c[1] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[11] sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[15] $abc$57740$new_n6360_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n3927_ $abc$57740$new_n3940_ $abc$57740$new_n6371_ $abc$57740$new_n6369_ $abc$57740$new_n6363_
0000 1
0001 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
.names $abc$57740$new_n3927_ $abc$57740$new_n3948_ $abc$57740$new_n3951_ $abc$57740$new_n3950_ $abc$57740$new_n6364_
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names $abc$57740$new_n3940_ $abc$57740$new_n6363_ $abc$57740$new_n3947_ $abc$57740$new_n6364_ $abc$57740$new_n6365_
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
1110 1
.names $abc$57740$new_n3944_ $abc$57740$new_n3959_ $abc$57740$new_n6365_ $abc$57740$new_n6366_
000 1
001 1
010 1
011 1
111 1
.names $abc$57740$new_n6366_ sd_data_serial_host0.last_din[1] $abc$57740$new_n2822_ $abc$57740$new_n6367_
100 1
110 1
111 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[10] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[8] $abc$57740$new_n6368_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n6368_ sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[9] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[11] $abc$57740$new_n6369_
0000 1
0010 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[14] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[12] $abc$57740$new_n6370_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n6370_ sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[13] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[15] $abc$57740$new_n6371_
0000 1
0010 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[2] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[0] $abc$57740$new_n6372_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n6372_ sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[1] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[3] $abc$57740$new_n6373_
0000 1
0010 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[2] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[0] $abc$57740$new_n6374_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n6374_ sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[1] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[3] $abc$57740$new_n6375_
0000 1
0010 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][0] $abc$57740$new_n6376_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6376_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][0] $abc$57740$new_n6377_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][0] $abc$57740$new_n6378_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6378_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][0] $abc$57740$new_n6379_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][1] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][1] $abc$57740$new_n6380_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6380_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][1] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][1] $abc$57740$new_n6381_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][1] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][1] $abc$57740$new_n6382_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6382_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][1] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][1] $abc$57740$new_n6383_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][2] $abc$57740$new_n6384_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6384_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][2] $abc$57740$new_n6385_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][2] $abc$57740$new_n6386_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6386_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][2] $abc$57740$new_n6387_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][3] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][3] $abc$57740$new_n6388_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6388_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][3] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][3] $abc$57740$new_n6389_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][3] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][3] $abc$57740$new_n6390_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6390_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][3] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][3] $abc$57740$new_n6391_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][4] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][4] $abc$57740$new_n6392_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6392_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][4] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][4] $abc$57740$new_n6393_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][4] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][4] $abc$57740$new_n6394_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6394_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][4] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][4] $abc$57740$new_n6395_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][5] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][5] $abc$57740$new_n6396_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6396_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][5] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][5] $abc$57740$new_n6397_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][5] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][5] $abc$57740$new_n6398_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6398_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][5] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][5] $abc$57740$new_n6399_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][6] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][6] $abc$57740$new_n6400_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6400_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][6] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][6] $abc$57740$new_n6401_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][6] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][6] $abc$57740$new_n6402_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6402_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][6] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][6] $abc$57740$new_n6403_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][7] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][7] $abc$57740$new_n6404_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6404_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][7] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][7] $abc$57740$new_n6405_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][7] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][7] $abc$57740$new_n6406_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6406_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][7] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][7] $abc$57740$new_n6407_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][8] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][8] $abc$57740$new_n6408_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6408_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][8] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][8] $abc$57740$new_n6409_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][8] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][8] $abc$57740$new_n6410_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6410_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][8] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][8] $abc$57740$new_n6411_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][9] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][9] $abc$57740$new_n6412_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6412_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][9] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][9] $abc$57740$new_n6413_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][9] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][9] $abc$57740$new_n6414_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6414_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][9] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][9] $abc$57740$new_n6415_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][10] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][10] $abc$57740$new_n6416_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6416_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][10] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][10] $abc$57740$new_n6417_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][10] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][10] $abc$57740$new_n6418_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6418_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][10] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][10] $abc$57740$new_n6419_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][11] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][11] $abc$57740$new_n6420_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6420_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][11] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][11] $abc$57740$new_n6421_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][11] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][11] $abc$57740$new_n6422_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6422_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][11] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][11] $abc$57740$new_n6423_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][12] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][12] $abc$57740$new_n6424_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6424_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][12] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][12] $abc$57740$new_n6425_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][12] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][12] $abc$57740$new_n6426_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6426_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][12] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][12] $abc$57740$new_n6427_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][13] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][13] $abc$57740$new_n6428_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6428_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][13] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][13] $abc$57740$new_n6429_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][13] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][13] $abc$57740$new_n6430_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6430_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][13] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][13] $abc$57740$new_n6431_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][14] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][14] $abc$57740$new_n6432_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6432_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][14] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][14] $abc$57740$new_n6433_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][14] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][14] $abc$57740$new_n6434_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6434_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][14] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][14] $abc$57740$new_n6435_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][15] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][15] $abc$57740$new_n6436_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6436_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][15] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][15] $abc$57740$new_n6437_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][15] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][15] $abc$57740$new_n6438_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6438_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][15] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][15] $abc$57740$new_n6439_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][16] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][16] $abc$57740$new_n6440_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6440_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][16] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][16] $abc$57740$new_n6441_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][16] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][16] $abc$57740$new_n6442_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6442_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][16] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][16] $abc$57740$new_n6443_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][17] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][17] $abc$57740$new_n6444_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6444_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][17] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][17] $abc$57740$new_n6445_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][17] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][17] $abc$57740$new_n6446_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6446_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][17] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][17] $abc$57740$new_n6447_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][18] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][18] $abc$57740$new_n6448_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6448_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][18] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][18] $abc$57740$new_n6449_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][18] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][18] $abc$57740$new_n6450_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6450_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][18] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][18] $abc$57740$new_n6451_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][19] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][19] $abc$57740$new_n6452_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6452_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][19] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][19] $abc$57740$new_n6453_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][19] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][19] $abc$57740$new_n6454_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6454_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][19] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][19] $abc$57740$new_n6455_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][20] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][20] $abc$57740$new_n6456_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6456_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][20] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][20] $abc$57740$new_n6457_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][20] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][20] $abc$57740$new_n6458_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6458_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][20] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][20] $abc$57740$new_n6459_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][21] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][21] $abc$57740$new_n6460_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6460_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][21] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][21] $abc$57740$new_n6461_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][21] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][21] $abc$57740$new_n6462_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6462_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][21] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][21] $abc$57740$new_n6463_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][22] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][22] $abc$57740$new_n6464_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6464_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][22] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][22] $abc$57740$new_n6465_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][22] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][22] $abc$57740$new_n6466_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6466_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][22] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][22] $abc$57740$new_n6467_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][23] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][23] $abc$57740$new_n6468_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6468_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][23] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][23] $abc$57740$new_n6469_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][23] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][23] $abc$57740$new_n6470_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6470_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][23] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][23] $abc$57740$new_n6471_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][24] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][24] $abc$57740$new_n6472_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6472_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][24] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][24] $abc$57740$new_n6473_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][24] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][24] $abc$57740$new_n6474_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6474_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][24] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][24] $abc$57740$new_n6475_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][25] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][25] $abc$57740$new_n6476_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6476_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][25] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][25] $abc$57740$new_n6477_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][25] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][25] $abc$57740$new_n6478_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6478_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][25] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][25] $abc$57740$new_n6479_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][26] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][26] $abc$57740$new_n6480_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6480_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][26] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][26] $abc$57740$new_n6481_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][26] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][26] $abc$57740$new_n6482_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n6482_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][26] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][26] $abc$57740$new_n6483_
0000 1
0010 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][27] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][27] $abc$57740$new_n6484_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6484_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][27] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][27] $abc$57740$new_n6485_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][27] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][27] $abc$57740$new_n6486_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6486_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][27] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][27] $abc$57740$new_n6487_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][28] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][28] $abc$57740$new_n6488_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6488_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][28] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][28] $abc$57740$new_n6489_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][28] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][28] $abc$57740$new_n6490_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6490_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][28] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][28] $abc$57740$new_n6491_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][29] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][29] $abc$57740$new_n6492_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6492_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][29] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][29] $abc$57740$new_n6493_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][29] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][29] $abc$57740$new_n6494_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6494_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][29] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][29] $abc$57740$new_n6495_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][30] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][30] $abc$57740$new_n6496_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6496_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][30] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][30] $abc$57740$new_n6497_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][30] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][30] $abc$57740$new_n6498_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n6498_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][30] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][30] $abc$57740$new_n6499_
0000 1
0010 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][31] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][31] $abc$57740$new_n6500_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6500_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][31] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][31] $abc$57740$new_n6501_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][31] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][31] $abc$57740$new_n6502_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6502_ sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][31] sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][31] $abc$57740$new_n6503_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n4543_ $abc$57740$new_n4536_ $abc$57740$new_n6528_ $abc$57740$new_n6532_ $abc$57740$new_n6505_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n4552_ $abc$57740$new_n6505_ $abc$57740$new_n4536_ $abc$57740$new_n4537_ $abc$57740$new_n6507_
1010 1
1011 1
1100 1
1101 1
1111 1
.names $abc$57740$new_n4522_ $abc$57740$new_n4517_ $abc$57740$new_n6520_ $abc$57740$new_n4500_ $abc$57740$new_n6513_
0000 1
0001 1
0010 1
0011 1
1010 1
1110 1
.names cmd_serial_host0.counter[1] cmd_serial_host0.counter[0] cmd_serial_host0.cmd_buff[13] cmd_serial_host0.cmd_buff[15] $abc$57740$new_n6515_
0000 1
0010 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n6515_ cmd_serial_host0.counter[0] cmd_serial_host0.cmd_buff[12] cmd_serial_host0.cmd_buff[14] $abc$57740$new_n6516_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[5] cmd_serial_host0.cmd_buff[7] $abc$57740$new_n6517_
001 1
011 1
110 1
111 1
.names $abc$57740$new_n6515_ cmd_serial_host0.cmd_buff[4] cmd_serial_host0.cmd_buff[6] $abc$57740$new_n6518_
001 1
011 1
110 1
111 1
.names $abc$57740$new_n2991_ cmd_serial_host0.counter[0] $abc$57740$new_n6518_ $abc$57740$new_n6517_ $abc$57740$new_n6519_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1001 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6519_ $abc$57740$new_n4494_ $abc$57740$new_n6516_ $abc$57740$new_n3245_ $abc$57740$new_n6520_
1000 1
1001 1
1010 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[3] cmd_serial_host0.cmd_buff[0] $abc$57740$new_n6521_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n6521_ cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[1] cmd_serial_host0.cmd_buff[2] $abc$57740$new_n6522_
0000 1
0010 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[19] cmd_serial_host0.cmd_buff[16] $abc$57740$new_n6523_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n6523_ cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[17] cmd_serial_host0.cmd_buff[18] $abc$57740$new_n6524_
0000 1
0010 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[24] cmd_serial_host0.cmd_buff[25] $abc$57740$new_n6525_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[31] cmd_serial_host0.cmd_buff[28] $abc$57740$new_n6526_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6526_ cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[29] cmd_serial_host0.cmd_buff[30] $abc$57740$new_n6527_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n4530_ $abc$57740$new_n6527_ $abc$57740$new_n4558_ $abc$57740$new_n6525_ $abc$57740$new_n6528_
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[8] cmd_serial_host0.cmd_buff[9] $abc$57740$new_n6529_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[15] cmd_serial_host0.cmd_buff[12] $abc$57740$new_n6530_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6530_ cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[13] cmd_serial_host0.cmd_buff[14] $abc$57740$new_n6531_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n4530_ $abc$57740$new_n6531_ $abc$57740$new_n4564_ $abc$57740$new_n6529_ $abc$57740$new_n6532_
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names $abc$57740$new_n3052_ $abc$57740$new_n3082_ clock_divider_reg_cross.in[5] $abc$57740$new_n3053_ $abc$57740$new_n6533_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4685_ $abc$57740$new_n4684_ $abc$57740$new_n4683_ $abc$57740$new_n4682_ $abc$57740$new_n6534_
1111 1
.names $abc$57740$new_n6534_ $abc$57740$new_n6533_ response_0_reg_cross.out[5] $abc$57740$new_n4631_ $abc$57740$new_n6535_
1100 1
1101 1
1110 1
.names $abc$57740$new_n6535_ $abc$57740$new_n3340_ argument_reg_cross.in[5] $flatten\sd_controller_wb0.$procmux$930.Y[5]
000 1
001 1
010 1
011 1
111 1
.names $abc$57740$new_n3004_ dma_addr_reg_cross.in[11] $abc$57740$new_n4708_ response_3_reg_cross.out[11] $abc$57740$new_n6537_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n3082_ $abc$57740$new_n3052_ $abc$57740$new_n3081_ controll_setting_reg_cross.in[11] $abc$57740$new_n6538_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
.names $abc$57740$new_n4736_ $abc$57740$new_n4733_ $abc$57740$new_n6538_ $abc$57740$new_n6537_ $abc$57740$new_n6539_
1111 1
.names $abc$57740$new_n4730_ $abc$57740$new_n6539_ argument_reg_cross.in[11] $abc$57740$new_n3340_ $flatten\sd_controller_wb0.$procmux$930.Y[11]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names cmd_serial_host0.counter[1] $abc$57740$new_n4530_ cmd_serial_host0.CRC_7.CRC[2] cmd_serial_host0.CRC_7.CRC[0] $abc$57740$new_n6541_
0000 1
0001 1
0010 1
0011 1
0110 1
0111 1
1101 1
1111 1
.names $abc$57740$new_n6541_ cmd_serial_host0.counter[0] $abc$57740$new_n4530_ $abc$57740$new_n4978_ $abc$57740$new_n6542_
0010 1
0110 1
1000 1
1001 1
1010 1
1011 1
1110 1
.names $abc$57740$new_n4530_ $abc$57740$new_n6542_ cmd_serial_host0.CRC_7.CRC[6] $abc$57740$new_n4982_ $abc$57740$new_n6543_
0000 1
0010 1
0100 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n3252_ $abc$57740$new_n6543_ $abc$57740$new_n4536_ $abc$57740$new_n6544_
100 1
101 1
111 1
.names $abc$57740$new_n5088_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[0] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[0]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names cmd_serial_host0.counter[31] cmd_serial_host0.counter[30] cmd_serial_host0.counter[24] cmd_serial_host0.counter[29] $abc$57740$new_n6546_
0000 1
1001 1
1011 1
1100 1
1101 1
1111 1
.names cmd_serial_host0.counter[25] cmd_serial_host0.counter[27] cmd_serial_host0.counter[26] $abc$57740$new_n6547_
000 1
.names $abc$57740$new_n6546_ cmd_serial_host0.counter[28] cmd_serial_host0.counter[29] $abc$57740$new_n6547_ $abc$57740$new_n6548_
1001 1
1110 1
1111 1
.names $abc$57740$new_n5073_ $abc$57740$new_n5065_ cmd_serial_host0.counter[21] cmd_serial_host0.counter[22] $abc$57740$new_n6553_
0011 1
0100 1
1000 1
1110 1
.names $abc$57740$new_n5111_ $abc$57740$new_n5110_ $abc$57740$new_n5096_ cmd_serial_host0.resp_idx[15] $abc$57740$new_n6556_
1100 1
1111 1
.names $abc$57740$new_n5101_ cmd_serial_host0.resp_idx[30] cmd_serial_host0.resp_idx[28] $abc$57740$new_n6557_
100 1
.names $abc$57740$new_n6557_ $abc$57740$new_n5115_ $abc$57740$new_n6556_ cmd_serial_host0.resp_idx[25] $abc$57740$new_n6558_
1000 1
1001 1
1010 1
1011 1
1110 1
.names $abc$57740$new_n5115_ $abc$57740$new_n6558_ $abc$57740$new_n5092_ $abc$57740$new_n5102_ $abc$57740$new_n6559_
0001 1
0011 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n6559_ $abc$57740$new_n5113_ $abc$57740$new_n5104_ $abc$57740$new_n5115_ $abc$57740$new_n6560_
1100 1
1101 1
1111 1
.names $abc$57740$new_n5131_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[1] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[1]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5143_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[2] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[2]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5151_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[3] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[3]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5156_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[4] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[4]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5163_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[5] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[5]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5170_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[6] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[6]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5177_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[7] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[7]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5186_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[8] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[8]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5193_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[9] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[9]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5200_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[10] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[10]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5206_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[11] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[11]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5210_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[12] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[12]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5216_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[13] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[13]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5222_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[14] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[14]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5230_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[15] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[15]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5234_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[16] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[16]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5243_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[17] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[17]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5249_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[18] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[18]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5255_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[19] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[19]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5259_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[20] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[20]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5265_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[21] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[21]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5271_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[22] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[22]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5277_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[23] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[23]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5284_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[24] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[24]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5288_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[25] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[25]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5293_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[26] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[26]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5300_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[27] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[27]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5304_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[28] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[28]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5310_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[29] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[29]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5316_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[30] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[30]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5324_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[31] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[31]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5330_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[32] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[32]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5335_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[33] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[33]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5340_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[34] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[34]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5344_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[35] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[35]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5347_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[36] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[36]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5351_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[37] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[37]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5355_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[38] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[38]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5359_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[39] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[39]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5364_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[40] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[40]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5369_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[41] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[41]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5373_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[42] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[42]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5377_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[43] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[43]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5380_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[44] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[44]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5384_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[45] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[45]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5389_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[46] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[46]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5395_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[47] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[47]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5399_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[48] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[48]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5404_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[49] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[49]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5408_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[50] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[50]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5412_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[51] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[51]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5415_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[52] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[52]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5419_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[53] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[53]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5423_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[54] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[54]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5427_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[55] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[55]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5432_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[56] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[56]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5435_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[57] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[57]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5439_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[58] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[58]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5444_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[59] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[59]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5447_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[60] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[60]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5452_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[61] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[61]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5456_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[62] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[62]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5460_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[63] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[63]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5464_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[64] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[64]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5469_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[65] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[65]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5474_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[66] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[66]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5478_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[67] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[67]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5481_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[68] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[68]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5485_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[69] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[69]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5489_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[70] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[70]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5493_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[71] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[71]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5498_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[72] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[72]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5502_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[73] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[73]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5506_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[74] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[74]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5510_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[75] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[75]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5513_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[76] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[76]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5517_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[77] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[77]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5521_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[78] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[78]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5525_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[79] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[79]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5530_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[80] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[80]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5534_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[81] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[81]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5538_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[82] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[82]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5542_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[83] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[83]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5545_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[84] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[84]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5549_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[85] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[85]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5553_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[86] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[86]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5557_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[87] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[87]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5560_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[88] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[88]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5563_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[89] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[89]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5567_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[90] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[90]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5572_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[91] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[91]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5575_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[92] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[92]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5579_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[93] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[93]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5583_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[94] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[94]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5588_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[95] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[95]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5593_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[96] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[96]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5598_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[97] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[97]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5603_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[98] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[98]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5607_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[99] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[99]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5610_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[100] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[100]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5614_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[101] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[101]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5618_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[102] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[102]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5622_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[103] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[103]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5627_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[104] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[104]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5631_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[105] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[105]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5635_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[106] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[106]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5639_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[107] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[107]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5642_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[108] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[108]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5646_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[109] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[109]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5650_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[110] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[110]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5655_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[111] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[111]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5658_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[112] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[112]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5663_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[113] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[113]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5667_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[114] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[114]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5671_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[115] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[115]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5674_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[116] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[116]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5678_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[117] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[117]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n5682_ $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[118] cmd_serial_host0.cmd_dat_reg $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[118]
0010 1
0011 1
0110 1
0111 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n3199_ cmd_serial_host0.cmd_dat_reg $abc$57740$new_n5599_ $abc$57740$new_n5285_ $abc$57740$new_n6679_
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names $abc$57740$new_n3199_ cmd_serial_host0.resp_buff[120] $abc$57740$new_n5044_ $abc$57740$new_n5036_ $abc$57740$new_n6680_
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$57740$new_n3199_ $abc$57740$new_n5688_ $abc$57740$new_n6680_ $abc$57740$new_n6679_ $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[120]
0010 1
0011 1
0101 1
0111 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names $abc$57740$new_n5127_ cmd_serial_host0.counter[2] $abc$57740$new_n3166_ cmd_serial_host0.counter[3] $abc$57740$new_n6682_
1100 1
1111 1
.names $abc$57740$new_n6767_ $abc$57740$new_n5596_ $abc$57740$new_n6682_ $abc$57740$new_n6683_
111 1
.names $abc$57740$new_n3199_ $abc$57740$new_n6683_ $abc$57740$new_n5695_ $abc$57740$new_n6684_
010 1
011 1
101 1
111 1
.names $abc$57740$new_n6684_ cmd_serial_host0.cmd_dat_reg cmd_serial_host0.resp_buff[121] $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[121]
001 1
011 1
110 1
111 1
.names $abc$57740$new_n4979_ cmd_serial_host0.counter[2] $abc$57740$new_n3166_ cmd_serial_host0.counter[3] $abc$57740$new_n6686_
1100 1
1111 1
.names $abc$57740$new_n6767_ $abc$57740$new_n5596_ $abc$57740$new_n6686_ $abc$57740$new_n6687_
111 1
.names $abc$57740$new_n3199_ $abc$57740$new_n6687_ $abc$57740$new_n5700_ $abc$57740$new_n6688_
010 1
011 1
101 1
111 1
.names $abc$57740$new_n6688_ cmd_serial_host0.cmd_dat_reg cmd_serial_host0.resp_buff[122] $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[122]
001 1
011 1
110 1
111 1
.names cmd_serial_host0.resp_buff[123] $abc$57740$new_n3249_ $abc$57740$new_n3244_ $abc$57740$new_n2978_ $abc$57740$new_n6691_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1111 1
.names $abc$57740$new_n3199_ $abc$57740$new_n5708_ $abc$57740$new_n5710_ $abc$57740$new_n6694_
001 1
011 1
110 1
111 1
.names $abc$57740$new_n6694_ cmd_serial_host0.cmd_dat_reg cmd_serial_host0.resp_buff[124] $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[124]
001 1
011 1
110 1
111 1
.names $abc$57740$new_n6767_ $abc$57740$new_n5596_ $abc$57740$new_n5127_ cmd_serial_host0.counter[2] $abc$57740$new_n6696_
1110 1
.names cmd_serial_host0.counter[3] cmd_serial_host0.counter[31] $abc$57740$new_n2978_ $abc$57740$new_n6697_
001 1
010 1
011 1
.names $abc$57740$new_n6697_ $abc$57740$new_n6696_ $abc$57740$new_n5715_ cmd_serial_host0.counter[31] $abc$57740$new_n6698_
0010 1
0110 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n6698_ cmd_serial_host0.cmd_dat_reg cmd_serial_host0.resp_buff[125] $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[125]
001 1
011 1
110 1
111 1
.names $abc$57740$new_n5869_ $abc$57740$new_n5868_ $abc$57740$new_n5865_ sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_next[1] $abc$57740$new_n6700_
1000 1
1111 1
.names $abc$57740$new_n6700_ sd_fifo_filler0.generic_fifo_dc_gray1.u0.we $abc$57740$new_n5871_ $abc$57740$new_n5860_ $abc$57740$new_n6701_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1111 1
.names $abc$57740$new_n6701_ $abc$57740$new_n5874_ $abc$57740$new_n5873_ $abc$57740$new_n5872_ $abc$49716$flatten\sd_fifo_filler0.\generic_fifo_dc_gray1.$0\full[0:0]
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1110 1
.names cmd_serial_host0.cmd_buff[36] cmd_serial_host0.resp_buff[124] cmd_serial_host0.resp_buff[125] cmd_serial_host0.cmd_buff[37] $abc$57740$new_n6703_
0000 1
0011 1
1100 1
1111 1
.names cmd_serial_host0.cmd_buff[34] cmd_serial_host0.resp_buff[122] cmd_serial_host0.resp_buff[123] cmd_serial_host0.cmd_buff[35] $abc$57740$new_n6704_
0000 1
0011 1
1100 1
1111 1
.names cmd_serial_host0.cmd_buff[32] cmd_serial_host0.resp_buff[120] cmd_serial_host0.resp_buff[121] cmd_serial_host0.cmd_buff[33] $abc$57740$new_n6705_
0000 1
0011 1
1100 1
1111 1
.names $abc$57740$new_n6705_ $abc$57740$new_n6704_ $abc$57740$new_n6703_ cmd_serial_host0.state[2] $flatten\cmd_serial_host0.$procdff$2358.D
1111 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] $abc$57740$new_n6240_ $abc$57740$new_n6242_ $abc$57740$new_n6715_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$57740$new_n3489_ $abc$57740$new_n3576_ $abc$57740$new_n6231_ $abc$57740$new_n6715_ $abc$57740$new_n6716_
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n3545_ $abc$57740$new_n3461_ $abc$57740$new_n6716_ $abc$57740$new_n3548_ $abc$57740$new_n6717_
1010 1
1011 1
1101 1
1111 1
.names sd_data_serial_host0.crc_c[0] $abc$57740$new_n6358_ $abc$57740$new_n6360_ $abc$57740$new_n6718_
001 1
011 1
110 1
111 1
.names $abc$57740$new_n3940_ $abc$57740$new_n6718_ $abc$57740$new_n3937_ $abc$57740$new_n3934_ $abc$57740$new_n6719_
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names $abc$57740$new_n2823_ $abc$57740$new_n2962_ $abc$57740$new_n6719_ sd_data_serial_host0.crc_c[4] $abc$57740$new_n6720_
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1010 1
1100 1
1110 1
1111 1
.names $abc$57740$new_n6720_ $abc$57740$new_n2860_ sd_data_serial_host0.last_din[0] $abc$57740$new_n2822_ $abc$57740$new_n6721_
1000 1
1010 1
1011 1
.names $abc$57740$new_n4522_ cmd_serial_host0.counter[4] $abc$57740$new_n6784_ $abc$57740$new_n6765_ $abc$57740$new_n6724_
1001 1
1011 1
1110 1
1111 1
.names cmd_serial_host0.counter[3] cmd_serial_host0.counter[4] $abc$57740$new_n6513_ $abc$57740$new_n6724_ $abc$57740$new_n6725_
0010 1
0011 1
0101 1
0111 1
1001 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6725_ cmd_serial_host0.counter[6] cmd_serial_host0.counter[7] $abc$57740$new_n6726_
100 1
.names $abc$57740$new_n6135_ sd_data_serial_host0.transf_cnt[5] $abc$57740$new_n2881_ $abc$57740$new_n6727_
000 1
001 1
101 1
111 1
.names $abc$57740$new_n2885_ sd_data_serial_host0.data_cycles[6] $abc$57740$new_n6727_ sd_data_serial_host0.transf_cnt[6] $abc$57740$new_n6728_
0010 1
0100 1
0110 1
0111 1
1000 1
1010 1
1011 1
1110 1
.names $abc$57740$new_n3061_ $abc$57740$new_n3036_ sd_data_serial_host0.transf_cnt[1] sd_data_serial_host0.data_cycles[1] $abc$57740$new_n6729_
0000 1
0001 1
0010 1
0011 1
0100 1
.names $abc$57740$new_n3064_ $abc$57740$new_n3015_ $abc$57740$new_n3059_ $abc$57740$new_n6729_ $abc$57740$new_n6730_
1000 1
1001 1
1010 1
1011 1
1111 1
.names $abc$57740$new_n3026_ $abc$57740$new_n3024_ $abc$57740$new_n3069_ $abc$57740$new_n3027_ $abc$57740$new_n6731_
0000 1
0001 1
0010 1
0011 1
0100 1
.names $abc$57740$new_n6730_ $abc$57740$new_n3017_ $abc$57740$new_n6731_ $abc$57740$new_n6732_
100 1
101 1
110 1
.names cmd_serial_host0.counter[6] cmd_serial_host0.resp_len[6] $abc$57740$new_n3162_ cmd_serial_host0.counter[7] $abc$57740$new_n6733_
0000 1
0001 1
0011 1
0101 1
0111 1
1100 1
.names cmd_serial_host0.counter[6] $abc$57740$new_n6143_ $abc$57740$new_n6148_ $abc$57740$new_n6147_ $abc$57740$new_n6734_
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n6144_ $abc$57740$new_n6734_ $abc$57740$new_n6733_ $abc$57740$new_n6735_
111 1
.names sd_data_serial_host0.crc_c[0] sd_data_serial_host0.crc_c[2] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[2] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[3] $abc$57740$new_n6736_
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1001 1
1011 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[2] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[6] sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[4] $abc$57740$new_n6737_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6737_ $abc$57740$new_n6736_ $abc$57740$new_n6179_ $abc$57740$new_n6178_ $abc$57740$new_n6738_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names sd_data_serial_host0.crc_c[3] sd_data_serial_host0.last_din[2] $abc$57740$new_n6177_ $abc$57740$new_n6738_ $abc$57740$new_n6739_
0001 1
0011 1
0100 1
0110 1
1000 1
1001 1
1110 1
1111 1
.names sd_data_serial_host0.crc_c[0] sd_data_serial_host0.crc_c[2] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[3] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[2] $abc$57740$new_n6740_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[2] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[7] sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[5] $abc$57740$new_n6741_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6741_ $abc$57740$new_n6740_ $abc$57740$new_n6171_ $abc$57740$new_n6170_ $abc$57740$new_n6742_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
.names sd_data_serial_host0.crc_c[3] sd_data_serial_host0.last_din[1] $abc$57740$new_n6169_ $abc$57740$new_n6742_ $abc$57740$new_n6743_
0001 1
0011 1
0100 1
0110 1
1000 1
1001 1
1110 1
1111 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[11] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[9] $abc$57740$new_n6744_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names sd_data_serial_host0.last_din[3] sd_data_serial_host0.crc_c[3] $abc$57740$new_n6164_ $abc$57740$new_n6788_ $abc$57740$new_n6747_
0000 1
0001 1
0100 1
0110 1
1010 1
1011 1
1101 1
1111 1
.names $abc$57740$new_n6743_ $abc$57740$new_n6739_ $abc$57740$new_n6747_ $abc$57740$new_n6748_
000 1
001 1
010 1
011 1
100 1
101 1
110 1
.names sd_data_serial_host0.data_send_index[2] sd_data_serial_host0.data_send_index[1] $abc$57740$new_n3731_ $abc$57740$new_n3775_ $abc$57740$new_n6750_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n6750_ sd_data_serial_host0.data_send_index[1] $abc$57740$new_n3519_ $abc$57740$new_n3576_ $abc$57740$new_n6751_
0000 1
0010 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.data_send_index[2] sd_data_serial_host0.data_send_index[1] $abc$57740$new_n3745_ $abc$57740$new_n3857_ $abc$57740$new_n6752_
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$57740$new_n6752_ sd_data_serial_host0.data_send_index[1] $abc$57740$new_n3448_ $abc$57740$new_n3632_ $abc$57740$new_n6753_
0000 1
0010 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names sd_data_serial_host0.data_send_index[0] $abc$57740$new_n6751_ $abc$57740$new_n6753_ $abc$57740$new_n6756_
001 1
011 1
110 1
111 1
.names sd_data_serial_host0.bus_4bit_reg $abc$57740$new_n2860_ $abc$57740$new_n6756_ $abc$57740$new_n3632_ $abc$57740$new_n6757_
1010 1
1011 1
1100 1
1110 1
.names $abc$57740$new_n4551_ cmd_serial_host0.cmd_buff[38] $abc$57740$new_n3244_ $abc$57740$new_n6758_
100 1
101 1
110 1
.names $abc$57740$new_n4530_ $abc$57740$new_n6758_ $abc$57740$new_n4549_ $abc$57740$new_n4548_ $abc$57740$new_n6759_
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names $abc$57740$new_n4527_ $abc$57740$new_n6505_ $abc$57740$new_n4529_ $abc$57740$new_n6759_ $abc$57740$new_n6760_
0000 1
0010 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n4485_ $abc$57740$new_n6507_ $abc$57740$new_n4544_ $abc$57740$new_n6760_ $flatten\cmd_serial_host0.$procdff$2364.D
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1111 1
.names cmd_serial_host0.counter[1] cmd_serial_host0.counter[0] cmd_serial_host0.cmd_buff[28] cmd_serial_host0.cmd_buff[31] $abc$57740$new_n6762_
0001 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[24] cmd_serial_host0.cmd_buff[25] $abc$57740$new_n6763_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6763_ cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[26] cmd_serial_host0.cmd_buff[27] $abc$57740$new_n6764_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names cmd_serial_host0.counter[2] $abc$57740$new_n6764_ $abc$57740$new_n4516_ $abc$57740$new_n6762_ $abc$57740$new_n6765_
0011 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names cmd_serial_host0.counter[23] cmd_serial_host0.counter[24] $abc$57740$new_n5054_ $abc$57740$new_n2986_ $abc$57740$new_n6766_
0011 1
1100 1
1101 1
1110 1
.names $abc$57740$new_n6811_ $abc$57740$new_n6548_ $abc$57740$new_n6766_ $abc$57740$new_n5065_ $abc$57740$new_n6767_
1110 1
.names $abc$57740$new_n6767_ $abc$57740$new_n5596_ $abc$57740$new_n3244_ cmd_serial_host0.counter[2] $abc$57740$new_n6773_
1111 1
.names $abc$57740$new_n3199_ cmd_serial_host0.cmd_dat_reg $abc$57740$new_n6773_ $abc$57740$new_n6691_ $abc$57740$new_n6774_
0000 1
0010 1
0100 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n3199_ $abc$57740$new_n5704_ $abc$57740$new_n6774_ cmd_serial_host0.resp_buff[123] $abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[123]
0010 1
0011 1
0110 1
0111 1
1001 1
1011 1
1110 1
1111 1
.names cmd_serial_host0.counter[19] cmd_serial_host0.counter[21] cmd_serial_host0.counter[20] cmd_serial_host0.counter[25] $abc$57740$new_n6776_
0000 1
0001 1
1111 1
.names cmd_serial_host0.counter[24] cmd_serial_host0.counter[25] cmd_serial_host0.counter[18] $abc$57740$new_n2985_ $abc$57740$new_n6777_
0000 1
0001 1
0010 1
0011 1
1100 1
1110 1
1111 1
.names cmd_serial_host0.counter[1] cmd_serial_host0.counter[0] cmd_serial_host0.cmd_buff[16] cmd_serial_host0.cmd_buff[19] $abc$57740$new_n6781_
0001 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names cmd_serial_host0.counter[0] cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[20] cmd_serial_host0.cmd_buff[21] $abc$57740$new_n6782_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6782_ cmd_serial_host0.counter[1] cmd_serial_host0.cmd_buff[22] cmd_serial_host0.cmd_buff[23] $abc$57740$new_n6783_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names cmd_serial_host0.counter[2] $abc$57740$new_n6783_ $abc$57740$new_n4510_ $abc$57740$new_n6781_ $abc$57740$new_n6784_
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names sd_data_serial_host0.crc_c[1] sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[15] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[13] $abc$57740$new_n6785_
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1110 1
1111 1
.names $abc$57740$new_n6785_ sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[14] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[12] $abc$57740$new_n6786_
0001 1
0011 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n6744_ sd_data_serial_host0.crc_c[0] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[8] sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[10] $abc$57740$new_n6787_
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1001 1
1011 1
.names sd_data_serial_host0.crc_c[2] $abc$57740$new_n6786_ $abc$57740$new_n6787_ $abc$57740$new_n6788_
001 1
011 1
110 1
111 1
.names $abc$57740$new_n6777_ $abc$57740$new_n6045_ $abc$57740$new_n6046_ $abc$57740$new_n6048_ $abc$57740$new_n6795_
1110 1
.names $abc$57740$new_n6795_ $abc$57740$new_n6044_ cmd_serial_host0.counter[15] $abc$57740$new_n6036_ $abc$57740$new_n6796_
1000 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names $abc$57740$new_n6796_ $abc$57740$new_n6776_ $abc$57740$new_n6079_ $abc$57740$new_n6073_ $abc$57740$new_n6800_
1100 1
.names $abc$57740$new_n6811_ $abc$57740$new_n6814_ $abc$57740$new_n6059_ cmd_serial_host0.counter[30] $abc$57740$new_n6805_
1101 1
1110 1
.names cmd_serial_host0.counter[28] cmd_serial_host0.counter[29] cmd_serial_host0.counter[31] cmd_serial_host0.counter[30] $abc$57740$new_n6806_
0000 1
1111 1
.names $abc$57740$new_n6806_ $abc$57740$new_n6805_ $abc$57740$new_n6807_
11 1
.names cmd_serial_host0.counter[25] cmd_serial_host0.counter[26] $abc$57740$new_n5065_ $abc$57740$new_n5052_ $abc$57740$new_n6808_
0001 1
0010 1
0011 1
1100 1
.names $abc$57740$new_n6808_ cmd_serial_host0.counter[28] cmd_serial_host0.counter[27] $abc$57740$new_n5052_ $abc$57740$new_n6809_
1000 1
1001 1
1010 1
1011 1
1110 1
.names $abc$57740$new_n6819_ $abc$57740$new_n6809_ $abc$57740$new_n6811_
11 1
.names $abc$57740$new_n6044_ cmd_serial_host0.counter[20] $abc$57740$new_n6056_ cmd_serial_host0.counter[18] $abc$57740$new_n6812_
1010 1
1011 1
1101 1
.names $abc$57740$new_n6812_ cmd_serial_host0.counter[27] cmd_serial_host0.counter[26] $abc$57740$new_n6065_ $abc$57740$new_n6813_
1000 1
1001 1
1100 1
1110 1
.names $abc$57740$new_n6800_ $abc$57740$new_n6813_ cmd_serial_host0.counter[23] $abc$57740$new_n2986_ $abc$57740$new_n6814_
1101 1
1110 1
1111 1
.names $abc$57740$new_n6553_ $abc$57740$new_n5056_ cmd_serial_host0.counter[30] $abc$57740$new_n5061_ $abc$57740$new_n6815_
1001 1
1010 1
1011 1
1100 1
1101 1
1111 1
.names $abc$57740$new_n6823_ cmd_serial_host0.counter[17] cmd_serial_host0.counter[19] cmd_serial_host0.counter[18] $abc$57740$new_n6817_
1000 1
1111 1
.names $abc$57740$new_n5061_ $abc$57740$new_n5055_ cmd_serial_host0.counter[16] cmd_serial_host0.counter[18] $abc$57740$new_n6818_
0011 1
0100 1
1000 1
1110 1
.names $abc$57740$new_n6818_ $abc$57740$new_n6817_ $abc$57740$new_n6815_ $abc$57740$new_n6819_
111 1
.names $abc$57740$new_n5061_ $abc$57740$new_n5056_ cmd_serial_host0.counter[8] cmd_serial_host0.counter[15] $abc$57740$new_n6820_
0011 1
0100 1
1000 1
1110 1
.names cmd_serial_host0.counter[12] cmd_serial_host0.counter[13] cmd_serial_host0.counter[14] cmd_serial_host0.counter[15] $abc$57740$new_n6821_
0000 1
1111 1
.names cmd_serial_host0.counter[9] cmd_serial_host0.counter[11] cmd_serial_host0.counter[10] cmd_serial_host0.counter[15] $abc$57740$new_n6822_
0000 1
1111 1
.names $abc$57740$new_n6822_ $abc$57740$new_n6821_ $abc$57740$new_n6820_ $abc$57740$new_n6823_
111 1
.latch sd_dat_dat_i[0] sd_data_serial_host0.DAT_dat_reg[0] re sd_clk_o_pad 2
.latch sd_dat_dat_i[1] sd_data_serial_host0.DAT_dat_reg[1] re sd_clk_o_pad 2
.latch sd_dat_dat_i[2] sd_data_serial_host0.DAT_dat_reg[2] re sd_clk_o_pad 2
.latch sd_dat_dat_i[3] sd_data_serial_host0.DAT_dat_reg[3] re sd_clk_o_pad 2
.latch $abc$49716$flatten\sd_fifo_filler0.\generic_fifo_dc_gray1.$0\full[0:0] sd_data_master0.tx_fifo_full_i re wb_clk_i 2
.latch $abc$49716$flatten\sd_fifo_filler0.\generic_fifo_dc_gray1.$0\empty[0:0] sd_data_master0.tx_fifo_empty_i re sd_clk_o_pad 2
.latch sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray[0] sd_fifo_filler0.generic_fifo_dc_gray1.rp_s[0] re wb_clk_i 2
.latch sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray[1] sd_fifo_filler0.generic_fifo_dc_gray1.rp_s[1] re wb_clk_i 2
.latch sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray[2] sd_fifo_filler0.generic_fifo_dc_gray1.rp_s[2] re wb_clk_i 2
.latch sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray[3] sd_fifo_filler0.generic_fifo_dc_gray1.rp_s[3] re wb_clk_i 2
.latch sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[4] sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_x[4] re wb_clk_i 2
.latch sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray[0] sd_fifo_filler0.generic_fifo_dc_gray1.wp_s[0] re sd_clk_o_pad 2
.latch sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray[1] sd_fifo_filler0.generic_fifo_dc_gray1.wp_s[1] re sd_clk_o_pad 2
.latch sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray[2] sd_fifo_filler0.generic_fifo_dc_gray1.wp_s[2] re sd_clk_o_pad 2
.latch sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray[3] sd_fifo_filler0.generic_fifo_dc_gray1.wp_s[3] re sd_clk_o_pad 2
.latch sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin[4] sd_fifo_filler0.generic_fifo_dc_gray1.wp_s[4] re sd_clk_o_pad 2
.latch sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[0] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[0] re sd_clk_o_pad 2
.latch sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[1] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[1] re sd_clk_o_pad 2
.latch sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[2] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[2] re sd_clk_o_pad 2
.latch sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[3] sd_fifo_filler0.generic_fifo_dc_gray1.u0.ra[3] re sd_clk_o_pad 2
.latch $abc$49716$flatten\sd_fifo_filler0.\generic_fifo_dc_gray0.$0\full[0:0] sd_data_master0.rx_fifo_full_i re sd_clk_o_pad 2
.latch $abc$49716$flatten\sd_fifo_filler0.\generic_fifo_dc_gray0.$0\empty[0:0] sd_fifo_filler0.generic_fifo_dc_gray0.empty re wb_clk_i 2
.latch sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray[0] sd_fifo_filler0.generic_fifo_dc_gray0.rp_s[0] re sd_clk_o_pad 2
.latch sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray[1] sd_fifo_filler0.generic_fifo_dc_gray0.rp_s[1] re sd_clk_o_pad 2
.latch sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray[2] sd_fifo_filler0.generic_fifo_dc_gray0.rp_s[2] re sd_clk_o_pad 2
.latch sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray[3] sd_fifo_filler0.generic_fifo_dc_gray0.rp_s[3] re sd_clk_o_pad 2
.latch sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[4] sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_x[4] re sd_clk_o_pad 2
.latch sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray[0] sd_fifo_filler0.generic_fifo_dc_gray0.wp_s[0] re wb_clk_i 2
.latch sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray[1] sd_fifo_filler0.generic_fifo_dc_gray0.wp_s[1] re wb_clk_i 2
.latch sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray[2] sd_fifo_filler0.generic_fifo_dc_gray0.wp_s[2] re wb_clk_i 2
.latch sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray[3] sd_fifo_filler0.generic_fifo_dc_gray0.wp_s[3] re wb_clk_i 2
.latch sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin[4] sd_fifo_filler0.generic_fifo_dc_gray0.wp_s[4] re wb_clk_i 2
.latch $flatten\sd_fifo_filler0.\generic_fifo_dc_gray0.$procdff$2304.NEXT_Q sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst_r re sd_clk_o_pad 2
.latch $flatten\sd_fifo_filler0.\generic_fifo_dc_gray0.$procdff$2304.NEXT_Q sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst_r re wb_clk_i 2
.latch sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[0] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[0] re wb_clk_i 2
.latch sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[1] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[1] re wb_clk_i 2
.latch sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[2] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[2] re wb_clk_i 2
.latch sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[3] sd_fifo_filler0.generic_fifo_dc_gray0.u0.ra[3] re wb_clk_i 2
.latch $abc$49716$auto$fsm_map.cc:170:map_fsm$2739[0] sd_cmd_master0.state[0] re sd_clk_o_pad 2
.latch $abc$49716$auto$fsm_map.cc:170:map_fsm$2739[1] sd_cmd_master0.state[1] re sd_clk_o_pad 2
.latch $abc$49716$auto$fsm_map.cc:170:map_fsm$2739[2] sd_cmd_master0.state[2] re sd_clk_o_pad 2
.latch $abc$49716$auto$fsm_map.cc:170:map_fsm$2903[0] sd_data_xfer_trig0.state[0] re sd_clk_o_pad 2
.latch $abc$49716$auto$fsm_map.cc:170:map_fsm$2903[1] sd_data_xfer_trig0.state[1] re sd_clk_o_pad 2
.latch $abc$49716$auto$fsm_map.cc:170:map_fsm$2903[2] sd_data_xfer_trig0.state[2] re sd_clk_o_pad 2
.latch $abc$49716$auto$fsm_map.cc:170:map_fsm$2674[0] cmd_serial_host0.state[0] re sd_clk_o_pad 2
.latch $abc$49716$auto$fsm_map.cc:118:implement_pattern_cache$2687 cmd_serial_host0.state[1] re sd_clk_o_pad 2
.latch $abc$49716$auto$fsm_map.cc:118:implement_pattern_cache$2691 cmd_serial_host0.state[2] re sd_clk_o_pad 2
.latch $abc$49716$auto$fsm_map.cc:170:map_fsm$2674[3] cmd_serial_host0.state[3] re sd_clk_o_pad 2
.latch $abc$49716$auto$fsm_map.cc:170:map_fsm$2674[4] cmd_serial_host0.state[4] re sd_clk_o_pad 2
.latch $abc$49716$auto$fsm_map.cc:170:map_fsm$2674[5] cmd_serial_host0.state[5] re sd_clk_o_pad 2
.latch $abc$49716$auto$fsm_map.cc:118:implement_pattern_cache$2722 cmd_serial_host0.state[6] re sd_clk_o_pad 2
.latch $abc$49716$auto$fsm_map.cc:170:map_fsm$2674[7] cmd_serial_host0.state[7] re sd_clk_o_pad 2
.latch $abc$49716$auto$fsm_map.cc:170:map_fsm$2822[0] sd_data_serial_host0.state[0] re sd_clk_o_pad 2
.latch $abc$49716$auto$fsm_map.cc:170:map_fsm$2822[1] sd_data_serial_host0.state[1] re sd_clk_o_pad 2
.latch $abc$49716$auto$fsm_map.cc:170:map_fsm$2822[2] sd_data_serial_host0.state[2] re sd_clk_o_pad 2
.latch $abc$49716$auto$fsm_map.cc:170:map_fsm$2822[3] sd_data_serial_host0.state[3] re sd_clk_o_pad 2
.latch $abc$49716$auto$fsm_map.cc:170:map_fsm$2822[4] sd_data_serial_host0.state[4] re sd_clk_o_pad 2
.latch $abc$49716$auto$fsm_map.cc:170:map_fsm$2822[5] sd_data_serial_host0.state[5] re sd_clk_o_pad 2
.latch sd_cmd_dat_i cmd_serial_host0.cmd_dat_reg re sd_clk_o_pad 2
.latch $abc$49716$auto$fsm_map.cc:170:map_fsm$2776[0] sd_data_master0.state[0] re sd_clk_o_pad 2
.latch $abc$49716$auto$fsm_map.cc:170:map_fsm$2776[1] sd_data_master0.state[1] re sd_clk_o_pad 2
.latch $abc$49716$auto$fsm_map.cc:170:map_fsm$2776[2] sd_data_master0.state[2] re sd_clk_o_pad 2
.latch $abc$49716$auto$fsm_map.cc:170:map_fsm$2776[3] sd_data_master0.state[3] re sd_clk_o_pad 2
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][0]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][1]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][2]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][3]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][4]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][5]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][6]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][7]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][8]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][9]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][10]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][11]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][12]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][13]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][14]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][15]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][16]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][17]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][18]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][19]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][20]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][21]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][22]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][23]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][24]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][25]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][26]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][27]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][28]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][29]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][30]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[11][0][0]$y$4368 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[11][31]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][0]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][1]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][2]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][3]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][4]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][5]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][6]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][7]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][8]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][9]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][10]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][11]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][12]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][13]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][14]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][15]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][16]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][17]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][18]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][19]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][20]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][21]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][22]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][23]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][24]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][25]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][26]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][27]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][28]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][29]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][30]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[4][0][0]$y$4322 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[4][31]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][0]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][1]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][2]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][3]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][4]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][5]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][6]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][7]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][8]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][9]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][10]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][11]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][12]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][13]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][14]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][15]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][16]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][17]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][18]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][19]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][20]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][21]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][22]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][23]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][24]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][25]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][26]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][27]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][28]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][29]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][30]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[5][0][0]$y$4533 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[5][31]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][0]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][1]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][2]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][3]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][4]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][5]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][6]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][7]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][8]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][9]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][10]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][11]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][12]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][13]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][14]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][15]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][16]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][17]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][18]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][19]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][20]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][21]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][22]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][23]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][24]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][25]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][26]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][27]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][28]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][29]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][30]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[4][0][0]$y$4527 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[4][31]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][0]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][1]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][2]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][3]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][4]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][5]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][6]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][7]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][8]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][9]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][10]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][11]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][12]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][13]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][14]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][15]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][16]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][17]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][18]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][19]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][20]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][21]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][22]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][23]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][24]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][25]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][26]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][27]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][28]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][29]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][30]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[2][0][0]$y$4304 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[2][31]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][0]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][1]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][2]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][3]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][4]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][5]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][6]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][7]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][8]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][9]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][10]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][11]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][12]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][13]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][14]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][15]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][16]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][17]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][18]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][19]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][20]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][21]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][22]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][23]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][24]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][25]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][26]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][27]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][28]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][29]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][30]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[5][0][0]$y$4328 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[5][31]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][0]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][1]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][2]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][3]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][4]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][5]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][6]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][7]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][8]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][9]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][10]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][11]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][12]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][13]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][14]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][15]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][16]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][17]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][18]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][19]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][20]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][21]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][22]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][23]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][24]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][25]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][26]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][27]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][28]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][29]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][30]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[3][0][0]$y$4312 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[3][31]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][0]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][1]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][2]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][3]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][4]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][5]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][6]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][7]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][8]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][9]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][10]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][11]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][12]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][13]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][14]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][15]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][16]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][17]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][18]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][19]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][20]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][21]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][22]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][23]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][24]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][25]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][26]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][27]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][28]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][29]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][30]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[7][0][0]$y$4340 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[7][31]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][0]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][1]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][2]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][3]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][4]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][5]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][6]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][7]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][8]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][9]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][10]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][11]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][12]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][13]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][14]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][15]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][16]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][17]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][18]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][19]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][20]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][21]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][22]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][23]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][24]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][25]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][26]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][27]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][28]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][29]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][30]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[2][0][0]$y$4509 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[2][31]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][0]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][1]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][2]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][3]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][4]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][5]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][6]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][7]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][8]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][9]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][10]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][11]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][12]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][13]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][14]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][15]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][16]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][17]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][18]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][19]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][20]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][21]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][22]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][23]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][24]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][25]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][26]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][27]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][28]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][29]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][30]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[6][0][0]$y$4334 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[6][31]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][0]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][1]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][2]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][3]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][4]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][5]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][6]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][7]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][8]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][9]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][10]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][11]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][12]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][13]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][14]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][15]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][16]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][17]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][18]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][19]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][20]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][21]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][22]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][23]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][24]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][25]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][26]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][27]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][28]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][29]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][30]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[14][0][0]$y$4593 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[14][31]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][0]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][1]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][2]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][3]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][4]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][5]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][6]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][7]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][8]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][9]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][10]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][11]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][12]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][13]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][14]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][15]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][16]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][17]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][18]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][19]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][20]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][21]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][22]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][23]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][24]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][25]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][26]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][27]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][28]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][29]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][30]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[13][0][0]$y$4587 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[13][31]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][0]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][1]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][2]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][3]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][4]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][5]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][6]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][7]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][8]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][9]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][10]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][11]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][12]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][13]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][14]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][15]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][16]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][17]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][18]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][19]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][20]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][21]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][22]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][23]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][24]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][25]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][26]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][27]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][28]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][29]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][30]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[12][0][0]$y$4581 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[12][31]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][0]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][1]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][2]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][3]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][4]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][5]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][6]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][7]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][8]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][9]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][10]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][11]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][12]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][13]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][14]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][15]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][16]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][17]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][18]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][19]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][20]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][21]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][22]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][23]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][24]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][25]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][26]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][27]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][28]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][29]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][30]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[11][0][0]$y$4573 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[11][31]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][0]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][1]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][2]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][3]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][4]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][5]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][6]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][7]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][8]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][9]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][10]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][11]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][12]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][13]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][14]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][15]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][16]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][17]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][18]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][19]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][20]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][21]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][22]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][23]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][24]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][25]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][26]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][27]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][28]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][29]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][30]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[10][0][0]$y$4567 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[10][31]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][0]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][1]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][2]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][3]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][4]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][5]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][6]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][7]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][8]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][9]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][10]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][11]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][12]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][13]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][14]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][15]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][16]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][17]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][18]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][19]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][20]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][21]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][22]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][23]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][24]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][25]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][26]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][27]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][28]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][29]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][30]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[0][0][0]$y$4489 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[0][31]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][0]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][1]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][2]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][3]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][4]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][5]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][6]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][7]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][8]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][9]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][10]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][11]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][12]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][13]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][14]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][15]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][16]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][17]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][18]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][19]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][20]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][21]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][22]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][23]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][24]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][25]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][26]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][27]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][28]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][29]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][30]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[8][0][0]$y$4555 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[8][31]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][0]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][1]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][2]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][3]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][4]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][5]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][6]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][7]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][8]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][9]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][10]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][11]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][12]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][13]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][14]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][15]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][16]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][17]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][18]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][19]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][20]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][21]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][22]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][23]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][24]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][25]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][26]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][27]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][28]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][29]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][30]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[7][0][0]$y$4545 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[7][31]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][0]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][1]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][2]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][3]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][4]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][5]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][6]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][7]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][8]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][9]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][10]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][11]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][12]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][13]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][14]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][15]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][16]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][17]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][18]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][19]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][20]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][21]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][22]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][23]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][24]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][25]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][26]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][27]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][28]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][29]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][30]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[6][0][0]$y$4539 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[6][31]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][0]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][1]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][2]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][3]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][4]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][5]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][6]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][7]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][8]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][9]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][10]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][11]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][12]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][13]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][14]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][15]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][16]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][17]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][18]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][19]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][20]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][21]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][22]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][23]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][24]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][25]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][26]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][27]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][28]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][29]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][30]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[3][0][0]$y$4517 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[3][31]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][0]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][1]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][2]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][3]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][4]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][5]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][6]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][7]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][8]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][9]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][10]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][11]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][12]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][13]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][14]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][15]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][16]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][17]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][18]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][19]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][20]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][21]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][22]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][23]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][24]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][25]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][26]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][27]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][28]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][29]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][30]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[15][0][0]$y$4394 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[15][31]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][0]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][1]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][2]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][3]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][4]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][5]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][6]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][7]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][8]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][9]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][10]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][11]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][12]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][13]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][14]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][15]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][16]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][17]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][18]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][19]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][20]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][21]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][22]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][23]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][24]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][25]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][26]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][27]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][28]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][29]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][30]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[8][0][0]$y$4350 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[8][31]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][0]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][1]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][2]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][3]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][4]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][5]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][6]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][7]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][8]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][9]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][10]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][11]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][12]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][13]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][14]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][15]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][16]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][17]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][18]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][19]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][20]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][21]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][22]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][23]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][24]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][25]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][26]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][27]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][28]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][29]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][30]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[10][0][0]$y$4362 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[10][31]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][0]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][1]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][2]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][3]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][4]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][5]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][6]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][7]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][8]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][9]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][10]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][11]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][12]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][13]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][14]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][15]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][16]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][17]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][18]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][19]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][20]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][21]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][22]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][23]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][24]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][25]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][26]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][27]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][28]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][29]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][30]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[12][0][0]$y$4376 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[12][31]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][0]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][1]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][2]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][3]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][4]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][5]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][6]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][7]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][8]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][9]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][10]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][11]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][12]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][13]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][14]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][15]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][16]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][17]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][18]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][19]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][20]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][21]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][22]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][23]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][24]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][25]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][26]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][27]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][28]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][29]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][30]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[13][0][0]$y$4382 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[13][31]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][0]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][1]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][2]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][3]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][4]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][5]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][6]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][7]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][8]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][9]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][10]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][11]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][12]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][13]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][14]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][15]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][16]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][17]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][18]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][19]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][20]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][21]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][22]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][23]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][24]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][25]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][26]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][27]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][28]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][29]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][30]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[14][0][0]$y$4388 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[14][31]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][0]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][1]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][2]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][3]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][4]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][5]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][6]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][7]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][8]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][9]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][10]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][11]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][12]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][13]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][14]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][15]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][16]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][17]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][18]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][19]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][20]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][21]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][22]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][23]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][24]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][25]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][26]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][27]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][28]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][29]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][30]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[0][0][0]$y$4284 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[0][31]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][0]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][1]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][2]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][3]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][4]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][5]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][6]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][7]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][8]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][9]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][10]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][11]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][12]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][13]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][14]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][15]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][16]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][17]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][18]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][19]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][20]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][21]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][22]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][23]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][24]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][25]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][26]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][27]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][28]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][29]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][30]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[1][0][0]$y$4499 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[1][31]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][0]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][1]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][2]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][3]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][4]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][5]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][6]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][7]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][8]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][9]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][10]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][11]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][12]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][13]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][14]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][15]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][16]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][17]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][18]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][19]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][20]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][21]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][22]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][23]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][24]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][25]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][26]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][27]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][28]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][29]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][30]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[1][0][0]$y$4294 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[1][31]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][0]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][1]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][2]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][3]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][4]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][5]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][6]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][7]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][8]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][9]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][10]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][11]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][12]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][13]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][14]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][15]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][16]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][17]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][18]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][19]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][20]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][21]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][22]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][23]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][24]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][25]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][26]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][27]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][28]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][29]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][30]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[15][0][0]$y$4599 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[15][31]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][0]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][1]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][2]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][3]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][4]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][5]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][6]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][7]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][8]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][9]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][10]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][11]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][12]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][13]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][14]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][15]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][16]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][17]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][18]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][19]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][20]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][21]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][22]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][23]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][24]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][25]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][26]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][27]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][28]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][29]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][30]
.subckt $_DFFE_PP_ C=sd_clk_o_pad D=sd_data_serial_host0.data_out[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem$wren[9][0][0]$y$4356 Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.mem[9][31]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[0] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][0]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[1] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][1]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[2] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][2]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[3] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][3]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[4] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][4]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[5] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][5]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[6] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][6]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[7] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][7]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[8] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][8]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[9] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][9]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[10] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][10]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[11] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][11]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[12] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][12]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[13] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][13]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[14] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][14]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[15] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][15]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[16] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][16]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[17] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][17]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[18] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][18]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[19] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][19]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[20] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][20]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[21] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][21]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[22] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][22]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[23] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][23]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[24] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][24]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[25] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][25]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[26] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][26]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[27] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][27]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[28] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][28]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[29] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][29]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[30] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][30]
.subckt $_DFFE_PP_ C=wb_clk_i D=m_wb_dat_i[31] E=$abc$49716$memory\sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem$wren[9][0][0]$y$4561 Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.mem[9][31]
.subckt $_SDFF_PP0_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.S[7] Q=cmd_int_rst_edge.sig R=$abc$49716$auto$opt_dff.cc:276:combine_resets$3248
.subckt $_SDFF_PP0_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.S[3] Q=data_int_rst_edge.sig R=$abc$49716$auto$opt_dff.cc:276:combine_resets$3248
.subckt $_SDFF_PP1_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2313.D Q=sd_fifo_filler0.fifo_rd_ack R=sd_cmd_master0.rst
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=timeout_reg_cross.sync_clk_b[0][0] Q=sd_cmd_master0.timeout_i[0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=timeout_reg_cross.sync_clk_b[0][1] Q=sd_cmd_master0.timeout_i[1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=timeout_reg_cross.sync_clk_b[0][2] Q=sd_cmd_master0.timeout_i[2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=timeout_reg_cross.sync_clk_b[0][3] Q=sd_cmd_master0.timeout_i[3] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=timeout_reg_cross.sync_clk_b[0][4] Q=sd_cmd_master0.timeout_i[4] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=timeout_reg_cross.sync_clk_b[0][5] Q=sd_cmd_master0.timeout_i[5] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=timeout_reg_cross.sync_clk_b[0][6] Q=sd_cmd_master0.timeout_i[6] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=timeout_reg_cross.sync_clk_b[0][7] Q=sd_cmd_master0.timeout_i[7] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=timeout_reg_cross.sync_clk_b[0][8] Q=sd_cmd_master0.timeout_i[8] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=timeout_reg_cross.sync_clk_b[0][9] Q=sd_cmd_master0.timeout_i[9] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=timeout_reg_cross.sync_clk_b[0][10] Q=sd_cmd_master0.timeout_i[10] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=timeout_reg_cross.sync_clk_b[0][11] Q=sd_cmd_master0.timeout_i[11] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=timeout_reg_cross.sync_clk_b[0][12] Q=sd_cmd_master0.timeout_i[12] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=timeout_reg_cross.sync_clk_b[0][13] Q=sd_cmd_master0.timeout_i[13] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=timeout_reg_cross.sync_clk_b[0][14] Q=sd_cmd_master0.timeout_i[14] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=timeout_reg_cross.sync_clk_b[0][15] Q=sd_cmd_master0.timeout_i[15] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=$flatten\cmd_start_cross.$procdff$2316.D Q=cmd_start_cross.toggle_clk_a R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.sync_clk_b[0][8] Q=response_3_reg_cross.out[8] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.sync_clk_b[0][9] Q=response_3_reg_cross.out[9] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.sync_clk_b[0][10] Q=response_3_reg_cross.out[10] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.sync_clk_b[0][11] Q=response_3_reg_cross.out[11] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.sync_clk_b[0][12] Q=response_3_reg_cross.out[12] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.sync_clk_b[0][13] Q=response_3_reg_cross.out[13] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.sync_clk_b[0][14] Q=response_3_reg_cross.out[14] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.sync_clk_b[0][15] Q=response_3_reg_cross.out[15] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.sync_clk_b[0][16] Q=response_3_reg_cross.out[16] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.sync_clk_b[0][17] Q=response_3_reg_cross.out[17] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.sync_clk_b[0][18] Q=response_3_reg_cross.out[18] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.sync_clk_b[0][19] Q=response_3_reg_cross.out[19] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.sync_clk_b[0][20] Q=response_3_reg_cross.out[20] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.sync_clk_b[0][21] Q=response_3_reg_cross.out[21] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.sync_clk_b[0][22] Q=response_3_reg_cross.out[22] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.sync_clk_b[0][23] Q=response_3_reg_cross.out[23] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.sync_clk_b[0][24] Q=response_3_reg_cross.out[24] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.sync_clk_b[0][25] Q=response_3_reg_cross.out[25] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.sync_clk_b[0][26] Q=response_3_reg_cross.out[26] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.sync_clk_b[0][27] Q=response_3_reg_cross.out[27] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.sync_clk_b[0][28] Q=response_3_reg_cross.out[28] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.sync_clk_b[0][29] Q=response_3_reg_cross.out[29] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.sync_clk_b[0][30] Q=response_3_reg_cross.out[30] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.sync_clk_b[0][31] Q=response_3_reg_cross.out[31] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=$flatten\data_int_rst_cross.$procdff$2316.D Q=data_int_rst_cross.toggle_clk_a R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=$flatten\cmd_int_rst_cross.$procdff$2316.D Q=cmd_int_rst_cross.toggle_clk_a R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=cmd_int_status_reg_cross.sync_clk_b[0][0] Q=cmd_int_status_reg_cross.out[0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=cmd_int_status_reg_cross.sync_clk_b[0][1] Q=cmd_int_status_reg_cross.out[1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=cmd_int_status_reg_cross.sync_clk_b[0][2] Q=cmd_int_status_reg_cross.out[2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=cmd_int_status_reg_cross.sync_clk_b[0][3] Q=cmd_int_status_reg_cross.out[3] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=cmd_int_status_reg_cross.sync_clk_b[0][4] Q=cmd_int_status_reg_cross.out[4] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=cmd_start_cross.toggle_clk_a Q=cmd_start_cross.sync_clk_b[0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=cmd_start_cross.sync_clk_b[0] Q=cmd_start_cross.sync_clk_b[1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=cmd_start_cross.sync_clk_b[1] Q=cmd_start_cross.sync_clk_b[2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=controll_setting_reg_cross.sync_clk_b[0][0] Q=sd_data_serial_host0.bus_4bit R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=data_int_rst_cross.toggle_clk_a Q=data_int_rst_cross.sync_clk_b[0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=data_int_rst_cross.sync_clk_b[0] Q=data_int_rst_cross.sync_clk_b[1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=data_int_rst_cross.sync_clk_b[1] Q=data_int_rst_cross.sync_clk_b[2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_i_pad D=clock_divider_reg_cross.sync_clk_b[0][0] Q=clock_divider0.DIVIDER[0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_i_pad D=clock_divider_reg_cross.sync_clk_b[0][1] Q=clock_divider0.DIVIDER[1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_i_pad D=clock_divider_reg_cross.sync_clk_b[0][2] Q=clock_divider0.DIVIDER[2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_i_pad D=clock_divider_reg_cross.sync_clk_b[0][3] Q=clock_divider0.DIVIDER[3] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_i_pad D=clock_divider_reg_cross.sync_clk_b[0][4] Q=clock_divider0.DIVIDER[4] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_i_pad D=clock_divider_reg_cross.sync_clk_b[0][5] Q=clock_divider0.DIVIDER[5] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_i_pad D=clock_divider_reg_cross.sync_clk_b[0][6] Q=clock_divider0.DIVIDER[6] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_i_pad D=clock_divider_reg_cross.sync_clk_b[0][7] Q=clock_divider0.DIVIDER[7] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=cmd_int_rst_cross.toggle_clk_a Q=cmd_int_rst_cross.sync_clk_b[0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=cmd_int_rst_cross.sync_clk_b[0] Q=cmd_int_rst_cross.sync_clk_b[1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=cmd_int_rst_cross.sync_clk_b[1] Q=cmd_int_rst_cross.sync_clk_b[2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[0] Q=argument_reg_cross.sync_clk_b[0][0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[1] Q=argument_reg_cross.sync_clk_b[0][1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[2] Q=argument_reg_cross.sync_clk_b[0][2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[3] Q=argument_reg_cross.sync_clk_b[0][3] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[4] Q=argument_reg_cross.sync_clk_b[0][4] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[5] Q=argument_reg_cross.sync_clk_b[0][5] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[6] Q=argument_reg_cross.sync_clk_b[0][6] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[7] Q=argument_reg_cross.sync_clk_b[0][7] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[8] Q=argument_reg_cross.sync_clk_b[0][8] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[9] Q=argument_reg_cross.sync_clk_b[0][9] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[10] Q=argument_reg_cross.sync_clk_b[0][10] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[11] Q=argument_reg_cross.sync_clk_b[0][11] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[12] Q=argument_reg_cross.sync_clk_b[0][12] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[13] Q=argument_reg_cross.sync_clk_b[0][13] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[14] Q=argument_reg_cross.sync_clk_b[0][14] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[15] Q=argument_reg_cross.sync_clk_b[0][15] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[16] Q=argument_reg_cross.sync_clk_b[0][16] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[17] Q=argument_reg_cross.sync_clk_b[0][17] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[18] Q=argument_reg_cross.sync_clk_b[0][18] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[19] Q=argument_reg_cross.sync_clk_b[0][19] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[20] Q=argument_reg_cross.sync_clk_b[0][20] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[21] Q=argument_reg_cross.sync_clk_b[0][21] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[22] Q=argument_reg_cross.sync_clk_b[0][22] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[23] Q=argument_reg_cross.sync_clk_b[0][23] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[24] Q=argument_reg_cross.sync_clk_b[0][24] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[25] Q=argument_reg_cross.sync_clk_b[0][25] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[26] Q=argument_reg_cross.sync_clk_b[0][26] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[27] Q=argument_reg_cross.sync_clk_b[0][27] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[28] Q=argument_reg_cross.sync_clk_b[0][28] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[29] Q=argument_reg_cross.sync_clk_b[0][29] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[30] Q=argument_reg_cross.sync_clk_b[0][30] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.in[31] Q=argument_reg_cross.sync_clk_b[0][31] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.in[0] Q=command_reg_cross.sync_clk_b[0][0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.in[1] Q=command_reg_cross.sync_clk_b[0][1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.in[2] Q=command_reg_cross.sync_clk_b[0][2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.in[3] Q=command_reg_cross.sync_clk_b[0][3] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.in[4] Q=command_reg_cross.sync_clk_b[0][4] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.in[5] Q=command_reg_cross.sync_clk_b[0][5] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.in[6] Q=command_reg_cross.sync_clk_b[0][6] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.in[8] Q=command_reg_cross.sync_clk_b[0][8] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.in[9] Q=command_reg_cross.sync_clk_b[0][9] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.in[10] Q=command_reg_cross.sync_clk_b[0][10] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.in[11] Q=command_reg_cross.sync_clk_b[0][11] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.in[12] Q=command_reg_cross.sync_clk_b[0][12] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.in[13] Q=command_reg_cross.sync_clk_b[0][13] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=cmd_start_edge.sig Q=cmd_start_edge.sig_reg[0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=cmd_start_edge.sig_reg[0] Q=cmd_start_edge.sig_reg[1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[0] Q=response_0_reg_cross.sync_clk_b[0][0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[1] Q=response_0_reg_cross.sync_clk_b[0][1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[2] Q=response_0_reg_cross.sync_clk_b[0][2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[3] Q=response_0_reg_cross.sync_clk_b[0][3] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[4] Q=response_0_reg_cross.sync_clk_b[0][4] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[5] Q=response_0_reg_cross.sync_clk_b[0][5] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[6] Q=response_0_reg_cross.sync_clk_b[0][6] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[7] Q=response_0_reg_cross.sync_clk_b[0][7] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[8] Q=response_0_reg_cross.sync_clk_b[0][8] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[9] Q=response_0_reg_cross.sync_clk_b[0][9] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[10] Q=response_0_reg_cross.sync_clk_b[0][10] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[11] Q=response_0_reg_cross.sync_clk_b[0][11] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[12] Q=response_0_reg_cross.sync_clk_b[0][12] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[13] Q=response_0_reg_cross.sync_clk_b[0][13] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[14] Q=response_0_reg_cross.sync_clk_b[0][14] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[15] Q=response_0_reg_cross.sync_clk_b[0][15] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[16] Q=response_0_reg_cross.sync_clk_b[0][16] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[17] Q=response_0_reg_cross.sync_clk_b[0][17] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[18] Q=response_0_reg_cross.sync_clk_b[0][18] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[19] Q=response_0_reg_cross.sync_clk_b[0][19] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[20] Q=response_0_reg_cross.sync_clk_b[0][20] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[21] Q=response_0_reg_cross.sync_clk_b[0][21] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[22] Q=response_0_reg_cross.sync_clk_b[0][22] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[23] Q=response_0_reg_cross.sync_clk_b[0][23] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[24] Q=response_0_reg_cross.sync_clk_b[0][24] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[25] Q=response_0_reg_cross.sync_clk_b[0][25] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[26] Q=response_0_reg_cross.sync_clk_b[0][26] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[27] Q=response_0_reg_cross.sync_clk_b[0][27] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[28] Q=response_0_reg_cross.sync_clk_b[0][28] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[29] Q=response_0_reg_cross.sync_clk_b[0][29] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[30] Q=response_0_reg_cross.sync_clk_b[0][30] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.in[31] Q=response_0_reg_cross.sync_clk_b[0][31] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][0] Q=dma_addr_reg_cross.out[0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][1] Q=dma_addr_reg_cross.out[1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][2] Q=dma_addr_reg_cross.out[2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][3] Q=dma_addr_reg_cross.out[3] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][4] Q=dma_addr_reg_cross.out[4] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][5] Q=dma_addr_reg_cross.out[5] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][6] Q=dma_addr_reg_cross.out[6] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][7] Q=dma_addr_reg_cross.out[7] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][8] Q=dma_addr_reg_cross.out[8] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][9] Q=dma_addr_reg_cross.out[9] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][10] Q=dma_addr_reg_cross.out[10] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][11] Q=dma_addr_reg_cross.out[11] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][12] Q=dma_addr_reg_cross.out[12] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][13] Q=dma_addr_reg_cross.out[13] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][14] Q=dma_addr_reg_cross.out[14] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][15] Q=dma_addr_reg_cross.out[15] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][16] Q=dma_addr_reg_cross.out[16] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][17] Q=dma_addr_reg_cross.out[17] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][18] Q=dma_addr_reg_cross.out[18] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][19] Q=dma_addr_reg_cross.out[19] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][20] Q=dma_addr_reg_cross.out[20] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][21] Q=dma_addr_reg_cross.out[21] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][22] Q=dma_addr_reg_cross.out[22] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][23] Q=dma_addr_reg_cross.out[23] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][24] Q=dma_addr_reg_cross.out[24] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][25] Q=dma_addr_reg_cross.out[25] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][26] Q=dma_addr_reg_cross.out[26] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][27] Q=dma_addr_reg_cross.out[27] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][28] Q=dma_addr_reg_cross.out[28] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][29] Q=dma_addr_reg_cross.out[29] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][30] Q=dma_addr_reg_cross.out[30] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.sync_clk_b[0][31] Q=dma_addr_reg_cross.out[31] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[0] Q=response_1_reg_cross.sync_clk_b[0][0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[1] Q=response_1_reg_cross.sync_clk_b[0][1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[2] Q=response_1_reg_cross.sync_clk_b[0][2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[3] Q=response_1_reg_cross.sync_clk_b[0][3] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[4] Q=response_1_reg_cross.sync_clk_b[0][4] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[5] Q=response_1_reg_cross.sync_clk_b[0][5] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[6] Q=response_1_reg_cross.sync_clk_b[0][6] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[7] Q=response_1_reg_cross.sync_clk_b[0][7] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[8] Q=response_1_reg_cross.sync_clk_b[0][8] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[9] Q=response_1_reg_cross.sync_clk_b[0][9] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[10] Q=response_1_reg_cross.sync_clk_b[0][10] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[11] Q=response_1_reg_cross.sync_clk_b[0][11] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[12] Q=response_1_reg_cross.sync_clk_b[0][12] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[13] Q=response_1_reg_cross.sync_clk_b[0][13] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[14] Q=response_1_reg_cross.sync_clk_b[0][14] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[15] Q=response_1_reg_cross.sync_clk_b[0][15] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[16] Q=response_1_reg_cross.sync_clk_b[0][16] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[17] Q=response_1_reg_cross.sync_clk_b[0][17] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[18] Q=response_1_reg_cross.sync_clk_b[0][18] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[19] Q=response_1_reg_cross.sync_clk_b[0][19] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[20] Q=response_1_reg_cross.sync_clk_b[0][20] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[21] Q=response_1_reg_cross.sync_clk_b[0][21] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[22] Q=response_1_reg_cross.sync_clk_b[0][22] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[23] Q=response_1_reg_cross.sync_clk_b[0][23] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[24] Q=response_1_reg_cross.sync_clk_b[0][24] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[25] Q=response_1_reg_cross.sync_clk_b[0][25] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[26] Q=response_1_reg_cross.sync_clk_b[0][26] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[27] Q=response_1_reg_cross.sync_clk_b[0][27] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[28] Q=response_1_reg_cross.sync_clk_b[0][28] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[29] Q=response_1_reg_cross.sync_clk_b[0][29] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[30] Q=response_1_reg_cross.sync_clk_b[0][30] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.in[31] Q=response_1_reg_cross.sync_clk_b[0][31] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][0] Q=response_0_reg_cross.out[0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][1] Q=response_0_reg_cross.out[1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][2] Q=response_0_reg_cross.out[2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][3] Q=response_0_reg_cross.out[3] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][4] Q=response_0_reg_cross.out[4] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][5] Q=response_0_reg_cross.out[5] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][6] Q=response_0_reg_cross.out[6] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][7] Q=response_0_reg_cross.out[7] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][8] Q=response_0_reg_cross.out[8] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][9] Q=response_0_reg_cross.out[9] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][10] Q=response_0_reg_cross.out[10] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][11] Q=response_0_reg_cross.out[11] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][12] Q=response_0_reg_cross.out[12] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][13] Q=response_0_reg_cross.out[13] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][14] Q=response_0_reg_cross.out[14] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][15] Q=response_0_reg_cross.out[15] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][16] Q=response_0_reg_cross.out[16] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][17] Q=response_0_reg_cross.out[17] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][18] Q=response_0_reg_cross.out[18] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][19] Q=response_0_reg_cross.out[19] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][20] Q=response_0_reg_cross.out[20] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][21] Q=response_0_reg_cross.out[21] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][22] Q=response_0_reg_cross.out[22] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][23] Q=response_0_reg_cross.out[23] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][24] Q=response_0_reg_cross.out[24] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][25] Q=response_0_reg_cross.out[25] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][26] Q=response_0_reg_cross.out[26] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][27] Q=response_0_reg_cross.out[27] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][28] Q=response_0_reg_cross.out[28] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][29] Q=response_0_reg_cross.out[29] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][30] Q=response_0_reg_cross.out[30] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_0_reg_cross.sync_clk_b[0][31] Q=response_0_reg_cross.out[31] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[0] Q=response_2_reg_cross.sync_clk_b[0][0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[1] Q=response_2_reg_cross.sync_clk_b[0][1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[2] Q=response_2_reg_cross.sync_clk_b[0][2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[3] Q=response_2_reg_cross.sync_clk_b[0][3] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[4] Q=response_2_reg_cross.sync_clk_b[0][4] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[5] Q=response_2_reg_cross.sync_clk_b[0][5] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[6] Q=response_2_reg_cross.sync_clk_b[0][6] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[7] Q=response_2_reg_cross.sync_clk_b[0][7] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[8] Q=response_2_reg_cross.sync_clk_b[0][8] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[9] Q=response_2_reg_cross.sync_clk_b[0][9] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[10] Q=response_2_reg_cross.sync_clk_b[0][10] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[11] Q=response_2_reg_cross.sync_clk_b[0][11] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[12] Q=response_2_reg_cross.sync_clk_b[0][12] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[13] Q=response_2_reg_cross.sync_clk_b[0][13] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[14] Q=response_2_reg_cross.sync_clk_b[0][14] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[15] Q=response_2_reg_cross.sync_clk_b[0][15] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[16] Q=response_2_reg_cross.sync_clk_b[0][16] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[17] Q=response_2_reg_cross.sync_clk_b[0][17] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[18] Q=response_2_reg_cross.sync_clk_b[0][18] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[19] Q=response_2_reg_cross.sync_clk_b[0][19] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[20] Q=response_2_reg_cross.sync_clk_b[0][20] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[21] Q=response_2_reg_cross.sync_clk_b[0][21] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[22] Q=response_2_reg_cross.sync_clk_b[0][22] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[23] Q=response_2_reg_cross.sync_clk_b[0][23] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[24] Q=response_2_reg_cross.sync_clk_b[0][24] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[25] Q=response_2_reg_cross.sync_clk_b[0][25] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[26] Q=response_2_reg_cross.sync_clk_b[0][26] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[27] Q=response_2_reg_cross.sync_clk_b[0][27] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[28] Q=response_2_reg_cross.sync_clk_b[0][28] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[29] Q=response_2_reg_cross.sync_clk_b[0][29] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[30] Q=response_2_reg_cross.sync_clk_b[0][30] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.in[31] Q=response_2_reg_cross.sync_clk_b[0][31] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][0] Q=response_1_reg_cross.out[0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][1] Q=response_1_reg_cross.out[1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][2] Q=response_1_reg_cross.out[2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][3] Q=response_1_reg_cross.out[3] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][4] Q=response_1_reg_cross.out[4] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][5] Q=response_1_reg_cross.out[5] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][6] Q=response_1_reg_cross.out[6] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][7] Q=response_1_reg_cross.out[7] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][8] Q=response_1_reg_cross.out[8] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][9] Q=response_1_reg_cross.out[9] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][10] Q=response_1_reg_cross.out[10] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][11] Q=response_1_reg_cross.out[11] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][12] Q=response_1_reg_cross.out[12] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][13] Q=response_1_reg_cross.out[13] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][14] Q=response_1_reg_cross.out[14] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][15] Q=response_1_reg_cross.out[15] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][16] Q=response_1_reg_cross.out[16] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][17] Q=response_1_reg_cross.out[17] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][18] Q=response_1_reg_cross.out[18] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][19] Q=response_1_reg_cross.out[19] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][20] Q=response_1_reg_cross.out[20] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][21] Q=response_1_reg_cross.out[21] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][22] Q=response_1_reg_cross.out[22] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][23] Q=response_1_reg_cross.out[23] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][24] Q=response_1_reg_cross.out[24] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][25] Q=response_1_reg_cross.out[25] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][26] Q=response_1_reg_cross.out[26] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][27] Q=response_1_reg_cross.out[27] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][28] Q=response_1_reg_cross.out[28] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][29] Q=response_1_reg_cross.out[29] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][30] Q=response_1_reg_cross.out[30] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_1_reg_cross.sync_clk_b[0][31] Q=response_1_reg_cross.out[31] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.in[8] Q=response_3_reg_cross.sync_clk_b[0][8] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.in[9] Q=response_3_reg_cross.sync_clk_b[0][9] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.in[10] Q=response_3_reg_cross.sync_clk_b[0][10] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.in[11] Q=response_3_reg_cross.sync_clk_b[0][11] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.in[12] Q=response_3_reg_cross.sync_clk_b[0][12] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.in[13] Q=response_3_reg_cross.sync_clk_b[0][13] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.in[14] Q=response_3_reg_cross.sync_clk_b[0][14] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.in[15] Q=response_3_reg_cross.sync_clk_b[0][15] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.in[16] Q=response_3_reg_cross.sync_clk_b[0][16] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.in[17] Q=response_3_reg_cross.sync_clk_b[0][17] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.in[18] Q=response_3_reg_cross.sync_clk_b[0][18] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.in[19] Q=response_3_reg_cross.sync_clk_b[0][19] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.in[20] Q=response_3_reg_cross.sync_clk_b[0][20] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.in[21] Q=response_3_reg_cross.sync_clk_b[0][21] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.in[22] Q=response_3_reg_cross.sync_clk_b[0][22] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.in[23] Q=response_3_reg_cross.sync_clk_b[0][23] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.in[24] Q=response_3_reg_cross.sync_clk_b[0][24] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.in[25] Q=response_3_reg_cross.sync_clk_b[0][25] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.in[26] Q=response_3_reg_cross.sync_clk_b[0][26] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.in[27] Q=response_3_reg_cross.sync_clk_b[0][27] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.in[28] Q=response_3_reg_cross.sync_clk_b[0][28] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.in[29] Q=response_3_reg_cross.sync_clk_b[0][29] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.in[30] Q=response_3_reg_cross.sync_clk_b[0][30] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_3_reg_cross.in[31] Q=response_3_reg_cross.sync_clk_b[0][31] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][0] Q=response_2_reg_cross.out[0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][1] Q=response_2_reg_cross.out[1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][2] Q=response_2_reg_cross.out[2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][3] Q=response_2_reg_cross.out[3] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][4] Q=response_2_reg_cross.out[4] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][5] Q=response_2_reg_cross.out[5] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][6] Q=response_2_reg_cross.out[6] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][7] Q=response_2_reg_cross.out[7] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][8] Q=response_2_reg_cross.out[8] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][9] Q=response_2_reg_cross.out[9] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][10] Q=response_2_reg_cross.out[10] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][11] Q=response_2_reg_cross.out[11] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][12] Q=response_2_reg_cross.out[12] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][13] Q=response_2_reg_cross.out[13] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][14] Q=response_2_reg_cross.out[14] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][15] Q=response_2_reg_cross.out[15] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][16] Q=response_2_reg_cross.out[16] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][17] Q=response_2_reg_cross.out[17] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][18] Q=response_2_reg_cross.out[18] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][19] Q=response_2_reg_cross.out[19] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][20] Q=response_2_reg_cross.out[20] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][21] Q=response_2_reg_cross.out[21] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][22] Q=response_2_reg_cross.out[22] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][23] Q=response_2_reg_cross.out[23] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][24] Q=response_2_reg_cross.out[24] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][25] Q=response_2_reg_cross.out[25] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][26] Q=response_2_reg_cross.out[26] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][27] Q=response_2_reg_cross.out[27] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][28] Q=response_2_reg_cross.out[28] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][29] Q=response_2_reg_cross.out[29] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][30] Q=response_2_reg_cross.out[30] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=response_2_reg_cross.sync_clk_b[0][31] Q=response_2_reg_cross.out[31] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=sd_controller_wb0.software_reset_reg Q=software_reset_reg_cross.sync_clk_b[0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=sd_fifo_filler0.fifo_rd Q=sd_fifo_filler0.fifo_rd_reg R=sd_cmd_master0.rst
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=sd_controller_wb0.timeout_reg[0] Q=timeout_reg_cross.sync_clk_b[0][0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=sd_controller_wb0.timeout_reg[1] Q=timeout_reg_cross.sync_clk_b[0][1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=sd_controller_wb0.timeout_reg[2] Q=timeout_reg_cross.sync_clk_b[0][2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=sd_controller_wb0.timeout_reg[3] Q=timeout_reg_cross.sync_clk_b[0][3] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=sd_controller_wb0.timeout_reg[4] Q=timeout_reg_cross.sync_clk_b[0][4] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=sd_controller_wb0.timeout_reg[5] Q=timeout_reg_cross.sync_clk_b[0][5] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=sd_controller_wb0.timeout_reg[6] Q=timeout_reg_cross.sync_clk_b[0][6] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=sd_controller_wb0.timeout_reg[7] Q=timeout_reg_cross.sync_clk_b[0][7] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=sd_controller_wb0.timeout_reg[8] Q=timeout_reg_cross.sync_clk_b[0][8] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=sd_controller_wb0.timeout_reg[9] Q=timeout_reg_cross.sync_clk_b[0][9] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=sd_controller_wb0.timeout_reg[10] Q=timeout_reg_cross.sync_clk_b[0][10] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=sd_controller_wb0.timeout_reg[11] Q=timeout_reg_cross.sync_clk_b[0][11] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=sd_controller_wb0.timeout_reg[12] Q=timeout_reg_cross.sync_clk_b[0][12] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=sd_controller_wb0.timeout_reg[13] Q=timeout_reg_cross.sync_clk_b[0][13] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=sd_controller_wb0.timeout_reg[14] Q=timeout_reg_cross.sync_clk_b[0][14] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=sd_controller_wb0.timeout_reg[15] Q=timeout_reg_cross.sync_clk_b[0][15] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=software_reset_reg_cross.sync_clk_b[0] Q=software_reset_reg_cross.out R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_size_reg_cross.in[0] Q=block_size_reg_cross.sync_clk_b[0][0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_size_reg_cross.in[1] Q=block_size_reg_cross.sync_clk_b[0][1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_size_reg_cross.in[2] Q=block_size_reg_cross.sync_clk_b[0][2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_size_reg_cross.in[3] Q=block_size_reg_cross.sync_clk_b[0][3] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_size_reg_cross.in[4] Q=block_size_reg_cross.sync_clk_b[0][4] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_size_reg_cross.in[5] Q=block_size_reg_cross.sync_clk_b[0][5] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_size_reg_cross.in[6] Q=block_size_reg_cross.sync_clk_b[0][6] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_size_reg_cross.in[7] Q=block_size_reg_cross.sync_clk_b[0][7] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_size_reg_cross.in[8] Q=block_size_reg_cross.sync_clk_b[0][8] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_size_reg_cross.in[9] Q=block_size_reg_cross.sync_clk_b[0][9] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_size_reg_cross.in[10] Q=block_size_reg_cross.sync_clk_b[0][10] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_size_reg_cross.in[11] Q=block_size_reg_cross.sync_clk_b[0][11] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.sync_clk_b[0][0] Q=block_count_reg_cross.out[0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.sync_clk_b[0][1] Q=block_count_reg_cross.out[1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.sync_clk_b[0][2] Q=block_count_reg_cross.out[2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.sync_clk_b[0][3] Q=block_count_reg_cross.out[3] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.sync_clk_b[0][4] Q=block_count_reg_cross.out[4] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.sync_clk_b[0][5] Q=block_count_reg_cross.out[5] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.sync_clk_b[0][6] Q=block_count_reg_cross.out[6] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.sync_clk_b[0][7] Q=block_count_reg_cross.out[7] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.sync_clk_b[0][8] Q=block_count_reg_cross.out[8] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.sync_clk_b[0][9] Q=block_count_reg_cross.out[9] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.sync_clk_b[0][10] Q=block_count_reg_cross.out[10] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.sync_clk_b[0][11] Q=block_count_reg_cross.out[11] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.sync_clk_b[0][12] Q=block_count_reg_cross.out[12] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.sync_clk_b[0][13] Q=block_count_reg_cross.out[13] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.sync_clk_b[0][14] Q=block_count_reg_cross.out[14] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.sync_clk_b[0][15] Q=block_count_reg_cross.out[15] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=controll_setting_reg_cross.in[0] Q=controll_setting_reg_cross.sync_clk_b[0][0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.sync_clk_b[0][0] Q=command_reg_cross.out[0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.sync_clk_b[0][1] Q=command_reg_cross.out[1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.sync_clk_b[0][2] Q=command_reg_cross.out[2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.sync_clk_b[0][3] Q=command_reg_cross.out[3] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.sync_clk_b[0][4] Q=command_reg_cross.out[4] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.sync_clk_b[0][5] Q=command_reg_cross.out[5] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.sync_clk_b[0][6] Q=command_reg_cross.out[6] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.sync_clk_b[0][8] Q=command_reg_cross.out[8] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.sync_clk_b[0][9] Q=command_reg_cross.out[9] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.sync_clk_b[0][10] Q=command_reg_cross.out[10] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.sync_clk_b[0][11] Q=command_reg_cross.out[11] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.sync_clk_b[0][12] Q=command_reg_cross.out[12] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=command_reg_cross.sync_clk_b[0][13] Q=command_reg_cross.out[13] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=cmd_int_status_reg_cross.in[0] Q=cmd_int_status_reg_cross.sync_clk_b[0][0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=cmd_int_status_reg_cross.in[1] Q=cmd_int_status_reg_cross.sync_clk_b[0][1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=cmd_int_rst_edge.sig Q=cmd_int_rst_edge.sig_reg[0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=cmd_int_rst_edge.sig_reg[0] Q=cmd_int_rst_edge.sig_reg[1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_i_pad D=clock_divider_reg_cross.in[0] Q=clock_divider_reg_cross.sync_clk_b[0][0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_i_pad D=clock_divider_reg_cross.in[1] Q=clock_divider_reg_cross.sync_clk_b[0][1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_i_pad D=clock_divider_reg_cross.in[2] Q=clock_divider_reg_cross.sync_clk_b[0][2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_i_pad D=clock_divider_reg_cross.in[3] Q=clock_divider_reg_cross.sync_clk_b[0][3] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_i_pad D=clock_divider_reg_cross.in[4] Q=clock_divider_reg_cross.sync_clk_b[0][4] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_i_pad D=clock_divider_reg_cross.in[5] Q=clock_divider_reg_cross.sync_clk_b[0][5] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_i_pad D=clock_divider_reg_cross.in[6] Q=clock_divider_reg_cross.sync_clk_b[0][6] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_i_pad D=clock_divider_reg_cross.in[7] Q=clock_divider_reg_cross.sync_clk_b[0][7] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.in[0] Q=block_count_reg_cross.sync_clk_b[0][0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.in[1] Q=block_count_reg_cross.sync_clk_b[0][1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.in[2] Q=block_count_reg_cross.sync_clk_b[0][2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.in[3] Q=block_count_reg_cross.sync_clk_b[0][3] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.in[4] Q=block_count_reg_cross.sync_clk_b[0][4] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.in[5] Q=block_count_reg_cross.sync_clk_b[0][5] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.in[6] Q=block_count_reg_cross.sync_clk_b[0][6] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.in[7] Q=block_count_reg_cross.sync_clk_b[0][7] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.in[8] Q=block_count_reg_cross.sync_clk_b[0][8] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.in[9] Q=block_count_reg_cross.sync_clk_b[0][9] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.in[10] Q=block_count_reg_cross.sync_clk_b[0][10] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.in[11] Q=block_count_reg_cross.sync_clk_b[0][11] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.in[12] Q=block_count_reg_cross.sync_clk_b[0][12] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.in[13] Q=block_count_reg_cross.sync_clk_b[0][13] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.in[14] Q=block_count_reg_cross.sync_clk_b[0][14] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_count_reg_cross.in[15] Q=block_count_reg_cross.sync_clk_b[0][15] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][0] Q=argument_reg_cross.out[0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][1] Q=argument_reg_cross.out[1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][2] Q=argument_reg_cross.out[2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][3] Q=argument_reg_cross.out[3] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][4] Q=argument_reg_cross.out[4] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][5] Q=argument_reg_cross.out[5] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][6] Q=argument_reg_cross.out[6] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][7] Q=argument_reg_cross.out[7] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][8] Q=argument_reg_cross.out[8] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][9] Q=argument_reg_cross.out[9] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][10] Q=argument_reg_cross.out[10] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][11] Q=argument_reg_cross.out[11] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][12] Q=argument_reg_cross.out[12] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][13] Q=argument_reg_cross.out[13] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][14] Q=argument_reg_cross.out[14] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][15] Q=argument_reg_cross.out[15] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][16] Q=argument_reg_cross.out[16] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][17] Q=argument_reg_cross.out[17] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][18] Q=argument_reg_cross.out[18] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][19] Q=argument_reg_cross.out[19] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][20] Q=argument_reg_cross.out[20] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][21] Q=argument_reg_cross.out[21] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][22] Q=argument_reg_cross.out[22] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][23] Q=argument_reg_cross.out[23] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][24] Q=argument_reg_cross.out[24] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][25] Q=argument_reg_cross.out[25] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][26] Q=argument_reg_cross.out[26] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][27] Q=argument_reg_cross.out[27] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][28] Q=argument_reg_cross.out[28] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][29] Q=argument_reg_cross.out[29] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][30] Q=argument_reg_cross.out[30] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=argument_reg_cross.sync_clk_b[0][31] Q=argument_reg_cross.out[31] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_i_pad D=$auto$alumacc.cc:485:replace_alu$3788.X[0] Q=clock_divider0.ClockDiv[0] R=$abc$49716$auto$opt_dff.cc:276:combine_resets$3560
.subckt $_SDFF_PP0_ C=sd_clk_i_pad D=$auto$alumacc.cc:485:replace_alu$3788.Y[1] Q=clock_divider0.ClockDiv[1] R=$abc$49716$auto$opt_dff.cc:276:combine_resets$3560
.subckt $_SDFF_PP0_ C=sd_clk_i_pad D=$auto$alumacc.cc:485:replace_alu$3788.Y[2] Q=clock_divider0.ClockDiv[2] R=$abc$49716$auto$opt_dff.cc:276:combine_resets$3560
.subckt $_SDFF_PP0_ C=sd_clk_i_pad D=$auto$alumacc.cc:485:replace_alu$3788.Y[3] Q=clock_divider0.ClockDiv[3] R=$abc$49716$auto$opt_dff.cc:276:combine_resets$3560
.subckt $_SDFF_PP0_ C=sd_clk_i_pad D=$auto$alumacc.cc:485:replace_alu$3788.Y[4] Q=clock_divider0.ClockDiv[4] R=$abc$49716$auto$opt_dff.cc:276:combine_resets$3560
.subckt $_SDFF_PP0_ C=sd_clk_i_pad D=$auto$alumacc.cc:485:replace_alu$3788.Y[5] Q=clock_divider0.ClockDiv[5] R=$abc$49716$auto$opt_dff.cc:276:combine_resets$3560
.subckt $_SDFF_PP0_ C=sd_clk_i_pad D=$auto$alumacc.cc:485:replace_alu$3788.Y[6] Q=clock_divider0.ClockDiv[6] R=$abc$49716$auto$opt_dff.cc:276:combine_resets$3560
.subckt $_SDFF_PP0_ C=sd_clk_i_pad D=$auto$alumacc.cc:485:replace_alu$3788.Y[7] Q=clock_divider0.ClockDiv[7] R=$abc$49716$auto$opt_dff.cc:276:combine_resets$3560
.subckt $_SDFF_PP0_ C=wb_clk_i D=sd_cmd_master0.int_status_reg[2] Q=cmd_int_status_reg_cross.sync_clk_b[0][2] R=$abc$49716$auto$opt_dff.cc:276:combine_resets$3550
.subckt $_SDFF_PP0_ C=wb_clk_i D=sd_cmd_master0.int_status_reg[3] Q=cmd_int_status_reg_cross.sync_clk_b[0][3] R=$abc$49716$auto$opt_dff.cc:276:combine_resets$3550
.subckt $_SDFF_PP0_ C=wb_clk_i D=sd_cmd_master0.int_status_reg[4] Q=cmd_int_status_reg_cross.sync_clk_b[0][4] R=$abc$49716$auto$opt_dff.cc:276:combine_resets$3550
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[0] Q=dma_addr_reg_cross.sync_clk_b[0][0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[1] Q=dma_addr_reg_cross.sync_clk_b[0][1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[2] Q=dma_addr_reg_cross.sync_clk_b[0][2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[3] Q=dma_addr_reg_cross.sync_clk_b[0][3] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[4] Q=dma_addr_reg_cross.sync_clk_b[0][4] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[5] Q=dma_addr_reg_cross.sync_clk_b[0][5] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[6] Q=dma_addr_reg_cross.sync_clk_b[0][6] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[7] Q=dma_addr_reg_cross.sync_clk_b[0][7] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[8] Q=dma_addr_reg_cross.sync_clk_b[0][8] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[9] Q=dma_addr_reg_cross.sync_clk_b[0][9] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[10] Q=dma_addr_reg_cross.sync_clk_b[0][10] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[11] Q=dma_addr_reg_cross.sync_clk_b[0][11] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[12] Q=dma_addr_reg_cross.sync_clk_b[0][12] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[13] Q=dma_addr_reg_cross.sync_clk_b[0][13] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[14] Q=dma_addr_reg_cross.sync_clk_b[0][14] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[15] Q=dma_addr_reg_cross.sync_clk_b[0][15] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[16] Q=dma_addr_reg_cross.sync_clk_b[0][16] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[17] Q=dma_addr_reg_cross.sync_clk_b[0][17] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[18] Q=dma_addr_reg_cross.sync_clk_b[0][18] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[19] Q=dma_addr_reg_cross.sync_clk_b[0][19] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[20] Q=dma_addr_reg_cross.sync_clk_b[0][20] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[21] Q=dma_addr_reg_cross.sync_clk_b[0][21] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[22] Q=dma_addr_reg_cross.sync_clk_b[0][22] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[23] Q=dma_addr_reg_cross.sync_clk_b[0][23] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[24] Q=dma_addr_reg_cross.sync_clk_b[0][24] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[25] Q=dma_addr_reg_cross.sync_clk_b[0][25] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[26] Q=dma_addr_reg_cross.sync_clk_b[0][26] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[27] Q=dma_addr_reg_cross.sync_clk_b[0][27] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[28] Q=dma_addr_reg_cross.sync_clk_b[0][28] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[29] Q=dma_addr_reg_cross.sync_clk_b[0][29] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[30] Q=dma_addr_reg_cross.sync_clk_b[0][30] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=dma_addr_reg_cross.in[31] Q=dma_addr_reg_cross.sync_clk_b[0][31] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=data_int_status_reg_cross.sync_clk_b[0][0] Q=data_int_status_reg_cross.out[0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=data_int_status_reg_cross.sync_clk_b[0][1] Q=data_int_status_reg_cross.out[1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=data_int_status_reg_cross.sync_clk_b[0][2] Q=data_int_status_reg_cross.out[2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=data_int_status_reg_cross.in[0] Q=data_int_status_reg_cross.sync_clk_b[0][0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=data_int_status_reg_cross.in[1] Q=data_int_status_reg_cross.sync_clk_b[0][1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=data_int_status_reg_cross.in[2] Q=data_int_status_reg_cross.sync_clk_b[0][2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=data_int_rst_edge.sig Q=data_int_rst_edge.sig_reg[0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=data_int_rst_edge.sig_reg[0] Q=data_int_rst_edge.sig_reg[1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_size_reg_cross.sync_clk_b[0][0] Q=block_size_reg_cross.out[0] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_size_reg_cross.sync_clk_b[0][1] Q=block_size_reg_cross.out[1] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_size_reg_cross.sync_clk_b[0][2] Q=block_size_reg_cross.out[2] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_size_reg_cross.sync_clk_b[0][3] Q=block_size_reg_cross.out[3] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_size_reg_cross.sync_clk_b[0][4] Q=block_size_reg_cross.out[4] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_size_reg_cross.sync_clk_b[0][5] Q=block_size_reg_cross.out[5] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_size_reg_cross.sync_clk_b[0][6] Q=block_size_reg_cross.out[6] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_size_reg_cross.sync_clk_b[0][7] Q=block_size_reg_cross.out[7] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_size_reg_cross.sync_clk_b[0][8] Q=block_size_reg_cross.out[8] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_size_reg_cross.sync_clk_b[0][9] Q=block_size_reg_cross.out[9] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_size_reg_cross.sync_clk_b[0][10] Q=block_size_reg_cross.out[10] R=wb_rst_i
.subckt $_SDFF_PP0_ C=sd_clk_o_pad D=block_size_reg_cross.sync_clk_b[0][11] Q=block_size_reg_cross.out[11] R=wb_rst_i
.subckt $_SDFF_PP0_ C=wb_clk_i D=$abc$49716$flatten\sd_controller_wb0.$procmux$1121_CMP Q=cmd_start_edge.sig R=$abc$49716$auto$opt_dff.cc:276:combine_resets$3248
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2414.D[0] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3001 Q=sd_data_serial_host0.crc_s[0] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2414.D[1] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3001 Q=sd_data_serial_host0.crc_s[1] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2414.D[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3001 Q=sd_data_serial_host0.crc_s[2] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2415.D[0] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$2993 Q=sd_data_serial_host0.data_send_index[0] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2415.D[1] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$2993 Q=sd_data_serial_host0.data_send_index[1] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2415.D[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$2993 Q=sd_data_serial_host0.data_send_index[2] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2415.D[3] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$2993 Q=sd_data_serial_host0.data_send_index[3] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2415.D[4] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$2993 Q=sd_data_serial_host0.data_send_index[4] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP1P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2405.D E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3101 Q=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2406.D[0] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3083 Q=sd_data_serial_host0.transf_cnt[0] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2406.D[1] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3083 Q=sd_data_serial_host0.transf_cnt[1] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2406.D[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3083 Q=sd_data_serial_host0.transf_cnt[2] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2406.D[3] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3083 Q=sd_data_serial_host0.transf_cnt[3] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2406.D[4] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3083 Q=sd_data_serial_host0.transf_cnt[4] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2406.D[5] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3083 Q=sd_data_serial_host0.transf_cnt[5] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2406.D[6] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3083 Q=sd_data_serial_host0.transf_cnt[6] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2406.D[7] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3083 Q=sd_data_serial_host0.transf_cnt[7] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2406.D[8] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3083 Q=sd_data_serial_host0.transf_cnt[8] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2406.D[9] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3083 Q=sd_data_serial_host0.transf_cnt[9] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2406.D[10] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3083 Q=sd_data_serial_host0.transf_cnt[10] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2406.D[11] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3083 Q=sd_data_serial_host0.transf_cnt[11] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2406.D[12] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3083 Q=sd_data_serial_host0.transf_cnt[12] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2406.D[13] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3083 Q=sd_data_serial_host0.transf_cnt[13] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2406.D[14] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3083 Q=sd_data_serial_host0.transf_cnt[14] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2406.D[15] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3083 Q=sd_data_serial_host0.transf_cnt[15] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.inv E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[0] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[0] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[1] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[1] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[2] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[2] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[3] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[3] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[4] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\sd_data_serial_host0.\CRC_16_gen[3].CRC_16_i.$xor$sd_crc_16.v:33$282_Y E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[5] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[5] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[6] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[6] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[7] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[7] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[8] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[8] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[9] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[9] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[10] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[10] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[11] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\sd_data_serial_host0.\CRC_16_gen[3].CRC_16_i.$xor$sd_crc_16.v:26$281_Y E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[12] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[12] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[13] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[13] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[14] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[14] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.CRC[15] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.inv E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[0] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[0] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[1] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[1] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[2] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[2] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[3] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[3] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[4] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\sd_data_serial_host0.\CRC_16_gen[2].CRC_16_i.$xor$sd_crc_16.v:33$282_Y E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[5] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[5] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[6] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[6] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[7] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[7] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[8] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[8] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[9] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[9] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[10] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[10] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[11] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\sd_data_serial_host0.\CRC_16_gen[2].CRC_16_i.$xor$sd_crc_16.v:26$281_Y E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[12] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[12] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[13] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[13] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[14] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[14] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.CRC[15] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.inv E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[0] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[0] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[1] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[1] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[2] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[2] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[3] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[3] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[4] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\sd_data_serial_host0.\CRC_16_gen[1].CRC_16_i.$xor$sd_crc_16.v:33$282_Y E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[5] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[5] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[6] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[6] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[7] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[7] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[8] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[8] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[9] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[9] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[10] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[10] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[11] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\sd_data_serial_host0.\CRC_16_gen[1].CRC_16_i.$xor$sd_crc_16.v:26$281_Y E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[12] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[12] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[13] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[13] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[14] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[14] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.CRC[15] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.inv E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[0] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[0] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[1] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[1] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[2] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[2] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[3] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[3] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[4] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\sd_data_serial_host0.\CRC_16_gen[0].CRC_16_i.$xor$sd_crc_16.v:33$282_Y E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[5] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[5] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[6] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[6] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[7] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[7] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[8] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[8] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[9] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[9] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[10] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[10] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[11] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\sd_data_serial_host0.\CRC_16_gen[0].CRC_16_i.$xor$sd_crc_16.v:26$281_Y E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[12] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[12] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[13] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[13] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[14] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[14] E=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE Q=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CRC[15] R=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_serial_host0.bus_4bit E=sd_data_serial_host0.state[0] Q=sd_data_serial_host0.bus_4bit_reg R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[1] E=sd_data_serial_host0.state[0] Q=sd_data_serial_host0.data_cycles[1] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[2] E=sd_data_serial_host0.state[0] Q=sd_data_serial_host0.data_cycles[2] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[3] E=sd_data_serial_host0.state[0] Q=sd_data_serial_host0.data_cycles[3] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[4] E=sd_data_serial_host0.state[0] Q=sd_data_serial_host0.data_cycles[4] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[5] E=sd_data_serial_host0.state[0] Q=sd_data_serial_host0.data_cycles[5] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[6] E=sd_data_serial_host0.state[0] Q=sd_data_serial_host0.data_cycles[6] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[7] E=sd_data_serial_host0.state[0] Q=sd_data_serial_host0.data_cycles[7] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[8] E=sd_data_serial_host0.state[0] Q=sd_data_serial_host0.data_cycles[8] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[9] E=sd_data_serial_host0.state[0] Q=sd_data_serial_host0.data_cycles[9] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[10] E=sd_data_serial_host0.state[0] Q=sd_data_serial_host0.data_cycles[10] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[11] E=sd_data_serial_host0.state[0] Q=sd_data_serial_host0.data_cycles[11] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[12] E=sd_data_serial_host0.state[0] Q=sd_data_serial_host0.data_cycles[12] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[13] E=sd_data_serial_host0.state[0] Q=sd_data_serial_host0.data_cycles[13] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\sd_data_serial_host0.$ternary$sd_data_serial_host.v:213$83_Y[14] E=sd_data_serial_host0.state[0] Q=sd_data_serial_host0.data_cycles[14] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[0] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[0] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[1] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[1] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[2] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[2] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[3] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[3] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[4] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[4] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[5] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[5] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[6] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[6] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[7] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[7] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[8] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[8] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[9] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[9] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[10] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[10] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[11] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[11] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[12] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[12] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[13] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[13] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[14] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[14] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[15] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[15] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[16] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[16] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[17] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[17] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[18] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[18] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[19] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[19] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[20] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[20] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[21] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[21] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[22] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[22] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[23] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[23] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[24] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[24] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[25] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[25] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[26] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[26] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[27] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[27] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[28] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[28] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[29] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[29] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[30] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[30] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$auto$opt_share.cc:219:merge_operators$4602[31] E=$flatten\sd_data_serial_host0.$procmux$2161.B_AND_S[0] Q=sd_data_serial_host0.data_out[31] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2395.D E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2991 Q=sd_data_serial_host0.rd R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_master0.state[1] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3183 Q=sd_data_master0.trans_done R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_master0.state[3] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3187 Q=sd_data_master0.start_tx_fifo_o R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$true E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3199 Q=data_int_status_reg_cross.in[1] R=$abc$49716$auto$opt_dff.cc:276:combine_resets$3190
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$true E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3206 Q=data_int_status_reg_cross.in[0] R=$abc$49716$auto$opt_dff.cc:276:combine_resets$3190
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_master0.$procdff$2390.D E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3187 Q=sd_data_master0.start_rx_fifo_o R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_master0.$procdff$2388.D E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3225 Q=sd_data_master0.d_read_o R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_master0.$procdff$2387.D E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3233 Q=sd_data_master0.d_write_o R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[0] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[0] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[1] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[1] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[2] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[3] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[3] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[4] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[4] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[5] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[5] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[6] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[6] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[7] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[7] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[8] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[8] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[9] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[9] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[10] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[10] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[11] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[11] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[12] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[12] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[13] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[13] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[14] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[14] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[15] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[15] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[16] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[16] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[17] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[17] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[18] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[18] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[19] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[19] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[20] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[20] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[21] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[21] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[22] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[22] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[23] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[23] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[24] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[24] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[25] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[25] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[26] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[26] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[27] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[27] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[28] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[28] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[29] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[29] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[30] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[30] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[31] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3237 Q=dma_addr_reg_cross.in[31] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[0] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3241 Q=block_count_reg_cross.in[0] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[1] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3241 Q=block_count_reg_cross.in[1] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3241 Q=block_count_reg_cross.in[2] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[3] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3241 Q=block_count_reg_cross.in[3] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[4] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3241 Q=block_count_reg_cross.in[4] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[5] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3241 Q=block_count_reg_cross.in[5] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[6] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3241 Q=block_count_reg_cross.in[6] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[7] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3241 Q=block_count_reg_cross.in[7] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[8] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3241 Q=block_count_reg_cross.in[8] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[9] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3241 Q=block_count_reg_cross.in[9] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[10] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3241 Q=block_count_reg_cross.in[10] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[11] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3241 Q=block_count_reg_cross.in[11] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[12] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3241 Q=block_count_reg_cross.in[12] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[13] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3241 Q=block_count_reg_cross.in[13] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[14] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3241 Q=block_count_reg_cross.in[14] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[15] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3241 Q=block_count_reg_cross.in[15] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2399.D[0] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3149 Q=sd_dat_out_o[0] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2399.D[1] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3149 Q=sd_dat_out_o[1] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2399.D[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3149 Q=sd_dat_out_o[2] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2399.D[3] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3149 Q=sd_dat_out_o[3] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[0] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3259 Q=data_int_enable_reg_cross.in[0] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[1] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3259 Q=data_int_enable_reg_cross.in[1] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3259 Q=data_int_enable_reg_cross.in[2] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2398.D E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3157 Q=sd_dat_oe_o R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[0] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3263 Q=clock_divider_reg_cross.in[0] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[1] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3263 Q=clock_divider_reg_cross.in[1] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3263 Q=clock_divider_reg_cross.in[2] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[3] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3263 Q=clock_divider_reg_cross.in[3] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[4] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3263 Q=clock_divider_reg_cross.in[4] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[5] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3263 Q=clock_divider_reg_cross.in[5] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[6] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3263 Q=clock_divider_reg_cross.in[6] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[7] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3263 Q=clock_divider_reg_cross.in[7] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[0] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3267 Q=cmd_int_enable_reg_cross.in[0] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[1] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3267 Q=cmd_int_enable_reg_cross.in[1] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3267 Q=cmd_int_enable_reg_cross.in[2] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[3] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3267 Q=cmd_int_enable_reg_cross.in[3] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[4] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3267 Q=cmd_int_enable_reg_cross.in[4] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2397.D E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3165 Q=sd_data_serial_host0.we R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$false E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$4189 Q=sd_fifo_filler0.offset[1] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2404.D E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3115 Q=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.ENABLE R=sd_cmd_master0.rst
.subckt $_SDFFE_PN0P_ C=sd_clk_o_pad D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_next[0] E=sd_data_serial_host0.rd Q=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray[0] R=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst
.subckt $_SDFFE_PN0P_ C=sd_clk_o_pad D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_next[1] E=sd_data_serial_host0.rd Q=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray[1] R=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst
.subckt $_SDFFE_PN0P_ C=sd_clk_o_pad D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_next[2] E=sd_data_serial_host0.rd Q=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray[2] R=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst
.subckt $_SDFFE_PN0P_ C=sd_clk_o_pad D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_next[3] E=sd_data_serial_host0.rd Q=sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray[3] R=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst
.subckt $_SDFFE_PN0P_ C=sd_clk_o_pad D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_next[0] E=sd_data_serial_host0.rd Q=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[0] R=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst
.subckt $_SDFFE_PN0P_ C=sd_clk_o_pad D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_next[1] E=sd_data_serial_host0.rd Q=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[1] R=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst
.subckt $_SDFFE_PN0P_ C=sd_clk_o_pad D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_next[2] E=sd_data_serial_host0.rd Q=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[2] R=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst
.subckt $_SDFFE_PN0P_ C=sd_clk_o_pad D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_next[3] E=sd_data_serial_host0.rd Q=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[3] R=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst
.subckt $_SDFFE_PN0P_ C=sd_clk_o_pad D=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_next[4] E=sd_data_serial_host0.rd Q=sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[4] R=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst
.subckt $_SDFFE_PN0P_ C=wb_clk_i D=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray_next[0] E=sd_fifo_filler0.generic_fifo_dc_gray1.u0.we Q=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray[0] R=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst
.subckt $_SDFFE_PN0P_ C=wb_clk_i D=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray_next[1] E=sd_fifo_filler0.generic_fifo_dc_gray1.u0.we Q=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray[1] R=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst
.subckt $_SDFFE_PN0P_ C=wb_clk_i D=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray_next[2] E=sd_fifo_filler0.generic_fifo_dc_gray1.u0.we Q=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray[2] R=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst
.subckt $_SDFFE_PN0P_ C=wb_clk_i D=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray_next[3] E=sd_fifo_filler0.generic_fifo_dc_gray1.u0.we Q=sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray[3] R=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst
.subckt $_SDFFE_PN0P_ C=wb_clk_i D=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_next[0] E=sd_fifo_filler0.generic_fifo_dc_gray1.u0.we Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[0] R=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst
.subckt $_SDFFE_PN0P_ C=wb_clk_i D=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_next[1] E=sd_fifo_filler0.generic_fifo_dc_gray1.u0.we Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[1] R=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst
.subckt $_SDFFE_PN0P_ C=wb_clk_i D=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_next[2] E=sd_fifo_filler0.generic_fifo_dc_gray1.u0.we Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[2] R=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst
.subckt $_SDFFE_PN0P_ C=wb_clk_i D=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_next[3] E=sd_fifo_filler0.generic_fifo_dc_gray1.u0.we Q=sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[3] R=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst
.subckt $_SDFFE_PN0P_ C=wb_clk_i D=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_next[4] E=sd_fifo_filler0.generic_fifo_dc_gray1.u0.we Q=sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin[4] R=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2403.D[0] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3125 Q=sd_data_serial_host0.CRC_16_gen[0].CRC_16_i.BITVAL R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2403.D[1] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3125 Q=sd_data_serial_host0.CRC_16_gen[1].CRC_16_i.BITVAL R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2403.D[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3125 Q=sd_data_serial_host0.CRC_16_gen[2].CRC_16_i.BITVAL R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2403.D[3] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3125 Q=sd_data_serial_host0.CRC_16_gen[3].CRC_16_i.BITVAL R=sd_cmd_master0.rst
.subckt $_SDFFE_PN0P_ C=wb_clk_i D=$true E=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst_r Q=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst R=$flatten\sd_fifo_filler0.\generic_fifo_dc_gray0.$procdff$2304.NEXT_Q
.subckt $_SDFFE_PN0P_ C=sd_clk_o_pad D=$true E=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst_r Q=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst R=$flatten\sd_fifo_filler0.\generic_fifo_dc_gray0.$procdff$2304.NEXT_Q
.subckt $_SDFFE_PN0P_ C=wb_clk_i D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray_next[0] E=sd_fifo_filler0.generic_fifo_dc_gray0.re Q=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray[0] R=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst
.subckt $_SDFFE_PN0P_ C=wb_clk_i D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray_next[1] E=sd_fifo_filler0.generic_fifo_dc_gray0.re Q=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray[1] R=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst
.subckt $_SDFFE_PN0P_ C=wb_clk_i D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray_next[2] E=sd_fifo_filler0.generic_fifo_dc_gray0.re Q=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray[2] R=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst
.subckt $_SDFFE_PN0P_ C=wb_clk_i D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray_next[3] E=sd_fifo_filler0.generic_fifo_dc_gray0.re Q=sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray[3] R=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst
.subckt $_SDFFE_PN0P_ C=wb_clk_i D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_next[0] E=sd_fifo_filler0.generic_fifo_dc_gray0.re Q=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[0] R=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst
.subckt $_SDFFE_PN0P_ C=wb_clk_i D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_next[1] E=sd_fifo_filler0.generic_fifo_dc_gray0.re Q=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[1] R=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst
.subckt $_SDFFE_PN0P_ C=wb_clk_i D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_next[2] E=sd_fifo_filler0.generic_fifo_dc_gray0.re Q=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[2] R=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst
.subckt $_SDFFE_PN0P_ C=wb_clk_i D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_next[3] E=sd_fifo_filler0.generic_fifo_dc_gray0.re Q=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[3] R=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst
.subckt $_SDFFE_PN0P_ C=wb_clk_i D=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_next[4] E=sd_fifo_filler0.generic_fifo_dc_gray0.re Q=sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[4] R=sd_fifo_filler0.generic_fifo_dc_gray0.rd_rst
.subckt $_SDFFE_PN0P_ C=sd_clk_o_pad D=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_next[0] E=sd_data_serial_host0.we Q=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray[0] R=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst
.subckt $_SDFFE_PN0P_ C=sd_clk_o_pad D=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_next[1] E=sd_data_serial_host0.we Q=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray[1] R=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst
.subckt $_SDFFE_PN0P_ C=sd_clk_o_pad D=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_next[2] E=sd_data_serial_host0.we Q=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray[2] R=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst
.subckt $_SDFFE_PN0P_ C=sd_clk_o_pad D=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_next[3] E=sd_data_serial_host0.we Q=sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray[3] R=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst
.subckt $_SDFFE_PN0P_ C=sd_clk_o_pad D=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_next[0] E=sd_data_serial_host0.we Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[0] R=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst
.subckt $_SDFFE_PN0P_ C=sd_clk_o_pad D=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_next[1] E=sd_data_serial_host0.we Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[1] R=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst
.subckt $_SDFFE_PN0P_ C=sd_clk_o_pad D=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_next[2] E=sd_data_serial_host0.we Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[2] R=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst
.subckt $_SDFFE_PN0P_ C=sd_clk_o_pad D=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_next[3] E=sd_data_serial_host0.we Q=sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[3] R=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst
.subckt $_SDFFE_PN0P_ C=sd_clk_o_pad D=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_next[4] E=sd_data_serial_host0.we Q=sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin[4] R=sd_fifo_filler0.generic_fifo_dc_gray0.wr_rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_data_xfer_trig0.r_w_i E=sd_data_xfer_trig0.state[0] Q=sd_data_xfer_trig0.r_w_reg R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_xfer_trig0.$procdff$2382.D E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2973 Q=sd_data_master0.start_rx_i R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0N_ C=wb_clk_i D=$abc$49716$flatten\sd_controller_wb0.$and$sd_controller_wb.v:161$431_Y E=$abc$49716$new_n3410_ Q=wb_ack_o R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[0] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[0] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[1] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[1] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[2] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[3] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[3] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[4] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[4] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[5] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[5] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[6] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[6] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[7] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[7] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[8] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[8] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[9] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[9] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[10] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[10] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[11] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[11] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[12] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[12] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[13] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[13] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[14] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[14] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[15] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[15] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[16] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[16] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[17] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[17] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[18] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[18] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[19] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[19] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[20] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[20] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[21] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[21] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[22] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[22] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[23] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[23] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[24] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[24] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[25] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[25] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[26] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[26] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[27] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[27] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[28] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[28] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[29] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[29] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[30] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[30] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_controller_wb0.$procmux$930.Y[31] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3306 Q=wb_dat_o[31] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_cmd_master0.$procdff$2331.D[0] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3310 Q=sd_cmd_master0.watchdog[0] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_cmd_master0.$procdff$2331.D[1] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3310 Q=sd_cmd_master0.watchdog[1] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_cmd_master0.$procdff$2331.D[2] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3310 Q=sd_cmd_master0.watchdog[2] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_cmd_master0.$procdff$2331.D[3] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3310 Q=sd_cmd_master0.watchdog[3] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_cmd_master0.$procdff$2331.D[4] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3310 Q=sd_cmd_master0.watchdog[4] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_cmd_master0.$procdff$2331.D[5] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3310 Q=sd_cmd_master0.watchdog[5] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_cmd_master0.$procdff$2331.D[6] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3310 Q=sd_cmd_master0.watchdog[6] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_cmd_master0.$procdff$2331.D[7] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3310 Q=sd_cmd_master0.watchdog[7] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_cmd_master0.$procdff$2331.D[8] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3310 Q=sd_cmd_master0.watchdog[8] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_cmd_master0.$procdff$2331.D[9] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3310 Q=sd_cmd_master0.watchdog[9] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_cmd_master0.$procdff$2331.D[10] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3310 Q=sd_cmd_master0.watchdog[10] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_cmd_master0.$procdff$2331.D[11] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3310 Q=sd_cmd_master0.watchdog[11] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_cmd_master0.$procdff$2331.D[12] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3310 Q=sd_cmd_master0.watchdog[12] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_cmd_master0.$procdff$2331.D[13] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3310 Q=sd_cmd_master0.watchdog[13] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_cmd_master0.$procdff$2331.D[14] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3310 Q=sd_cmd_master0.watchdog[14] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_cmd_master0.$procdff$2331.D[15] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3310 Q=sd_cmd_master0.watchdog[15] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_cmd_master0.state[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3324 Q=sd_cmd_master0.int_status_reg[1] R=$abc$49716$auto$opt_dff.cc:276:combine_resets$3313
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$eq$sd_cmd_serial_host.v:312$417_Y E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3543 Q=cmd_serial_host0.crc_ok R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$or$sd_cmd_serial_host.v:0$416_Y[0] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3535 Q=cmd_serial_host0.crc_in[0] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$or$sd_cmd_serial_host.v:0$416_Y[1] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3535 Q=cmd_serial_host0.crc_in[1] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$or$sd_cmd_serial_host.v:0$416_Y[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3535 Q=cmd_serial_host0.crc_in[2] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$or$sd_cmd_serial_host.v:0$416_Y[3] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3535 Q=cmd_serial_host0.crc_in[3] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$or$sd_cmd_serial_host.v:0$416_Y[4] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3535 Q=cmd_serial_host0.crc_in[4] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$or$sd_cmd_serial_host.v:0$416_Y[5] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3535 Q=cmd_serial_host0.crc_in[5] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$or$sd_cmd_serial_host.v:0$416_Y[6] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3535 Q=cmd_serial_host0.crc_in[6] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP1P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2354.D E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3529 Q=cmd_serial_host0.CRC_7.CLEAR R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[0] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[0] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[1] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[1] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[2] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[2] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[3] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[3] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[4] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[4] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[5] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[5] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[6] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[6] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[7] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[7] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[8] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[8] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[9] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[9] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[10] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[10] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[11] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[11] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[12] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[12] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[13] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[13] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[14] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[14] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[15] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[15] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[16] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[16] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[17] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[17] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[18] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[18] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[19] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[19] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[20] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[20] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[21] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[21] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[22] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[22] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[23] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[23] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[24] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[24] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[25] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[25] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[26] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[26] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[27] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[27] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[28] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[28] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[29] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[29] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[30] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[30] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[31] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[31] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[32] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[32] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[33] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[33] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[34] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[34] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[35] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[35] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[36] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[36] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[37] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[37] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[38] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[38] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[39] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[39] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[40] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[40] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[41] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[41] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[42] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[42] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[43] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[43] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[44] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[44] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[45] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[45] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[46] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[46] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[47] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[47] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[48] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[48] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[49] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[49] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[50] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[50] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[51] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[51] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[52] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[52] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[53] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[53] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[54] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[54] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[55] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[55] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[56] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[56] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[57] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[57] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[58] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[58] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[59] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[59] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[60] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[60] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[61] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[61] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[62] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[62] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[63] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[63] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[64] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[64] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[65] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[65] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[66] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[66] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[67] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[67] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[68] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[68] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[69] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[69] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[70] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[70] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[71] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[71] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[72] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[72] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[73] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[73] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[74] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[74] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[75] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[75] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[76] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[76] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[77] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[77] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[78] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[78] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[79] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[79] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[80] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[80] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[81] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[81] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[82] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[82] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[83] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[83] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[84] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[84] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[85] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[85] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[86] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[86] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[87] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[87] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[88] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[88] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[89] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[89] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[90] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[90] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[91] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[91] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[92] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[92] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[93] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[93] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[94] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[94] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[95] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[95] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[96] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[96] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[97] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[97] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[98] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[98] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[99] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[99] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[100] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[100] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[101] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[101] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[102] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[102] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[103] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[103] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[104] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[104] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[105] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[105] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[106] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[106] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[107] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[107] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[108] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[108] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[109] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[109] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[110] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[110] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[111] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[111] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[112] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[112] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[113] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[113] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[114] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[114] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[115] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[115] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[116] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[116] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[117] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[117] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[118] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[118] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2355.D[119] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.response_o[119] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0N_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2356.D E=$abc$49716$new_n4057_ Q=cmd_serial_host0.finish_o R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2357.D E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.crc_ok_o R=cmd_serial_host0.rst
.subckt $_SDFFE_PP1P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2360.D E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3505 Q=sd_cmd_out_o R=cmd_serial_host0.rst
.subckt $_SDFFE_PP1P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2359.D E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=sd_cmd_oe_o R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2358.D E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3513 Q=cmd_serial_host0.index_ok_o R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[0] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[0] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[1] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[1] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[2] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[3] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[3] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[4] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[4] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[5] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[5] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[6] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[6] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[7] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[7] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[8] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[8] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[9] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[9] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[10] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[10] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[11] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[11] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[12] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[12] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[13] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[13] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[14] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[14] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[15] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[15] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[16] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[16] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[17] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[17] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[18] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[18] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[19] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[19] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[20] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[20] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[21] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[21] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[22] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[22] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[23] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[23] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[24] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[24] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[25] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[25] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[26] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[26] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[27] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[27] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[28] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[28] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[29] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[29] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[30] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[30] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[31] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[31] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[32] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[32] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[33] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[33] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[34] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[34] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[35] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[35] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[36] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[36] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[37] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[37] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[38] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[38] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[39] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[39] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[40] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[40] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[41] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[41] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[42] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[42] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[43] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[43] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[44] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[44] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[45] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[45] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[46] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[46] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[47] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[47] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[48] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[48] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[49] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[49] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[50] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[50] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[51] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[51] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[52] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[52] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[53] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[53] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[54] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[54] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[55] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[55] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[56] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[56] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[57] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[57] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[58] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[58] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[59] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[59] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[60] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[60] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[61] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[61] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[62] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[62] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[63] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[63] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[64] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[64] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[65] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[65] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[66] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[66] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[67] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[67] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[68] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[68] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[69] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[69] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[70] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[70] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[71] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[71] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[72] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[72] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[73] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[73] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[74] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[74] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[75] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[75] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[76] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[76] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[77] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[77] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[78] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[78] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[79] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[79] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[80] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[80] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[81] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[81] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[82] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[82] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[83] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[83] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[84] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[84] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[85] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[85] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[86] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[86] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[87] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[87] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[88] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[88] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[89] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[89] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[90] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[90] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[91] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[91] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[92] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[92] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[93] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[93] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[94] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[94] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[95] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[95] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[96] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[96] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[97] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[97] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[98] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[98] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[99] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[99] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[100] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[100] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[101] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[101] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[102] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[102] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[103] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[103] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[104] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[104] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[105] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[105] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[106] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[106] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[107] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[107] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[108] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[108] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[109] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[109] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[110] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[110] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[111] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[111] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[112] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[112] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[113] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[113] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[114] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[114] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[115] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[115] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[116] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[116] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[117] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[117] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[118] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[118] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[119] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[119] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[120] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[120] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[121] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[121] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[122] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[122] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[123] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[123] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[124] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[124] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.$4$lookahead\resp_buff$318[127:0]$378[125] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3494 Q=cmd_serial_host0.resp_buff[125] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[0] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[0] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[1] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[1] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[2] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[3] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[3] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[4] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[4] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[5] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[5] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[6] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[6] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[7] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[7] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[8] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[8] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[9] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[9] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[10] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[10] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[11] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[11] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[12] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[12] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[13] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[13] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[14] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[14] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[15] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[15] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[16] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[16] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[17] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[17] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[18] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[18] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[19] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[19] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[20] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[20] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[21] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[21] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[22] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[22] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[23] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[23] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[24] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[24] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[25] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[25] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[26] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[26] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[27] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[27] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[28] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[28] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[29] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[29] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[30] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[30] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2362.D[31] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3490 Q=cmd_serial_host0.resp_idx[31] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_i_pad D=$abc$49716$flatten\clock_divider0.$not$sd_clock_divider.v:70$491_Y E=$abc$49716$new_n3878_ Q=sd_clk_o_pad R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=command_reg_cross.out[1] E=sd_cmd_master0.state[0] Q=sd_cmd_master0.long_response R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\sd_cmd_master0.$procmux$836_Y E=sd_cmd_master0.state[0] Q=sd_cmd_master0.expect_response R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=command_reg_cross.out[2] E=sd_cmd_master0.state[0] Q=sd_cmd_master0.busy_check R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=command_reg_cross.out[4] E=sd_cmd_master0.state[0] Q=sd_cmd_master0.index_check R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=command_reg_cross.out[3] E=sd_cmd_master0.state[0] Q=sd_cmd_master0.crc_check R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[0] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[0] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[1] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[1] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[2] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[2] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[3] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[3] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[4] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[4] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[5] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[5] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[6] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[6] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[7] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[7] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[8] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[8] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[9] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[9] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[10] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[10] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[11] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[11] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[12] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[12] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[13] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[13] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[14] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[14] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[15] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[15] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[16] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[16] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[17] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[17] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[18] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[18] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[19] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[19] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[20] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[20] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[21] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[21] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[22] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[22] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[23] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[23] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[24] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[24] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[25] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[25] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[26] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[26] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[27] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[27] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[28] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[28] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[29] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[29] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[30] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[30] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=argument_reg_cross.out[31] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[31] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=command_reg_cross.out[8] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[32] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=command_reg_cross.out[9] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[33] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=command_reg_cross.out[10] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[34] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=command_reg_cross.out[11] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[35] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=command_reg_cross.out[12] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[36] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=command_reg_cross.out[13] E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[37] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$true E=sd_cmd_master0.state[0] Q=cmd_serial_host0.cmd_i[38] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_cmd_master0.timeout_i[0] E=sd_cmd_master0.state[0] Q=sd_cmd_master0.timeout_reg[0] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_cmd_master0.timeout_i[1] E=sd_cmd_master0.state[0] Q=sd_cmd_master0.timeout_reg[1] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_cmd_master0.timeout_i[2] E=sd_cmd_master0.state[0] Q=sd_cmd_master0.timeout_reg[2] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_cmd_master0.timeout_i[3] E=sd_cmd_master0.state[0] Q=sd_cmd_master0.timeout_reg[3] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_cmd_master0.timeout_i[4] E=sd_cmd_master0.state[0] Q=sd_cmd_master0.timeout_reg[4] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_cmd_master0.timeout_i[5] E=sd_cmd_master0.state[0] Q=sd_cmd_master0.timeout_reg[5] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_cmd_master0.timeout_i[6] E=sd_cmd_master0.state[0] Q=sd_cmd_master0.timeout_reg[6] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_cmd_master0.timeout_i[7] E=sd_cmd_master0.state[0] Q=sd_cmd_master0.timeout_reg[7] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_cmd_master0.timeout_i[8] E=sd_cmd_master0.state[0] Q=sd_cmd_master0.timeout_reg[8] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_cmd_master0.timeout_i[9] E=sd_cmd_master0.state[0] Q=sd_cmd_master0.timeout_reg[9] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_cmd_master0.timeout_i[10] E=sd_cmd_master0.state[0] Q=sd_cmd_master0.timeout_reg[10] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_cmd_master0.timeout_i[11] E=sd_cmd_master0.state[0] Q=sd_cmd_master0.timeout_reg[11] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_cmd_master0.timeout_i[12] E=sd_cmd_master0.state[0] Q=sd_cmd_master0.timeout_reg[12] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_cmd_master0.timeout_i[13] E=sd_cmd_master0.state[0] Q=sd_cmd_master0.timeout_reg[13] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_cmd_master0.timeout_i[14] E=sd_cmd_master0.state[0] Q=sd_cmd_master0.timeout_reg[14] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_cmd_master0.timeout_i[15] E=sd_cmd_master0.state[0] Q=sd_cmd_master0.timeout_reg[15] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_cmd_master0.state[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3337 Q=sd_cmd_master0.int_status_reg[4] R=$abc$49716$auto$opt_dff.cc:276:combine_resets$3313
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_cmd_master0.state[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3350 Q=sd_cmd_master0.int_status_reg[3] R=$abc$49716$auto$opt_dff.cc:276:combine_resets$3313
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.CRC_7.inv E=cmd_serial_host0.CRC_7.ENABLE Q=cmd_serial_host0.CRC_7.CRC[0] R=cmd_serial_host0.CRC_7.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.CRC_7.CRC[0] E=cmd_serial_host0.CRC_7.ENABLE Q=cmd_serial_host0.CRC_7.CRC[1] R=cmd_serial_host0.CRC_7.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.CRC_7.CRC[1] E=cmd_serial_host0.CRC_7.ENABLE Q=cmd_serial_host0.CRC_7.CRC[2] R=cmd_serial_host0.CRC_7.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$abc$49716$flatten\cmd_serial_host0.\CRC_7.$xor$sd_crc_7.v:26$425_Y E=cmd_serial_host0.CRC_7.ENABLE Q=cmd_serial_host0.CRC_7.CRC[3] R=cmd_serial_host0.CRC_7.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.CRC_7.CRC[3] E=cmd_serial_host0.CRC_7.ENABLE Q=cmd_serial_host0.CRC_7.CRC[4] R=cmd_serial_host0.CRC_7.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.CRC_7.CRC[4] E=cmd_serial_host0.CRC_7.ENABLE Q=cmd_serial_host0.CRC_7.CRC[5] R=cmd_serial_host0.CRC_7.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.CRC_7.CRC[5] E=cmd_serial_host0.CRC_7.ENABLE Q=cmd_serial_host0.CRC_7.CRC[6] R=cmd_serial_host0.CRC_7.CLEAR
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[0] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[0] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[1] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[1] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[2] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[2] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[3] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[3] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[4] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[4] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[5] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[5] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[6] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[6] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[7] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[7] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[8] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[8] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[9] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[9] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[10] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[10] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[11] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[11] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[12] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[12] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[13] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[13] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[14] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[14] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[15] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[15] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[16] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[16] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[17] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[17] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[18] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[18] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[19] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[19] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[20] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[20] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[21] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[21] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[22] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[22] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[23] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[23] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[24] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[24] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[25] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[25] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[26] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[26] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[27] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[27] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[28] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[28] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[29] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[29] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[30] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[30] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[31] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[31] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[32] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[32] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[33] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[33] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[34] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[34] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[35] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[35] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[36] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[36] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[37] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[37] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.cmd_i[38] E=cmd_serial_host0.start_i Q=cmd_serial_host0.cmd_buff[38] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_cmd_master0.expect_response E=cmd_serial_host0.start_i Q=cmd_serial_host0.with_response R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_cmd_master0.long_response E=cmd_serial_host0.start_i Q=cmd_serial_host0.resp_len[6] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$true E=cmd_serial_host0.start_i Q=cmd_serial_host0.resp_len[5] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_cmd_master0.state[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3370 Q=sd_cmd_master0.int_status_reg[2] R=$abc$49716$auto$opt_dff.cc:276:combine_resets$3313
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[0] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_3_reg_cross.in[8] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[1] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_3_reg_cross.in[9] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_3_reg_cross.in[10] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[3] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_3_reg_cross.in[11] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[4] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_3_reg_cross.in[12] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[5] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_3_reg_cross.in[13] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[6] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_3_reg_cross.in[14] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[7] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_3_reg_cross.in[15] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[8] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_3_reg_cross.in[16] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[9] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_3_reg_cross.in[17] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[10] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_3_reg_cross.in[18] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[11] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_3_reg_cross.in[19] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[12] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_3_reg_cross.in[20] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[13] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_3_reg_cross.in[21] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[14] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_3_reg_cross.in[22] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[15] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_3_reg_cross.in[23] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[16] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_3_reg_cross.in[24] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[17] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_3_reg_cross.in[25] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[18] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_3_reg_cross.in[26] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[19] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_3_reg_cross.in[27] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[20] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_3_reg_cross.in[28] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[21] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_3_reg_cross.in[29] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[22] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_3_reg_cross.in[30] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[23] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_3_reg_cross.in[31] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[24] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[0] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[25] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[1] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[26] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[2] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[27] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[3] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[28] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[4] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[29] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[5] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[30] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[6] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[31] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[7] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[32] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[8] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[33] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[9] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[34] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[10] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[35] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[11] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[36] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[12] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[37] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[13] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[38] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[14] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[39] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[15] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[40] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[16] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[41] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[17] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[42] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[18] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[43] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[19] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[44] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[20] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[45] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[21] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[46] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[22] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[47] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[23] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[48] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[24] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[49] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[25] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[50] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[26] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[51] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[27] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[52] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[28] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[53] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[29] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[54] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[30] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[55] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_2_reg_cross.in[31] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[56] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[0] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[57] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[1] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[58] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[2] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[59] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[3] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[60] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[4] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[61] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[5] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[62] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[6] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[63] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[7] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[64] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[8] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[65] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[9] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[66] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[10] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[67] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[11] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[68] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[12] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[69] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[13] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[70] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[14] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[71] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[15] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[72] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[16] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[73] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[17] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[74] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[18] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[75] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[19] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[76] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[20] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[77] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[21] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[78] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[22] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[79] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[23] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[80] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[24] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[81] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[25] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[82] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[26] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[83] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[27] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[84] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[28] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[85] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[29] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[86] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[30] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[87] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_1_reg_cross.in[31] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[88] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[0] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[89] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[1] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[90] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[2] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[91] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[3] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[92] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[4] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[93] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[5] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[94] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[6] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[95] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[7] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[96] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[8] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[97] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[9] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[98] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[10] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[99] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[11] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[100] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[12] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[101] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[13] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[102] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[14] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[103] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[15] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[104] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[16] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[105] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[17] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[106] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[18] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[107] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[19] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[108] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[20] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[109] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[21] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[110] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[22] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[111] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[23] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[112] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[24] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[113] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[25] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[114] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[26] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[115] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[27] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[116] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[28] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[117] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[29] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[118] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[30] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=cmd_serial_host0.response_o[119] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3386 Q=response_0_reg_cross.in[31] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_cmd_master0.$procdff$2319.D E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3414 Q=sd_cmd_master0.go_idle_o R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_cmd_master0.$procdff$2318.D E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3422 Q=cmd_serial_host0.start_i R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[0] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[0] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[1] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[1] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[2] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[2] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[3] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[3] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[4] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[4] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[5] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[5] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[6] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[6] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[7] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[7] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[8] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[8] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[9] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[9] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[10] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[10] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[11] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[11] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[12] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[12] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[13] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[13] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[14] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[14] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[15] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[15] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[16] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[16] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[17] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[17] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[18] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[18] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[19] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[19] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[20] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[20] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[21] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[21] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[22] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[22] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[23] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[23] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[24] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[24] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[25] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[25] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[26] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[26] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[27] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[27] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[28] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[28] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[29] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[29] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[30] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[30] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2365.D[31] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3458 Q=cmd_serial_host0.counter[31] R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2364.D E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3470 Q=cmd_serial_host0.CRC_7.BITVAL R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\cmd_serial_host0.$procdff$2363.D E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3480 Q=cmd_serial_host0.CRC_7.ENABLE R=cmd_serial_host0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=sd_cmd_master0.state[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3361 Q=sd_cmd_master0.int_status_reg[0] R=$abc$49716$auto$opt_dff.cc:276:combine_resets$3313
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[0] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3271 Q=controll_setting_reg_cross.in[0] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[1] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3271 Q=controll_setting_reg_cross.in[1] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3271 Q=controll_setting_reg_cross.in[2] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[3] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3271 Q=controll_setting_reg_cross.in[3] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[4] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3271 Q=controll_setting_reg_cross.in[4] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[5] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3271 Q=controll_setting_reg_cross.in[5] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[6] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3271 Q=controll_setting_reg_cross.in[6] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[7] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3271 Q=controll_setting_reg_cross.in[7] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[8] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3271 Q=controll_setting_reg_cross.in[8] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[9] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3271 Q=controll_setting_reg_cross.in[9] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[10] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3271 Q=controll_setting_reg_cross.in[10] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[11] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3271 Q=controll_setting_reg_cross.in[11] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[12] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3271 Q=controll_setting_reg_cross.in[12] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[13] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3271 Q=controll_setting_reg_cross.in[13] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[14] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3271 Q=controll_setting_reg_cross.in[14] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[15] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3271 Q=controll_setting_reg_cross.in[15] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[0] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3275 Q=block_size_reg_cross.in[0] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[1] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3275 Q=block_size_reg_cross.in[1] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3275 Q=block_size_reg_cross.in[2] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[3] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3275 Q=block_size_reg_cross.in[3] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[4] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3275 Q=block_size_reg_cross.in[4] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[5] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3275 Q=block_size_reg_cross.in[5] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[6] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3275 Q=block_size_reg_cross.in[6] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[7] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3275 Q=block_size_reg_cross.in[7] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[8] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3275 Q=block_size_reg_cross.in[8] R=wb_rst_i
.subckt $_SDFFE_PP1P_ C=wb_clk_i D=wb_dat_i[9] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3275 Q=block_size_reg_cross.in[9] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[10] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3275 Q=block_size_reg_cross.in[10] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[11] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3275 Q=block_size_reg_cross.in[11] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_xfer_trig0.$procdff$2381.D E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2973 Q=sd_data_master0.start_tx_i R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[0] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3279 Q=sd_controller_wb0.timeout_reg[0] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[1] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3279 Q=sd_controller_wb0.timeout_reg[1] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3279 Q=sd_controller_wb0.timeout_reg[2] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[3] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3279 Q=sd_controller_wb0.timeout_reg[3] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[4] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3279 Q=sd_controller_wb0.timeout_reg[4] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[5] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3279 Q=sd_controller_wb0.timeout_reg[5] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[6] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3279 Q=sd_controller_wb0.timeout_reg[6] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[7] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3279 Q=sd_controller_wb0.timeout_reg[7] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[8] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3279 Q=sd_controller_wb0.timeout_reg[8] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[9] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3279 Q=sd_controller_wb0.timeout_reg[9] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[10] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3279 Q=sd_controller_wb0.timeout_reg[10] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[11] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3279 Q=sd_controller_wb0.timeout_reg[11] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[12] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3279 Q=sd_controller_wb0.timeout_reg[12] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[13] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3279 Q=sd_controller_wb0.timeout_reg[13] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[14] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3279 Q=sd_controller_wb0.timeout_reg[14] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[15] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3279 Q=sd_controller_wb0.timeout_reg[15] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[0] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3283 Q=sd_controller_wb0.software_reset_reg R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[0] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3287 Q=command_reg_cross.in[0] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[1] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3287 Q=command_reg_cross.in[1] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3287 Q=command_reg_cross.in[2] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[3] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3287 Q=command_reg_cross.in[3] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[4] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3287 Q=command_reg_cross.in[4] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[5] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3287 Q=command_reg_cross.in[5] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[6] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3287 Q=command_reg_cross.in[6] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[7] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3287 Q=command_reg_cross.in[7] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[8] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3287 Q=command_reg_cross.in[8] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[9] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3287 Q=command_reg_cross.in[9] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[10] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3287 Q=command_reg_cross.in[10] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[11] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3287 Q=command_reg_cross.in[11] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[12] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3287 Q=command_reg_cross.in[12] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[13] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3287 Q=command_reg_cross.in[13] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[0] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[0] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[1] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[1] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[2] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[3] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[3] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[4] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[4] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[5] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[5] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[6] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[6] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[7] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[7] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[8] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[8] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[9] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[9] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[10] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[10] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[11] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[11] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[12] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[12] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[13] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[13] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[14] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[14] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[15] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[15] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[16] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[16] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[17] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[17] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[18] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[18] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[19] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[19] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[20] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[20] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[21] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[21] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[22] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[22] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[23] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[23] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[24] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[24] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[25] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[25] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[26] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[26] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[27] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[27] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[28] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[28] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[29] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[29] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[30] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[30] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=wb_dat_i[31] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3291 Q=argument_reg_cross.in[31] R=wb_rst_i
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[2] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[2] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[3] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[3] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[4] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[4] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[5] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[5] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[6] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[6] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[7] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[7] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[8] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[8] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[9] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[9] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[10] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[10] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[11] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[11] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[12] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[12] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[13] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[13] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[14] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[14] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[15] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[15] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[16] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[16] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[17] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[17] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[18] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[18] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[19] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[19] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[20] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[20] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[21] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[21] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[22] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[22] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[23] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[23] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[24] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[24] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[25] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[25] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[26] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[26] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[27] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[27] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[28] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[28] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[29] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[29] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[30] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[30] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=wb_clk_i D=$flatten\sd_fifo_filler0.$procdff$2312.D[31] E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$2967 Q=sd_fifo_filler0.offset[31] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2400.D E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3141 Q=sd_data_master0.crc_ok_i R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2408.D[0] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3075 Q=sd_data_serial_host0.crc_status[0] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2408.D[1] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3075 Q=sd_data_serial_host0.crc_status[1] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2408.D[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3075 Q=sd_data_serial_host0.crc_status[2] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2409.D E=$abc$49716$auto$opt_dff.cc:217:make_patterns_logic$3067 Q=sd_data_serial_host0.busy_int R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2410.D[0] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3063 Q=sd_data_serial_host0.blkcnt_reg[0] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2410.D[1] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3063 Q=sd_data_serial_host0.blkcnt_reg[1] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2410.D[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3063 Q=sd_data_serial_host0.blkcnt_reg[2] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2410.D[3] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3063 Q=sd_data_serial_host0.blkcnt_reg[3] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2410.D[4] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3063 Q=sd_data_serial_host0.blkcnt_reg[4] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2410.D[5] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3063 Q=sd_data_serial_host0.blkcnt_reg[5] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2410.D[6] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3063 Q=sd_data_serial_host0.blkcnt_reg[6] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2410.D[7] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3063 Q=sd_data_serial_host0.blkcnt_reg[7] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2410.D[8] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3063 Q=sd_data_serial_host0.blkcnt_reg[8] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2410.D[9] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3063 Q=sd_data_serial_host0.blkcnt_reg[9] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2410.D[10] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3063 Q=sd_data_serial_host0.blkcnt_reg[10] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2410.D[11] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3063 Q=sd_data_serial_host0.blkcnt_reg[11] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2410.D[12] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3063 Q=sd_data_serial_host0.blkcnt_reg[12] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2410.D[13] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3063 Q=sd_data_serial_host0.blkcnt_reg[13] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2410.D[14] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3063 Q=sd_data_serial_host0.blkcnt_reg[14] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2410.D[15] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3063 Q=sd_data_serial_host0.blkcnt_reg[15] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2411.D E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3047 Q=sd_data_serial_host0.next_block R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2412.D[0] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3033 Q=sd_data_serial_host0.crc_c[0] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2412.D[1] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3033 Q=sd_data_serial_host0.crc_c[1] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2412.D[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3033 Q=sd_data_serial_host0.crc_c[2] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2412.D[3] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3033 Q=sd_data_serial_host0.crc_c[3] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2412.D[4] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3033 Q=sd_data_serial_host0.crc_c[4] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$true E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3966 Q=data_int_status_reg_cross.in[2] R=$abc$49716$auto$opt_dff.cc:276:combine_resets$3190
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2413.D[0] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3013 Q=sd_data_serial_host0.last_din[0] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2413.D[1] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3013 Q=sd_data_serial_host0.last_din[1] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2413.D[2] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3013 Q=sd_data_serial_host0.last_din[2] R=sd_cmd_master0.rst
.subckt $_SDFFE_PP0P_ C=sd_clk_o_pad D=$flatten\sd_data_serial_host0.$procdff$2413.D[3] E=$abc$49716$auto$opt_dff.cc:242:make_patterns_logic$3013 Q=sd_data_serial_host0.last_din[3] R=sd_cmd_master0.rst
.names clock_divider0.ClockDiv[1] $auto$alumacc.cc:485:replace_alu$3788.X[1]
1 1
.names clock_divider0.ClockDiv[2] $auto$alumacc.cc:485:replace_alu$3788.X[2]
1 1
.names clock_divider0.ClockDiv[3] $auto$alumacc.cc:485:replace_alu$3788.X[3]
1 1
.names clock_divider0.ClockDiv[4] $auto$alumacc.cc:485:replace_alu$3788.X[4]
1 1
.names clock_divider0.ClockDiv[5] $auto$alumacc.cc:485:replace_alu$3788.X[5]
1 1
.names clock_divider0.ClockDiv[6] $auto$alumacc.cc:485:replace_alu$3788.X[6]
1 1
.names clock_divider0.ClockDiv[7] $auto$alumacc.cc:485:replace_alu$3788.X[7]
1 1
.names $auto$alumacc.cc:485:replace_alu$3788.X[0] $auto$alumacc.cc:485:replace_alu$3788.Y[0]
1 1
.names $false $flatten\sd_fifo_filler0.$procdff$2312.D[0]
1 1
.names $false $flatten\sd_fifo_filler0.$procdff$2312.D[1]
1 1
.names $undef cmd_int_status_reg_cross.in[2]
1 1
.names $undef cmd_int_status_reg_cross.in[3]
1 1
.names $undef cmd_int_status_reg_cross.in[4]
1 1
.names $false cmd_serial_host0.cmd_buff[39]
1 1
.names $false cmd_serial_host0.cmd_i[39]
1 1
.names cmd_serial_host0.resp_len[5] cmd_serial_host0.resp_len[0]
1 1
.names cmd_serial_host0.resp_len[5] cmd_serial_host0.resp_len[1]
1 1
.names cmd_serial_host0.resp_len[5] cmd_serial_host0.resp_len[2]
1 1
.names cmd_serial_host0.resp_len[6] cmd_serial_host0.resp_len[3]
1 1
.names cmd_serial_host0.resp_len[6] cmd_serial_host0.resp_len[4]
1 1
.names $false cmd_serial_host0.resp_len[7]
1 1
.names $false cmd_serial_host0.resp_len[8]
1 1
.names $false cmd_serial_host0.resp_len[9]
1 1
.names $false cmd_serial_host0.resp_len[10]
1 1
.names $false cmd_serial_host0.resp_len[11]
1 1
.names $false cmd_serial_host0.resp_len[12]
1 1
.names $false cmd_serial_host0.resp_len[13]
1 1
.names $false cmd_serial_host0.resp_len[14]
1 1
.names $false cmd_serial_host0.resp_len[15]
1 1
.names $false cmd_serial_host0.resp_len[16]
1 1
.names $false cmd_serial_host0.resp_len[17]
1 1
.names $false cmd_serial_host0.resp_len[18]
1 1
.names $false cmd_serial_host0.resp_len[19]
1 1
.names $false cmd_serial_host0.resp_len[20]
1 1
.names $false cmd_serial_host0.resp_len[21]
1 1
.names $false cmd_serial_host0.resp_len[22]
1 1
.names $false cmd_serial_host0.resp_len[23]
1 1
.names $false cmd_serial_host0.resp_len[24]
1 1
.names $false cmd_serial_host0.resp_len[25]
1 1
.names $false cmd_serial_host0.resp_len[26]
1 1
.names $false cmd_serial_host0.resp_len[27]
1 1
.names $false cmd_serial_host0.resp_len[28]
1 1
.names $false cmd_serial_host0.resp_len[29]
1 1
.names $false cmd_serial_host0.resp_len[30]
1 1
.names $false cmd_serial_host0.resp_len[31]
1 1
.names $undef controll_setting_reg_cross.sync_clk_b[0][1]
1 1
.names $undef controll_setting_reg_cross.sync_clk_b[0][2]
1 1
.names $undef controll_setting_reg_cross.sync_clk_b[0][3]
1 1
.names $undef controll_setting_reg_cross.sync_clk_b[0][4]
1 1
.names $undef controll_setting_reg_cross.sync_clk_b[0][5]
1 1
.names $undef controll_setting_reg_cross.sync_clk_b[0][6]
1 1
.names $undef controll_setting_reg_cross.sync_clk_b[0][7]
1 1
.names $undef controll_setting_reg_cross.sync_clk_b[0][8]
1 1
.names $undef controll_setting_reg_cross.sync_clk_b[0][9]
1 1
.names $undef controll_setting_reg_cross.sync_clk_b[0][10]
1 1
.names $undef controll_setting_reg_cross.sync_clk_b[0][11]
1 1
.names $undef controll_setting_reg_cross.sync_clk_b[0][12]
1 1
.names $undef controll_setting_reg_cross.sync_clk_b[0][13]
1 1
.names $undef controll_setting_reg_cross.sync_clk_b[0][14]
1 1
.names $undef controll_setting_reg_cross.sync_clk_b[0][15]
1 1
.names $false m_wb_bte_o[0]
1 1
.names $false m_wb_bte_o[1]
1 1
.names $false m_wb_cti_o[0]
1 1
.names $false m_wb_cti_o[1]
1 1
.names $false m_wb_cti_o[2]
1 1
.names $true m_wb_sel_o[0]
1 1
.names $true m_wb_sel_o[1]
1 1
.names $true m_wb_sel_o[2]
1 1
.names $true m_wb_sel_o[3]
1 1
.names $false response_3_reg_cross.in[0]
1 1
.names $false response_3_reg_cross.in[1]
1 1
.names $false response_3_reg_cross.in[2]
1 1
.names $false response_3_reg_cross.in[3]
1 1
.names $false response_3_reg_cross.in[4]
1 1
.names $false response_3_reg_cross.in[5]
1 1
.names $false response_3_reg_cross.in[6]
1 1
.names $false response_3_reg_cross.in[7]
1 1
.names $false response_3_reg_cross.out[0]
1 1
.names $false response_3_reg_cross.out[1]
1 1
.names $false response_3_reg_cross.out[2]
1 1
.names $false response_3_reg_cross.out[3]
1 1
.names $false response_3_reg_cross.out[4]
1 1
.names $false response_3_reg_cross.out[5]
1 1
.names $false response_3_reg_cross.out[6]
1 1
.names $false response_3_reg_cross.out[7]
1 1
.names $false response_3_reg_cross.sync_clk_b[0][0]
1 1
.names $false response_3_reg_cross.sync_clk_b[0][1]
1 1
.names $false response_3_reg_cross.sync_clk_b[0][2]
1 1
.names $false response_3_reg_cross.sync_clk_b[0][3]
1 1
.names $false response_3_reg_cross.sync_clk_b[0][4]
1 1
.names $false response_3_reg_cross.sync_clk_b[0][5]
1 1
.names $false response_3_reg_cross.sync_clk_b[0][6]
1 1
.names $false response_3_reg_cross.sync_clk_b[0][7]
1 1
.names $false sd_data_serial_host0.data_cycles[0]
1 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin[4] sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray[4]
1 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_next[4] sd_fifo_filler0.generic_fifo_dc_gray0.rp_gray_next[4]
1 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.rp_bin_x[4] sd_fifo_filler0.generic_fifo_dc_gray0.rp_s[4]
1 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[0] sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin[0]
1 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin[1]
1 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[2] sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin[2]
1 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.u0.waddr[3] sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin[3]
1 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin[4] sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray[4]
1 1
.names sd_fifo_filler0.generic_fifo_dc_gray0.wp_bin_next[4] sd_fifo_filler0.generic_fifo_dc_gray0.wp_gray_next[4]
1 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin[4] sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray[4]
1 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_next[4] sd_fifo_filler0.generic_fifo_dc_gray1.rp_gray_next[4]
1 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.rp_bin_x[4] sd_fifo_filler0.generic_fifo_dc_gray1.rp_s[4]
1 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[0] sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin[0]
1 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[1] sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin[1]
1 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[2] sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin[2]
1 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.u0.waddr[3] sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin[3]
1 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin[4] sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray[4]
1 1
.names sd_fifo_filler0.generic_fifo_dc_gray1.wp_bin_next[4] sd_fifo_filler0.generic_fifo_dc_gray1.wp_gray_next[4]
1 1
.names sd_fifo_filler0.offset[1] sd_fifo_filler0.offset[0]
1 1
.end
