// Seed: 2092629829
module module_1 (
    input tri1 module_0,
    output tri1 id_1,
    input wand id_2,
    input wor id_3,
    output supply0 id_4,
    input supply0 id_5,
    output supply0 id_6,
    input wor id_7,
    input tri0 id_8
);
  assign id_4 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output tri1 id_2,
    output logic id_3,
    output uwire id_4,
    input wire id_5#(1),
    output wire id_6,
    input tri0 id_7
);
  always begin
    id_3 = new id_9;
  end
  module_0(
      id_7, id_6, id_5, id_0, id_6, id_1, id_6, id_5, id_7
  );
endmodule
