Analysis & Synthesis report for PROJECT
Fri Nov 23 17:39:12 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri Nov 23 17:39:12 2018            ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; PROJECT                                      ;
; Top-level Entity Name              ; PROJECT                                      ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; N/A until Partition Merge                    ;
;     Total combinational functions  ; N/A until Partition Merge                    ;
;     Dedicated logic registers      ; N/A until Partition Merge                    ;
; Total registers                    ; N/A until Partition Merge                    ;
; Total pins                         ; N/A until Partition Merge                    ;
; Total virtual pins                 ; N/A until Partition Merge                    ;
; Total memory bits                  ; N/A until Partition Merge                    ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                    ;
; Total PLLs                         ; N/A until Partition Merge                    ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; PROJECT            ; PROJECT            ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Nov 23 17:39:11 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PROJECT -c PROJECT
Info: Found 1 design units, including 1 entities, in source file matrix_multiplier.v
    Info: Found entity 1: MATRIX_MULTIPLIER
Info: Found 1 design units, including 1 entities, in source file fs.v
    Info: Found entity 1: FS
Info: Found 1 design units, including 1 entities, in source file milestone_2.v
    Info: Found entity 1: Milestone_2
Info: Found 1 design units, including 1 entities, in source file dual_port_ram2.v
    Info: Found entity 1: dual_port_RAM2
Info: Found 1 design units, including 1 entities, in source file dual_port_ram1.v
    Info: Found entity 1: dual_port_RAM1
Info: Found 1 design units, including 1 entities, in source file dual_port_ram0.v
    Info: Found entity 1: dual_port_RAM0
Info: Found 1 design units, including 1 entities, in source file vga_sram_interface.v
    Info: Found entity 1: VGA_SRAM_interface
Info: Found 1 design units, including 1 entities, in source file uart_sram_interface.v
    Info: Found entity 1: UART_SRAM_interface
Info: Found 1 design units, including 1 entities, in source file uart_receive_controller.v
    Info: Found entity 1: UART_Receive_Controller
Info: Found 1 design units, including 1 entities, in source file tb_sram_emulator.v
    Info: Found entity 1: tb_SRAM_Emulator
Info: Found 1 design units, including 1 entities, in source file tb_project_v2.v
    Info: Found entity 1: tb_project_v2
Info: Found 1 design units, including 1 entities, in source file convert_hex_to_seven_segment.v
    Info: Found entity 1: convert_hex_to_seven_segment
Info: Found 1 design units, including 1 entities, in source file milestone_1.v
    Info: Found entity 1: Milestone_1
Info: Found 1 design units, including 1 entities, in source file rgb_converter.v
    Info: Found entity 1: RGB_Converter
Info: Found 1 design units, including 1 entities, in source file vga_controller.v
    Info: Found entity 1: VGA_Controller
Info: Found 1 design units, including 1 entities, in source file sram_controller.v
    Info: Found entity 1: SRAM_Controller
Info: Found 1 design units, including 1 entities, in source file project.v
    Info: Found entity 1: PROJECT
Info: Found 1 design units, including 1 entities, in source file pb_controller.v
    Info: Found entity 1: PB_Controller
Info: Found 1 design units, including 1 entities, in source file fir.v
    Info: Found entity 1: FIR
Info: Found 1 design units, including 1 entities, in source file clock_100_pll.v
    Info: Found entity 1: Clock_100_PLL
Info: Elaborating entity "PROJECT" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at PROJECT.v(112): object "start" assigned a value but never read
Info (10264): Verilog HDL Case Statement information at PROJECT.v(244): all case item expressions in this case statement are onehot
Warning (10034): Output port "LED_GREEN_O" at PROJECT.v(30) has no driver
Info: Elaborating entity "Milestone_2" for hierarchy "Milestone_2:M2_unit"
Warning (10230): Verilog HDL assignment warning at Milestone_2.v(82): truncated value with size 18 to match size of target (16)
Warning (10034): Output port "M2_done" at Milestone_2.v(26) has no driver
Info: Elaborating entity "FS" for hierarchy "Milestone_2:M2_unit|FS:FS_unit"
Info (10264): Verilog HDL Case Statement information at FS.v(62): all case item expressions in this case statement are onehot
Warning: Using design file ws.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: WS
Info: Elaborating entity "WS" for hierarchy "Milestone_2:M2_unit|WS:WS_unit"
Warning (10036): Verilog HDL or VHDL warning at ws.v(42): object "Y_address" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ws.v(42): object "U_address" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ws.v(42): object "V_address" assigned a value but never read
Info (10264): Verilog HDL Case Statement information at ws.v(64): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at ws.v(108): truncated value with size 6 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at ws.v(131): truncated value with size 6 to match size of target (5)
Error (10028): Can't resolve multiple constant drivers for net "SRAM_write_data[15]" at ws.v(89) File: C:/Users/Andrew/Documents/GitHub/PROJECT/ws.v Line: 89
Error (10029): Constant driver at ws.v(115) File: C:/Users/Andrew/Documents/GitHub/PROJECT/ws.v Line: 115
Error (10028): Can't resolve multiple constant drivers for net "SRAM_write_data[14]" at ws.v(89) File: C:/Users/Andrew/Documents/GitHub/PROJECT/ws.v Line: 89
Error (10028): Can't resolve multiple constant drivers for net "SRAM_write_data[13]" at ws.v(89) File: C:/Users/Andrew/Documents/GitHub/PROJECT/ws.v Line: 89
Error (10028): Can't resolve multiple constant drivers for net "SRAM_write_data[12]" at ws.v(89) File: C:/Users/Andrew/Documents/GitHub/PROJECT/ws.v Line: 89
Error (10028): Can't resolve multiple constant drivers for net "SRAM_write_data[11]" at ws.v(89) File: C:/Users/Andrew/Documents/GitHub/PROJECT/ws.v Line: 89
Error (10028): Can't resolve multiple constant drivers for net "SRAM_write_data[10]" at ws.v(89) File: C:/Users/Andrew/Documents/GitHub/PROJECT/ws.v Line: 89
Error (10028): Can't resolve multiple constant drivers for net "SRAM_write_data[9]" at ws.v(89) File: C:/Users/Andrew/Documents/GitHub/PROJECT/ws.v Line: 89
Error (10028): Can't resolve multiple constant drivers for net "SRAM_write_data[8]" at ws.v(89) File: C:/Users/Andrew/Documents/GitHub/PROJECT/ws.v Line: 89
Error (10028): Can't resolve multiple constant drivers for net "SRAM_write_data[7]" at ws.v(89) File: C:/Users/Andrew/Documents/GitHub/PROJECT/ws.v Line: 89
Error (10028): Can't resolve multiple constant drivers for net "SRAM_write_data[6]" at ws.v(89) File: C:/Users/Andrew/Documents/GitHub/PROJECT/ws.v Line: 89
Error (10028): Can't resolve multiple constant drivers for net "SRAM_write_data[5]" at ws.v(89) File: C:/Users/Andrew/Documents/GitHub/PROJECT/ws.v Line: 89
Error (10028): Can't resolve multiple constant drivers for net "SRAM_write_data[4]" at ws.v(89) File: C:/Users/Andrew/Documents/GitHub/PROJECT/ws.v Line: 89
Error (10028): Can't resolve multiple constant drivers for net "SRAM_write_data[3]" at ws.v(89) File: C:/Users/Andrew/Documents/GitHub/PROJECT/ws.v Line: 89
Error (10028): Can't resolve multiple constant drivers for net "SRAM_write_data[2]" at ws.v(89) File: C:/Users/Andrew/Documents/GitHub/PROJECT/ws.v Line: 89
Error (10028): Can't resolve multiple constant drivers for net "SRAM_write_data[1]" at ws.v(89) File: C:/Users/Andrew/Documents/GitHub/PROJECT/ws.v Line: 89
Error (10028): Can't resolve multiple constant drivers for net "SRAM_write_data[0]" at ws.v(89) File: C:/Users/Andrew/Documents/GitHub/PROJECT/ws.v Line: 89
Error: Can't elaborate user hierarchy "Milestone_2:M2_unit|WS:WS_unit" File: C:/Users/Andrew/Documents/GitHub/PROJECT/Milestone_2.v Line: 155
Info: Generated suppressed messages file C:/Users/Andrew/Documents/GitHub/PROJECT/output_files/PROJECT.map.smsg
Error: Quartus II Analysis & Synthesis was unsuccessful. 18 errors, 10 warnings
    Error: Peak virtual memory: 240 megabytes
    Error: Processing ended: Fri Nov 23 17:39:13 2018
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Andrew/Documents/GitHub/PROJECT/output_files/PROJECT.map.smsg.


