// Seed: 3780054718
module module_0;
  assign id_1 = id_1;
  reg id_2;
  logic [7:0] id_3;
  wire id_4;
  assign id_4 = id_1;
  assign id_3[~1] = 1;
  reg id_5;
  always begin
    id_2 <= 1;
  end
  assign id_2 = id_5;
  reg id_6;
  assign id_6 = id_5;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    output tri1 id_3,
    input wor id_4,
    input tri id_5,
    output tri1 id_6,
    input supply0 id_7,
    input supply1 id_8
);
  assign id_0 = 1;
  module_0();
endmodule
