-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_stream_a_TVALID : IN STD_LOGIC;
    in_stream_a_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    in_stream_a_TREADY : OUT STD_LOGIC;
    B_ROW_load : IN STD_LOGIC_VECTOR (31 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1 : OUT STD_LOGIC;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv7_4B : STD_LOGIC_VECTOR (6 downto 0) := "1001011";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv14_AB : STD_LOGIC_VECTOR (13 downto 0) := "00000010101011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv7_3 : STD_LOGIC_VECTOR (6 downto 0) := "0000011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln140_fu_652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op130_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal in_stream_a_TDATA_blk_n : STD_LOGIC;
    signal zext_ln140_1_fu_674_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal phi_urem_fu_160 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal select_ln140_fu_769_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_phi_urem_load_1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_phi_urem_load : STD_LOGIC_VECTOR (6 downto 0);
    signal phi_mul_fu_164 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    signal add_ln140_1_fu_703_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_sig_allocacmp_phi_mul_load : STD_LOGIC_VECTOR (13 downto 0);
    signal j_fu_168 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln140_fu_658_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_j_1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln2_fu_709_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln145_fu_725_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln140_fu_670_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln140_2_fu_757_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln140_1_fu_763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_646 : BOOLEAN;
    signal ap_condition_649 : BOOLEAN;
    signal ap_condition_652 : BOOLEAN;
    signal ap_condition_655 : BOOLEAN;
    signal ap_condition_658 : BOOLEAN;
    signal ap_condition_661 : BOOLEAN;
    signal ap_condition_664 : BOOLEAN;
    signal ap_condition_667 : BOOLEAN;
    signal ap_condition_670 : BOOLEAN;
    signal ap_condition_673 : BOOLEAN;
    signal ap_condition_676 : BOOLEAN;
    signal ap_condition_679 : BOOLEAN;
    signal ap_condition_682 : BOOLEAN;
    signal ap_condition_685 : BOOLEAN;
    signal ap_condition_688 : BOOLEAN;
    signal ap_condition_691 : BOOLEAN;
    signal ap_condition_694 : BOOLEAN;
    signal ap_condition_697 : BOOLEAN;
    signal ap_condition_700 : BOOLEAN;
    signal ap_condition_703 : BOOLEAN;
    signal ap_condition_706 : BOOLEAN;
    signal ap_condition_709 : BOOLEAN;
    signal ap_condition_712 : BOOLEAN;
    signal ap_condition_715 : BOOLEAN;
    signal ap_condition_552 : BOOLEAN;
    signal ap_condition_569 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component SMM_CIF_0_1_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component SMM_CIF_0_1_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    j_fu_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((icmp_ln140_fu_652_p2 = ap_const_lv1_0)) then 
                    j_fu_168 <= add_ln140_fu_658_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_168 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    phi_mul_fu_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((icmp_ln140_fu_652_p2 = ap_const_lv1_0)) then 
                    phi_mul_fu_164 <= add_ln140_1_fu_703_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    phi_mul_fu_164 <= ap_const_lv14_0;
                end if;
            end if; 
        end if;
    end process;

    phi_urem_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((icmp_ln140_fu_652_p2 = ap_const_lv1_0)) then 
                    phi_urem_fu_160 <= select_ln140_fu_769_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    phi_urem_fu_160 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_address1 <= zext_ln140_1_fu_674_p1(2 - 1 downto 0);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_1) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_1) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_d1_assign_proc : process(icmp_ln143_fu_719_p2, trunc_ln145_fu_725_p1, ap_condition_646)
    begin
        if ((ap_const_boolean_1 = ap_condition_646)) then
            if ((icmp_ln143_fu_719_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_d1 <= trunc_ln145_fu_725_p1;
            elsif ((icmp_ln143_fu_719_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_d1 <= ap_const_lv16_0;
            else 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_1) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_1) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_address1 <= zext_ln140_1_fu_674_p1(2 - 1 downto 0);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_2) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_2) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_d1_assign_proc : process(icmp_ln143_fu_719_p2, trunc_ln145_fu_725_p1, ap_condition_649)
    begin
        if ((ap_const_boolean_1 = ap_condition_649)) then
            if ((icmp_ln143_fu_719_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_d1 <= trunc_ln145_fu_725_p1;
            elsif ((icmp_ln143_fu_719_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_d1 <= ap_const_lv16_0;
            else 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_2) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_2) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_address1 <= zext_ln140_1_fu_674_p1(2 - 1 downto 0);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_3) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_3) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_d1_assign_proc : process(icmp_ln143_fu_719_p2, trunc_ln145_fu_725_p1, ap_condition_652)
    begin
        if ((ap_const_boolean_1 = ap_condition_652)) then
            if ((icmp_ln143_fu_719_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_d1 <= trunc_ln145_fu_725_p1;
            elsif ((icmp_ln143_fu_719_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_d1 <= ap_const_lv16_0;
            else 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_3) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_3) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_address1 <= zext_ln140_1_fu_674_p1(2 - 1 downto 0);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_4) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_4) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_d1_assign_proc : process(icmp_ln143_fu_719_p2, trunc_ln145_fu_725_p1, ap_condition_655)
    begin
        if ((ap_const_boolean_1 = ap_condition_655)) then
            if ((icmp_ln143_fu_719_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_d1 <= trunc_ln145_fu_725_p1;
            elsif ((icmp_ln143_fu_719_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_d1 <= ap_const_lv16_0;
            else 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_4) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_4) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_address1 <= zext_ln140_1_fu_674_p1(2 - 1 downto 0);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_5) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_5) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_d1_assign_proc : process(icmp_ln143_fu_719_p2, trunc_ln145_fu_725_p1, ap_condition_658)
    begin
        if ((ap_const_boolean_1 = ap_condition_658)) then
            if ((icmp_ln143_fu_719_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_d1 <= trunc_ln145_fu_725_p1;
            elsif ((icmp_ln143_fu_719_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_d1 <= ap_const_lv16_0;
            else 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_5) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_5) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_address1 <= zext_ln140_1_fu_674_p1(2 - 1 downto 0);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_6) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_6) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_d1_assign_proc : process(icmp_ln143_fu_719_p2, trunc_ln145_fu_725_p1, ap_condition_661)
    begin
        if ((ap_const_boolean_1 = ap_condition_661)) then
            if ((icmp_ln143_fu_719_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_d1 <= trunc_ln145_fu_725_p1;
            elsif ((icmp_ln143_fu_719_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_d1 <= ap_const_lv16_0;
            else 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_6) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_6) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_address1 <= zext_ln140_1_fu_674_p1(2 - 1 downto 0);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_7) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_7) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_d1_assign_proc : process(icmp_ln143_fu_719_p2, trunc_ln145_fu_725_p1, ap_condition_664)
    begin
        if ((ap_const_boolean_1 = ap_condition_664)) then
            if ((icmp_ln143_fu_719_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_d1 <= trunc_ln145_fu_725_p1;
            elsif ((icmp_ln143_fu_719_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_d1 <= ap_const_lv16_0;
            else 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_7) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_7) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_address1 <= zext_ln140_1_fu_674_p1(2 - 1 downto 0);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_8) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_8) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_d1_assign_proc : process(icmp_ln143_fu_719_p2, trunc_ln145_fu_725_p1, ap_condition_667)
    begin
        if ((ap_const_boolean_1 = ap_condition_667)) then
            if ((icmp_ln143_fu_719_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_d1 <= trunc_ln145_fu_725_p1;
            elsif ((icmp_ln143_fu_719_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_d1 <= ap_const_lv16_0;
            else 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_8) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_8) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_address1 <= zext_ln140_1_fu_674_p1(2 - 1 downto 0);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_9) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_9) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_d1_assign_proc : process(icmp_ln143_fu_719_p2, trunc_ln145_fu_725_p1, ap_condition_670)
    begin
        if ((ap_const_boolean_1 = ap_condition_670)) then
            if ((icmp_ln143_fu_719_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_d1 <= trunc_ln145_fu_725_p1;
            elsif ((icmp_ln143_fu_719_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_d1 <= ap_const_lv16_0;
            else 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_9) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_9) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_address1 <= zext_ln140_1_fu_674_p1(2 - 1 downto 0);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_0) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_0) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_d1_assign_proc : process(icmp_ln143_fu_719_p2, trunc_ln145_fu_725_p1, ap_condition_673)
    begin
        if ((ap_const_boolean_1 = ap_condition_673)) then
            if ((icmp_ln143_fu_719_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_d1 <= trunc_ln145_fu_725_p1;
            elsif ((icmp_ln143_fu_719_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_d1 <= ap_const_lv16_0;
            else 
                SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_0) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_0) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1 <= ap_const_logic_1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln140_1_fu_703_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_phi_mul_load) + unsigned(ap_const_lv14_AB));
    add_ln140_2_fu_757_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_phi_urem_load) + unsigned(ap_const_lv7_1));
    add_ln140_fu_658_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_1) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1_pp0_stage0_iter0)
    begin
        if ((ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(in_stream_a_TVALID, ap_predicate_op130_read_state1, ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start_int = ap_const_logic_0) or ((ap_predicate_op130_read_state1 = ap_const_boolean_1) and (in_stream_a_TVALID = ap_const_logic_0)));
    end process;


    ap_condition_552_assign_proc : process(icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_552 <= (((((((((trunc_ln2_fu_709_p4 = ap_const_lv5_1E) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0)) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1F) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1D) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1C) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1B) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1A) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_19) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_18) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) 
    and (icmp_ln140_fu_652_p2 = ap_const_lv1_0)));
    end process;


    ap_condition_569_assign_proc : process(icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_569 <= (((((((((trunc_ln2_fu_709_p4 = ap_const_lv5_1E) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0)) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1F) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1D) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1C) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1B) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1A) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_19) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_18) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) 
    and (icmp_ln140_fu_652_p2 = ap_const_lv1_0)));
    end process;


    ap_condition_646_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_646 <= ((trunc_ln2_fu_709_p4 = ap_const_lv5_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_649_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_649 <= ((trunc_ln2_fu_709_p4 = ap_const_lv5_2) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_652_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_652 <= ((trunc_ln2_fu_709_p4 = ap_const_lv5_3) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_655_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_655 <= ((trunc_ln2_fu_709_p4 = ap_const_lv5_4) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_658_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_658 <= ((trunc_ln2_fu_709_p4 = ap_const_lv5_5) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_661_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_661 <= ((trunc_ln2_fu_709_p4 = ap_const_lv5_6) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_664_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_664 <= ((trunc_ln2_fu_709_p4 = ap_const_lv5_7) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_667_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_667 <= ((trunc_ln2_fu_709_p4 = ap_const_lv5_8) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_670_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_670 <= ((trunc_ln2_fu_709_p4 = ap_const_lv5_9) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_673_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_673 <= ((trunc_ln2_fu_709_p4 = ap_const_lv5_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_676_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_676 <= ((trunc_ln2_fu_709_p4 = ap_const_lv5_A) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_679_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_679 <= ((trunc_ln2_fu_709_p4 = ap_const_lv5_B) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_682_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_682 <= ((trunc_ln2_fu_709_p4 = ap_const_lv5_C) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_685_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_685 <= ((trunc_ln2_fu_709_p4 = ap_const_lv5_D) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_688_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_688 <= ((trunc_ln2_fu_709_p4 = ap_const_lv5_E) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_691_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_691 <= ((trunc_ln2_fu_709_p4 = ap_const_lv5_F) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_694_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_694 <= ((trunc_ln2_fu_709_p4 = ap_const_lv5_10) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_697_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_697 <= ((trunc_ln2_fu_709_p4 = ap_const_lv5_11) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_700_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_700 <= ((trunc_ln2_fu_709_p4 = ap_const_lv5_12) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_703_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_703 <= ((trunc_ln2_fu_709_p4 = ap_const_lv5_13) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_706_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_706 <= ((trunc_ln2_fu_709_p4 = ap_const_lv5_14) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_709_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_709 <= ((trunc_ln2_fu_709_p4 = ap_const_lv5_15) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_712_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_712 <= ((trunc_ln2_fu_709_p4 = ap_const_lv5_16) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_715_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, trunc_ln2_fu_709_p4)
    begin
                ap_condition_715 <= ((trunc_ln2_fu_709_p4 = ap_const_lv5_17) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_predicate_op130_read_state1_assign_proc : process(icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2)
    begin
                ap_predicate_op130_read_state1 <= ((icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_1_assign_proc : process(ap_CS_fsm_state1, ap_loop_init, j_fu_168)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_j_1 <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_1 <= j_fu_168;
        end if; 
    end process;


    ap_sig_allocacmp_phi_mul_load_assign_proc : process(ap_CS_fsm_state1, ap_loop_init, phi_mul_fu_164)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_phi_mul_load <= ap_const_lv14_0;
        else 
            ap_sig_allocacmp_phi_mul_load <= phi_mul_fu_164;
        end if; 
    end process;


    ap_sig_allocacmp_phi_urem_load_assign_proc : process(ap_CS_fsm_state1, phi_urem_fu_160, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_phi_urem_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_phi_urem_load <= phi_urem_fu_160;
        end if; 
    end process;


    ap_sig_allocacmp_phi_urem_load_1_assign_proc : process(ap_CS_fsm_state1, phi_urem_fu_160, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_phi_urem_load_1 <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_phi_urem_load_1 <= phi_urem_fu_160;
        end if; 
    end process;

    icmp_ln140_1_fu_763_p2 <= "1" when (unsigned(add_ln140_2_fu_757_p2) < unsigned(ap_const_lv7_3)) else "0";
    icmp_ln140_fu_652_p2 <= "1" when (ap_sig_allocacmp_j_1 = ap_const_lv7_4B) else "0";
    icmp_ln143_fu_719_p2 <= "1" when (unsigned(zext_ln140_fu_670_p1) < unsigned(B_ROW_load)) else "0";

    in_stream_a_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state1, in_stream_a_TVALID, ap_predicate_op130_read_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_predicate_op130_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_stream_a_TDATA_blk_n <= in_stream_a_TVALID;
        else 
            in_stream_a_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_stream_a_TREADY_assign_proc : process(ap_CS_fsm_state1, ap_predicate_op130_read_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_predicate_op130_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_stream_a_TREADY <= ap_const_logic_1;
        else 
            in_stream_a_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_address1 <= zext_ln140_1_fu_674_p1(2 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_A) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_A) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_d1_assign_proc : process(icmp_ln143_fu_719_p2, trunc_ln145_fu_725_p1, ap_condition_676)
    begin
        if ((ap_const_boolean_1 = ap_condition_676)) then
            if ((icmp_ln143_fu_719_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_d1 <= trunc_ln145_fu_725_p1;
            elsif ((icmp_ln143_fu_719_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_d1 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_A) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_A) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_address1 <= zext_ln140_1_fu_674_p1(2 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_B) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_B) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_d1_assign_proc : process(icmp_ln143_fu_719_p2, trunc_ln145_fu_725_p1, ap_condition_679)
    begin
        if ((ap_const_boolean_1 = ap_condition_679)) then
            if ((icmp_ln143_fu_719_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_d1 <= trunc_ln145_fu_725_p1;
            elsif ((icmp_ln143_fu_719_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_d1 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_B) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_B) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_address1 <= zext_ln140_1_fu_674_p1(2 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_C) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_C) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_d1_assign_proc : process(icmp_ln143_fu_719_p2, trunc_ln145_fu_725_p1, ap_condition_682)
    begin
        if ((ap_const_boolean_1 = ap_condition_682)) then
            if ((icmp_ln143_fu_719_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_d1 <= trunc_ln145_fu_725_p1;
            elsif ((icmp_ln143_fu_719_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_d1 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_C) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_C) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_address1 <= zext_ln140_1_fu_674_p1(2 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_D) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_D) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_d1_assign_proc : process(icmp_ln143_fu_719_p2, trunc_ln145_fu_725_p1, ap_condition_685)
    begin
        if ((ap_const_boolean_1 = ap_condition_685)) then
            if ((icmp_ln143_fu_719_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_d1 <= trunc_ln145_fu_725_p1;
            elsif ((icmp_ln143_fu_719_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_d1 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_D) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_D) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_address1 <= zext_ln140_1_fu_674_p1(2 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_E) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_E) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_d1_assign_proc : process(icmp_ln143_fu_719_p2, trunc_ln145_fu_725_p1, ap_condition_688)
    begin
        if ((ap_const_boolean_1 = ap_condition_688)) then
            if ((icmp_ln143_fu_719_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_d1 <= trunc_ln145_fu_725_p1;
            elsif ((icmp_ln143_fu_719_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_d1 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_E) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_E) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_address1 <= zext_ln140_1_fu_674_p1(2 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_F) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_F) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_d1_assign_proc : process(icmp_ln143_fu_719_p2, trunc_ln145_fu_725_p1, ap_condition_691)
    begin
        if ((ap_const_boolean_1 = ap_condition_691)) then
            if ((icmp_ln143_fu_719_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_d1 <= trunc_ln145_fu_725_p1;
            elsif ((icmp_ln143_fu_719_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_d1 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_F) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_F) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_address1 <= zext_ln140_1_fu_674_p1(2 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_10) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_10) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_d1_assign_proc : process(icmp_ln143_fu_719_p2, trunc_ln145_fu_725_p1, ap_condition_694)
    begin
        if ((ap_const_boolean_1 = ap_condition_694)) then
            if ((icmp_ln143_fu_719_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_d1 <= trunc_ln145_fu_725_p1;
            elsif ((icmp_ln143_fu_719_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_d1 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_10) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_10) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_address1 <= zext_ln140_1_fu_674_p1(2 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_11) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_11) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_d1_assign_proc : process(icmp_ln143_fu_719_p2, trunc_ln145_fu_725_p1, ap_condition_697)
    begin
        if ((ap_const_boolean_1 = ap_condition_697)) then
            if ((icmp_ln143_fu_719_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_d1 <= trunc_ln145_fu_725_p1;
            elsif ((icmp_ln143_fu_719_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_d1 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_11) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_11) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_address1 <= zext_ln140_1_fu_674_p1(2 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_12) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_12) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_d1_assign_proc : process(icmp_ln143_fu_719_p2, trunc_ln145_fu_725_p1, ap_condition_700)
    begin
        if ((ap_const_boolean_1 = ap_condition_700)) then
            if ((icmp_ln143_fu_719_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_d1 <= trunc_ln145_fu_725_p1;
            elsif ((icmp_ln143_fu_719_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_d1 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_12) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_12) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_address1 <= zext_ln140_1_fu_674_p1(2 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_13) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_13) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_d1_assign_proc : process(icmp_ln143_fu_719_p2, trunc_ln145_fu_725_p1, ap_condition_703)
    begin
        if ((ap_const_boolean_1 = ap_condition_703)) then
            if ((icmp_ln143_fu_719_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_d1 <= trunc_ln145_fu_725_p1;
            elsif ((icmp_ln143_fu_719_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_d1 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_13) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_13) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_address1 <= zext_ln140_1_fu_674_p1(2 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_14) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_14) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_d1_assign_proc : process(icmp_ln143_fu_719_p2, trunc_ln145_fu_725_p1, ap_condition_706)
    begin
        if ((ap_const_boolean_1 = ap_condition_706)) then
            if ((icmp_ln143_fu_719_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_d1 <= trunc_ln145_fu_725_p1;
            elsif ((icmp_ln143_fu_719_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_d1 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_14) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_14) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_address1 <= zext_ln140_1_fu_674_p1(2 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_15) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_15) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_d1_assign_proc : process(icmp_ln143_fu_719_p2, trunc_ln145_fu_725_p1, ap_condition_709)
    begin
        if ((ap_const_boolean_1 = ap_condition_709)) then
            if ((icmp_ln143_fu_719_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_d1 <= trunc_ln145_fu_725_p1;
            elsif ((icmp_ln143_fu_719_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_d1 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_15) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_15) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_address1 <= zext_ln140_1_fu_674_p1(2 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_16) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_16) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_d1_assign_proc : process(icmp_ln143_fu_719_p2, trunc_ln145_fu_725_p1, ap_condition_712)
    begin
        if ((ap_const_boolean_1 = ap_condition_712)) then
            if ((icmp_ln143_fu_719_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_d1 <= trunc_ln145_fu_725_p1;
            elsif ((icmp_ln143_fu_719_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_d1 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_16) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_16) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_address1 <= zext_ln140_1_fu_674_p1(2 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_17) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_17) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_d1_assign_proc : process(icmp_ln143_fu_719_p2, trunc_ln145_fu_725_p1, ap_condition_715)
    begin
        if ((ap_const_boolean_1 = ap_condition_715)) then
            if ((icmp_ln143_fu_719_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_d1 <= trunc_ln145_fu_725_p1;
            elsif ((icmp_ln143_fu_719_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_d1 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_17) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_709_p4 = ap_const_lv5_17) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_address1 <= zext_ln140_1_fu_674_p1(2 - 1 downto 0);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (((((((((trunc_ln2_fu_709_p4 = ap_const_lv5_1E) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0)) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1F) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1D) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1C) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1B) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1A) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_19) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 
    = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_18) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (((((((((trunc_ln2_fu_709_p4 = ap_const_lv5_1E) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0)) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1F) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1D) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1C) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1B) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1A) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and 
    (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_19) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_18) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0)))))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_d1_assign_proc : process(ap_CS_fsm_state1, trunc_ln145_fu_725_p1, ap_condition_552, ap_condition_569)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_569)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_d1 <= trunc_ln145_fu_725_p1;
            elsif ((ap_const_boolean_1 = ap_condition_552)) then 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_d1 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_652_p2, icmp_ln143_fu_719_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_709_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (((((((((trunc_ln2_fu_709_p4 = ap_const_lv5_1E) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0)) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1F) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1D) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1C) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1B) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1A) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_19) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 
    = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_18) and (icmp_ln143_fu_719_p2 = ap_const_lv1_1) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (((((((((trunc_ln2_fu_709_p4 = ap_const_lv5_1E) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0)) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1F) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1D) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1C) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1B) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_1A) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and 
    (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_19) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_709_p4 = ap_const_lv5_18) and (icmp_ln143_fu_719_p2 = ap_const_lv1_0) and (icmp_ln140_fu_652_p2 = ap_const_lv1_0)))))) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln140_fu_769_p3 <= 
        add_ln140_2_fu_757_p2 when (icmp_ln140_1_fu_763_p2(0) = '1') else 
        ap_const_lv7_0;
    trunc_ln145_fu_725_p1 <= in_stream_a_TDATA(16 - 1 downto 0);
    trunc_ln2_fu_709_p4 <= ap_sig_allocacmp_phi_mul_load(13 downto 9);
    zext_ln140_1_fu_674_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_phi_urem_load_1),64));
    zext_ln140_fu_670_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_j_1),32));
end behav;
