Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jul 28 22:01:35 2020
| Host         : LAPTOP-ALR57TB7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_cam_control_sets_placed.rpt
| Design       : test_cam
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              37 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------------------+-------------------------------+------------------+----------------+
|      Clock Signal     |            Enable Signal            |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-----------------------+-------------------------------------+-------------------------------+------------------+----------------+
|  CAM_pclk_IBUF_BUFG   |                                     |                               |                1 |              3 |
|  clk25_24/inst/clk25M |                                     | VGA_640x480/countX[8]_i_1_n_0 |                1 |              4 |
|  clk25_24/inst/clk25M | VGA_640x480/p_1_in                  | VGA_640x480/countY[9]_i_1_n_0 |                1 |              4 |
|  CAM_pclk_IBUF_BUFG   | cam_read/DP_RAM_data_in__0[11]      | rst_IBUF                      |                1 |              4 |
|  clk25_24/inst/clk25M |                                     | rst_IBUF                      |                2 |              6 |
|  clk25_24/inst/clk25M | VGA_640x480/countY[8]_i_1_n_0       | rst_IBUF                      |                2 |              6 |
|  CAM_pclk_IBUF_BUFG   | cam_read/DP_RAM_data_in__0[7]       | rst_IBUF                      |                3 |              8 |
|  CAM_pclk_IBUF_BUFG   | cam_read/DP_RAM_addr_in[14]_i_1_n_0 | rst_IBUF                      |                5 |             15 |
+-----------------------+-------------------------------------+-------------------------------+------------------+----------------+


