[2025-09-18 10:00:30] START suite=qualcomm_srv trace=srv196_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv196_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2796606 heartbeat IPC: 3.576 cumulative IPC: 3.576 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5380642 cumulative IPC: 3.717 (Simulation time: 00 hr 01 min 21 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5380642 cumulative IPC: 3.717 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5380643 heartbeat IPC: 3.87 cumulative IPC: 5 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14829212 heartbeat IPC: 1.058 cumulative IPC: 1.058 (Simulation time: 00 hr 02 min 36 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 24229183 heartbeat IPC: 1.064 cumulative IPC: 1.061 (Simulation time: 00 hr 03 min 47 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 33663953 heartbeat IPC: 1.06 cumulative IPC: 1.061 (Simulation time: 00 hr 04 min 56 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 43112203 heartbeat IPC: 1.058 cumulative IPC: 1.06 (Simulation time: 00 hr 06 min 05 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 52488174 heartbeat IPC: 1.067 cumulative IPC: 1.061 (Simulation time: 00 hr 07 min 15 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 61927458 heartbeat IPC: 1.059 cumulative IPC: 1.061 (Simulation time: 00 hr 08 min 23 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv196_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000011 cycles: 71210828 heartbeat IPC: 1.077 cumulative IPC: 1.063 (Simulation time: 00 hr 09 min 38 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 80460564 heartbeat IPC: 1.081 cumulative IPC: 1.066 (Simulation time: 00 hr 10 min 44 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 89744861 heartbeat IPC: 1.077 cumulative IPC: 1.067 (Simulation time: 00 hr 11 min 50 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 93594392 cumulative IPC: 1.068 (Simulation time: 00 hr 13 min 00 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 93594392 cumulative IPC: 1.068 (Simulation time: 00 hr 13 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv196_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.068 instructions: 100000003 cycles: 93594392
CPU 0 Branch Prediction Accuracy: 92.27% MPKI: 13.88 Average ROB Occupancy at Mispredict: 29.89
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0708
BRANCH_INDIRECT: 0.3404
BRANCH_CONDITIONAL: 12.2
BRANCH_DIRECT_CALL: 0.4039
BRANCH_INDIRECT_CALL: 0.4818
BRANCH_RETURN: 0.3817


====Backend Stall Breakdown====
ROB_STALL: 178931
LQ_STALL: 0
SQ_STALL: 989324


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 158.13092
REPLAY_LOAD: 65.985886
NON_REPLAY_LOAD: 18.652002

== Total ==
ADDR_TRANS: 56769
REPLAY_LOAD: 28044
NON_REPLAY_LOAD: 94118

== Counts ==
ADDR_TRANS: 359
REPLAY_LOAD: 425
NON_REPLAY_LOAD: 5046

cpu0->cpu0_STLB TOTAL        ACCESS:    2098398 HIT:    2066833 MISS:      31565 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2098398 HIT:    2066833 MISS:      31565 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 178.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9691137 HIT:    8588092 MISS:    1103045 MSHR_MERGE:      52731
cpu0->cpu0_L2C LOAD         ACCESS:    7516864 HIT:    6651270 MISS:     865594 MSHR_MERGE:       3414
cpu0->cpu0_L2C RFO          ACCESS:     590485 HIT:     504015 MISS:      86470 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     385098 HIT:     298284 MISS:      86814 MSHR_MERGE:      49317
cpu0->cpu0_L2C WRITE        ACCESS:    1125973 HIT:    1116817 MISS:       9156 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      72717 HIT:      17706 MISS:      55011 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     418212 ISSUED:     236425 USEFUL:       4052 USELESS:      12079
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.55 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15156351 HIT:    7623733 MISS:    7532618 MSHR_MERGE:    1859830
cpu0->cpu0_L1I LOAD         ACCESS:   15156351 HIT:    7623733 MISS:    7532618 MSHR_MERGE:    1859830
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.26 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30441543 HIT:   25933027 MISS:    4508516 MSHR_MERGE:    1814625
cpu0->cpu0_L1D LOAD         ACCESS:   16544250 HIT:   14172326 MISS:    2371924 MSHR_MERGE:     527843
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     532009 HIT:     238334 MISS:     293675 MSHR_MERGE:     107067
cpu0->cpu0_L1D WRITE        ACCESS:   13286386 HIT:   11516379 MISS:    1770007 MSHR_MERGE:    1179522
cpu0->cpu0_L1D TRANSLATION  ACCESS:      78898 HIT:       5988 MISS:      72910 MSHR_MERGE:        193
cpu0->cpu0_L1D PREFETCH REQUESTED:     733421 ISSUED:     532009 USEFUL:      49228 USELESS:      54214
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.48 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12460015 HIT:   10368214 MISS:    2091801 MSHR_MERGE:    1050518
cpu0->cpu0_ITLB LOAD         ACCESS:   12460015 HIT:   10368214 MISS:    2091801 MSHR_MERGE:    1050518
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.439 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28408394 HIT:   26983899 MISS:    1424495 MSHR_MERGE:     367380
cpu0->cpu0_DTLB LOAD         ACCESS:   28408394 HIT:   26983899 MISS:    1424495 MSHR_MERGE:     367380
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.849 cycles
cpu0->LLC TOTAL        ACCESS:    1197052 HIT:    1097467 MISS:      99585 MSHR_MERGE:       3214
cpu0->LLC LOAD         ACCESS:     862179 HIT:     805101 MISS:      57078 MSHR_MERGE:         43
cpu0->LLC RFO          ACCESS:      86468 HIT:      79613 MISS:       6855 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      37497 HIT:      20473 MISS:      17024 MSHR_MERGE:       3171
cpu0->LLC WRITE        ACCESS:     155897 HIT:     155478 MISS:        419 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      55011 HIT:      36802 MISS:      18209 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.98 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1587
  ROW_BUFFER_MISS:      94365
  AVG DBUS CONGESTED CYCLE: 4.141
Channel 0 WQ ROW_BUFFER_HIT:        858
  ROW_BUFFER_MISS:       7604
  FULL:          0
Channel 0 REFRESHES ISSUED:       7799

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       531328       545512        93992         8942
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           26         2762         4224         2053
  STLB miss resolved @ L2C                0          766         4889         8411         5570
  STLB miss resolved @ LLC                0          604         7759        17911        12536
  STLB miss resolved @ MEM                0            0         2658         9285        14277

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             190957        57300      1403995       125297          391
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          993          969           44
  STLB miss resolved @ L2C                0          370         3495         2375           34
  STLB miss resolved @ LLC                0           69         4070         3373           88
  STLB miss resolved @ MEM                0            2          701          646          160
[2025-09-18 10:13:30] END   suite=qualcomm_srv trace=srv196_ap (rc=0)
