--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
counter.twr -v 30 -l 30 counter_routed.ncd counter.pcf

Design file:              counter_routed.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc7k325t,ffg900,C,-2 (PRODUCTION 1.09 2013-06-08)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 200 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Location pin: MMCME2_ADV_X1Y1.CLKFBOUT
  Clock network: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT
--------------------------------------------------------------------------------
Slack: 8.929ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Location pin: MMCME2_ADV_X1Y1.CLKOUT0
  Clock network: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
--------------------------------------------------------------------------------
Slack: 95.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 100.000ns (10.000MHz) (Tmmcmper_CLKIN(Finmin))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 203.360ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKOUT(Foutmin))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Location pin: MMCME2_ADV_X1Y1.CLKOUT0
  Clock network: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
--------------------------------------------------------------------------------
Slack: 208.360ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKFBOUT(Foutmin))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Location pin: MMCME2_ADV_X1Y1.CLKFBOUT
  Clock network: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" 
TS_sys_clk_pin         * 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 544770 paths analyzed, 16533 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------
Slack:                  1.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal (FF)
  Destination:          axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_bufgce (OTHER)
  Requirement:          5.000ns
  Data Path Delay:      1.976ns (Levels of Logic = 1)
  Clock Path Skew:      -1.337ns (0.119 - 1.456)
  Source Clock:         clk_100_0000MHz falling at 5.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal to axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_bufgce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y149.BQ     Tcko                  0.228   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal
                                                       axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal
    BUFGCTRL_X0Y1.CE0    net (fanout=2)        1.616   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal
    BUFGCTRL_X0Y1.I0     Tbccck_CE             0.132   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_bufgce
                                                       axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_bufgce
    -------------------------------------------------  ---------------------------
    Total                                      1.976ns (0.360ns logic, 1.616ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  3.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_4 (FF)
  Destination:          axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.407ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.608 - 0.656)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz falling at 5.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_4 to axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y149.AQ     Tcko                  0.259   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/wr_count[0]
                                                       axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_4
    SLICE_X42Y150.A2     net (fanout=2)        0.625   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/wr_count[2]
    SLICE_X42Y150.A      Tilo                  0.043   axi_hwicap_0/N6
                                                       axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/rdfifo_half_wr1_SW0
    SLICE_X43Y149.B1     net (fanout=2)        0.474   axi_hwicap_0/N6
    SLICE_X43Y149.CLK    Tas                   0.006   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal
                                                       axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal_glue_set
                                                       axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal
    -------------------------------------------------  ---------------------------
    Total                                      1.407ns (0.308ns logic, 1.099ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  3.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.047ns (Levels of Logic = 3)
  Clock Path Skew:      -0.334ns (1.015 - 1.349)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X27Y99.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[27]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27
    SLICE_X23Y104.D1           net (fanout=13)       1.051   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[27]
    SLICE_X23Y104.COUT         Topcyd                0.236   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X23Y105.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X23Y105.AMUX         Tcina                 0.198   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X42Y100.B3           net (fanout=66)       1.082   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[26]
    SLICE_X42Y100.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc191
    RAMB36_X2Y28.ADDRARDADDRL3 net (fanout=64)       2.798   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[26]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            6.047ns (1.116ns logic, 4.931ns route)
                                                             (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  3.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.046ns (Levels of Logic = 3)
  Clock Path Skew:      -0.334ns (1.015 - 1.349)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X27Y97.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[28]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28
    SLICE_X23Y104.C2           net (fanout=14)       1.048   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[28]
    SLICE_X23Y104.COUT         Topcyc                0.238   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X23Y105.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X23Y105.AMUX         Tcina                 0.198   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X42Y100.B3           net (fanout=66)       1.082   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[26]
    SLICE_X42Y100.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc191
    RAMB36_X2Y28.ADDRARDADDRL3 net (fanout=64)       2.798   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[26]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            6.046ns (1.118ns logic, 4.928ns route)
                                                             (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  3.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.046ns (Levels of Logic = 3)
  Clock Path Skew:      -0.334ns (1.015 - 1.349)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X27Y99.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[27]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27
    SLICE_X23Y104.D1           net (fanout=13)       1.051   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[27]
    SLICE_X23Y104.COUT         Topcyd                0.236   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X23Y105.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X23Y105.AMUX         Tcina                 0.198   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X42Y100.B3           net (fanout=66)       1.082   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[26]
    SLICE_X42Y100.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc191
    RAMB36_X2Y28.ADDRARDADDRU3 net (fanout=64)       2.797   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[26]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            6.046ns (1.116ns logic, 4.930ns route)
                                                             (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  3.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.045ns (Levels of Logic = 3)
  Clock Path Skew:      -0.334ns (1.015 - 1.349)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X27Y97.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[28]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28
    SLICE_X23Y104.C2           net (fanout=14)       1.048   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[28]
    SLICE_X23Y104.COUT         Topcyc                0.238   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X23Y105.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X23Y105.AMUX         Tcina                 0.198   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X42Y100.B3           net (fanout=66)       1.082   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[26]
    SLICE_X42Y100.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc191
    RAMB36_X2Y28.ADDRARDADDRU3 net (fanout=64)       2.797   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[26]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            6.045ns (1.118ns logic, 4.927ns route)
                                                             (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  3.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.045ns (Levels of Logic = 5)
  Clock Path Skew:      -0.334ns (1.015 - 1.349)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X27Y97.DQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[28]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28
    SLICE_X37Y104.C1           net (fanout=1)        0.953   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[28]
    SLICE_X37Y104.COUT         Topcyc                0.238   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<1>1
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect
    SLICE_X37Y105.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
    SLICE_X37Y105.COUT         Tbyp                  0.053   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X37Y106.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
    SLICE_X37Y106.COUT         Tbyp                  0.053   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X37Y107.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X37Y107.AMUX         Tcina                 0.227   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6
    SLICE_X42Y100.B1           net (fanout=31)       0.990   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O
    SLICE_X42Y100.BMUX         Tilo                  0.146   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc201
    RAMB36_X2Y28.ADDRARDADDRL2 net (fanout=65)       2.746   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[27]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            6.045ns (1.356ns logic, 4.689ns route)
                                                             (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  3.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.042ns (Levels of Logic = 3)
  Clock Path Skew:      -0.337ns (1.015 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X22Y97.CQ            Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    SLICE_X23Y104.A3           net (fanout=43)       0.944   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
    SLICE_X23Y104.COUT         Topcya                0.302   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X23Y105.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X23Y105.AMUX         Tcina                 0.198   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X42Y100.B3           net (fanout=66)       1.082   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[26]
    SLICE_X42Y100.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc191
    RAMB36_X2Y28.ADDRARDADDRL3 net (fanout=64)       2.798   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[26]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            6.042ns (1.218ns logic, 4.824ns route)
                                                             (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  3.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.044ns (Levels of Logic = 5)
  Clock Path Skew:      -0.334ns (1.015 - 1.349)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X27Y97.DQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[28]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28
    SLICE_X37Y104.C1           net (fanout=1)        0.953   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[28]
    SLICE_X37Y104.COUT         Topcyc                0.238   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<1>1
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect
    SLICE_X37Y105.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
    SLICE_X37Y105.COUT         Tbyp                  0.053   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X37Y106.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
    SLICE_X37Y106.COUT         Tbyp                  0.053   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X37Y107.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X37Y107.AMUX         Tcina                 0.227   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6
    SLICE_X42Y100.B1           net (fanout=31)       0.990   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O
    SLICE_X42Y100.BMUX         Tilo                  0.146   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc201
    RAMB36_X2Y28.ADDRARDADDRU2 net (fanout=65)       2.745   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[27]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            6.044ns (1.356ns logic, 4.688ns route)
                                                             (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  3.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.041ns (Levels of Logic = 3)
  Clock Path Skew:      -0.337ns (1.015 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X22Y97.CQ            Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    SLICE_X23Y104.A3           net (fanout=43)       0.944   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
    SLICE_X23Y104.COUT         Topcya                0.302   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X23Y105.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X23Y105.AMUX         Tcina                 0.198   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X42Y100.B3           net (fanout=66)       1.082   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[26]
    SLICE_X42Y100.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc191
    RAMB36_X2Y28.ADDRARDADDRU3 net (fanout=64)       2.797   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[26]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            6.041ns (1.218ns logic, 4.823ns route)
                                                             (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  3.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.029ns (Levels of Logic = 3)
  Clock Path Skew:      -0.337ns (1.015 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X22Y97.CQ            Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    SLICE_X23Y104.A3           net (fanout=43)       0.944   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
    SLICE_X23Y104.COUT         Topcya                0.289   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X23Y105.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X23Y105.AMUX         Tcina                 0.198   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X42Y100.B3           net (fanout=66)       1.082   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[26]
    SLICE_X42Y100.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc191
    RAMB36_X2Y28.ADDRARDADDRL3 net (fanout=64)       2.798   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[26]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            6.029ns (1.205ns logic, 4.824ns route)
                                                             (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  3.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.028ns (Levels of Logic = 3)
  Clock Path Skew:      -0.337ns (1.015 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X22Y97.CQ            Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    SLICE_X23Y104.A3           net (fanout=43)       0.944   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
    SLICE_X23Y104.COUT         Topcya                0.289   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X23Y105.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X23Y105.AMUX         Tcina                 0.198   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X42Y100.B3           net (fanout=66)       1.082   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[26]
    SLICE_X42Y100.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc191
    RAMB36_X2Y28.ADDRARDADDRU3 net (fanout=64)       2.797   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[26]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            6.028ns (1.205ns logic, 4.823ns route)
                                                             (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  3.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.085ns (Levels of Logic = 3)
  Clock Path Skew:      -0.261ns (1.015 - 1.276)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X54Y99.DQ            Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
    SLICE_X37Y106.A3           net (fanout=19)       0.999   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
    SLICE_X37Y106.COUT         Topcya                0.302   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Mmux_FPGA_TARGET.force_jump211
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X37Y107.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X37Y107.AMUX         Tcina                 0.227   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6
    SLICE_X42Y100.B1           net (fanout=31)       0.990   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O
    SLICE_X42Y100.BMUX         Tilo                  0.146   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc201
    RAMB36_X2Y28.ADDRARDADDRL2 net (fanout=65)       2.746   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[27]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            6.085ns (1.350ns logic, 4.735ns route)
                                                             (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  3.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.084ns (Levels of Logic = 3)
  Clock Path Skew:      -0.261ns (1.015 - 1.276)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X54Y99.DQ            Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
    SLICE_X37Y106.A3           net (fanout=19)       0.999   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
    SLICE_X37Y106.COUT         Topcya                0.302   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Mmux_FPGA_TARGET.force_jump211
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X37Y107.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X37Y107.AMUX         Tcina                 0.227   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6
    SLICE_X42Y100.B1           net (fanout=31)       0.990   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O
    SLICE_X42Y100.BMUX         Tilo                  0.146   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc201
    RAMB36_X2Y28.ADDRARDADDRU2 net (fanout=65)       2.745   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[27]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            6.084ns (1.350ns logic, 4.734ns route)
                                                             (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  3.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_29 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.999ns (Levels of Logic = 3)
  Clock Path Skew:      -0.334ns (1.015 - 1.349)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_29 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X24Y95.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_29
    SLICE_X23Y104.B3           net (fanout=36)       0.929   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[29]
    SLICE_X23Y104.COUT         Topcyb                0.310   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X23Y105.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X23Y105.AMUX         Tcina                 0.198   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X42Y100.B3           net (fanout=66)       1.082   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[26]
    SLICE_X42Y100.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc191
    RAMB36_X2Y28.ADDRARDADDRL3 net (fanout=64)       2.798   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[26]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            5.999ns (1.190ns logic, 4.809ns route)
                                                             (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  3.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.072ns (Levels of Logic = 3)
  Clock Path Skew:      -0.261ns (1.015 - 1.276)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X54Y99.DQ            Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
    SLICE_X37Y106.A3           net (fanout=19)       0.999   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
    SLICE_X37Y106.COUT         Topcya                0.289   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Mmux_FPGA_TARGET.force_DI211
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X37Y107.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X37Y107.AMUX         Tcina                 0.227   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6
    SLICE_X42Y100.B1           net (fanout=31)       0.990   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O
    SLICE_X42Y100.BMUX         Tilo                  0.146   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc201
    RAMB36_X2Y28.ADDRARDADDRL2 net (fanout=65)       2.746   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[27]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            6.072ns (1.337ns logic, 4.735ns route)
                                                             (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  3.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.071ns (Levels of Logic = 3)
  Clock Path Skew:      -0.261ns (1.015 - 1.276)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X54Y99.DQ            Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
    SLICE_X37Y106.A3           net (fanout=19)       0.999   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
    SLICE_X37Y106.COUT         Topcya                0.289   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Mmux_FPGA_TARGET.force_DI211
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X37Y107.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X37Y107.AMUX         Tcina                 0.227   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6
    SLICE_X42Y100.B1           net (fanout=31)       0.990   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O
    SLICE_X42Y100.BMUX         Tilo                  0.146   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc201
    RAMB36_X2Y28.ADDRARDADDRU2 net (fanout=65)       2.745   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[27]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            6.071ns (1.337ns logic, 4.734ns route)
                                                             (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  3.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_29 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.998ns (Levels of Logic = 3)
  Clock Path Skew:      -0.334ns (1.015 - 1.349)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_29 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X24Y95.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_29
    SLICE_X23Y104.B3           net (fanout=36)       0.929   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[29]
    SLICE_X23Y104.COUT         Topcyb                0.310   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X23Y105.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X23Y105.AMUX         Tcina                 0.198   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X42Y100.B3           net (fanout=66)       1.082   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[26]
    SLICE_X42Y100.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc191
    RAMB36_X2Y28.ADDRARDADDRU3 net (fanout=64)       2.797   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[26]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            5.998ns (1.190ns logic, 4.808ns route)
                                                             (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  3.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.994ns (Levels of Logic = 5)
  Clock Path Skew:      -0.334ns (1.015 - 1.349)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X27Y97.DQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[28]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28
    SLICE_X37Y104.C1           net (fanout=1)        0.953   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[28]
    SLICE_X37Y104.COUT         Topcyc                0.238   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<1>1
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect
    SLICE_X37Y105.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
    SLICE_X37Y105.COUT         Tbyp                  0.053   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X37Y106.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
    SLICE_X37Y106.COUT         Tbyp                  0.053   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X37Y107.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X37Y107.AMUX         Tcina                 0.227   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6
    SLICE_X42Y100.B1           net (fanout=31)       0.990   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O
    SLICE_X42Y100.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc191
    RAMB36_X2Y28.ADDRARDADDRL3 net (fanout=64)       2.798   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[26]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            5.994ns (1.253ns logic, 4.741ns route)
                                                             (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  3.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.993ns (Levels of Logic = 5)
  Clock Path Skew:      -0.334ns (1.015 - 1.349)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X27Y97.DQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[28]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28
    SLICE_X37Y104.C1           net (fanout=1)        0.953   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[28]
    SLICE_X37Y104.COUT         Topcyc                0.238   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.nibble_Zero<1>1
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect
    SLICE_X37Y105.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect/O
    SLICE_X37Y105.COUT         Tbyp                  0.053   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY
    SLICE_X37Y106.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/O
    SLICE_X37Y106.COUT         Tbyp                  0.053   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5
    SLICE_X37Y107.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
    SLICE_X37Y107.AMUX         Tcina                 0.227   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6
    SLICE_X42Y100.B1           net (fanout=31)       0.990   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O
    SLICE_X42Y100.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc191
    RAMB36_X2Y28.ADDRARDADDRU3 net (fanout=64)       2.797   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[26]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            5.993ns (1.253ns logic, 4.740ns route)
                                                             (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  3.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.984ns (Levels of Logic = 3)
  Clock Path Skew:      -0.334ns (1.015 - 1.349)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X26Y99.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[26]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26
    SLICE_X23Y105.A4           net (fanout=13)       1.049   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[26]
    SLICE_X23Y105.COUT         Topcya                0.302   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X23Y106.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X23Y106.AMUX         Tcina                 0.192   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X42Y101.B2           net (fanout=66)       0.958   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]
    SLICE_X42Y101.BMUX         Tilo                  0.146   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc151
    RAMB36_X2Y28.ADDRARDADDRL7 net (fanout=65)       2.698   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            5.984ns (1.279ns logic, 4.705ns route)
                                                             (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  3.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.983ns (Levels of Logic = 3)
  Clock Path Skew:      -0.334ns (1.015 - 1.349)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X26Y99.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[26]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26
    SLICE_X23Y105.A4           net (fanout=13)       1.049   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[26]
    SLICE_X23Y105.COUT         Topcya                0.302   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X23Y106.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X23Y106.AMUX         Tcina                 0.192   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X42Y101.B2           net (fanout=66)       0.958   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]
    SLICE_X42Y101.BMUX         Tilo                  0.146   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc151
    RAMB36_X2Y28.ADDRARDADDRU7 net (fanout=65)       2.697   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            5.983ns (1.279ns logic, 4.704ns route)
                                                             (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  3.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.973ns (Levels of Logic = 4)
  Clock Path Skew:      -0.334ns (1.015 - 1.349)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X27Y99.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[27]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27
    SLICE_X23Y104.D1           net (fanout=13)       1.051   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[27]
    SLICE_X23Y104.COUT         Topcyd                0.236   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X23Y105.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X23Y105.COUT         Tbyp                  0.053   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X23Y106.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X23Y106.AMUX         Tcina                 0.192   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X42Y101.B2           net (fanout=66)       0.958   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]
    SLICE_X42Y101.BMUX         Tilo                  0.146   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc151
    RAMB36_X2Y28.ADDRARDADDRL7 net (fanout=65)       2.698   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            5.973ns (1.266ns logic, 4.707ns route)
                                                             (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  3.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_0011_3 (FF)
  Destination:          QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/receive_Data_int_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.282ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.106 - 0.131)
  Source Clock:         clk_100_0000MHz falling at 5.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_0011_3 to QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/receive_Data_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y143.DQ      Tcko                  0.228   QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_0011[3]
                                                       QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_0011_3
    SLICE_X2Y142.B1      net (fanout=2)        0.635   QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_0011[3]
    SLICE_X2Y142.B       Tilo                  0.043   QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/receive_Data_int[5]
                                                       QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Mmux_rx_shft_reg[0]_Shift_Reg[0]_mux_16_OUT421
    SLICE_X3Y142.C3      net (fanout=2)        0.367   QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Mmux_rx_shft_reg[0]_Shift_Reg[0]_mux_16_OUT42
    SLICE_X3Y142.CLK     Tas                   0.009   QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/receive_Data_int[3]
                                                       QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Mmux_rx_shft_reg[0]_Shift_Reg[0]_mux_16_OUT51
                                                       QSPI_FLASH/QSPI_FLASH/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/receive_Data_int_3
    -------------------------------------------------  ---------------------------
    Total                                      1.282ns (0.280ns logic, 1.002ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  3.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.972ns (Levels of Logic = 4)
  Clock Path Skew:      -0.334ns (1.015 - 1.349)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X27Y99.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[27]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27
    SLICE_X23Y104.D1           net (fanout=13)       1.051   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[27]
    SLICE_X23Y104.COUT         Topcyd                0.236   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X23Y105.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X23Y105.COUT         Tbyp                  0.053   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X23Y106.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X23Y106.AMUX         Tcina                 0.192   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X42Y101.B2           net (fanout=66)       0.958   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]
    SLICE_X42Y101.BMUX         Tilo                  0.146   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc151
    RAMB36_X2Y28.ADDRARDADDRU7 net (fanout=65)       2.697   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            5.972ns (1.266ns logic, 4.706ns route)
                                                             (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  3.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.972ns (Levels of Logic = 4)
  Clock Path Skew:      -0.334ns (1.015 - 1.349)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X27Y97.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[28]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28
    SLICE_X23Y104.C2           net (fanout=14)       1.048   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[28]
    SLICE_X23Y104.COUT         Topcyc                0.238   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X23Y105.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X23Y105.COUT         Tbyp                  0.053   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X23Y106.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X23Y106.AMUX         Tcina                 0.192   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X42Y101.B2           net (fanout=66)       0.958   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]
    SLICE_X42Y101.BMUX         Tilo                  0.146   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc151
    RAMB36_X2Y28.ADDRARDADDRL7 net (fanout=65)       2.698   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            5.972ns (1.268ns logic, 4.704ns route)
                                                             (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  3.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.968ns (Levels of Logic = 4)
  Clock Path Skew:      -0.337ns (1.015 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X22Y97.CQ            Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    SLICE_X23Y104.A3           net (fanout=43)       0.944   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
    SLICE_X23Y104.COUT         Topcya                0.302   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X23Y105.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X23Y105.COUT         Tbyp                  0.053   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X23Y106.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X23Y106.AMUX         Tcina                 0.192   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X42Y101.B2           net (fanout=66)       0.958   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]
    SLICE_X42Y101.BMUX         Tilo                  0.146   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc151
    RAMB36_X2Y28.ADDRARDADDRL7 net (fanout=65)       2.698   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            5.968ns (1.368ns logic, 4.600ns route)
                                                             (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  3.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.971ns (Levels of Logic = 4)
  Clock Path Skew:      -0.334ns (1.015 - 1.349)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X27Y97.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[28]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28
    SLICE_X23Y104.C2           net (fanout=14)       1.048   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[28]
    SLICE_X23Y104.COUT         Topcyc                0.238   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X23Y105.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X23Y105.COUT         Tbyp                  0.053   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X23Y106.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X23Y106.AMUX         Tcina                 0.192   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X42Y101.B2           net (fanout=66)       0.958   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]
    SLICE_X42Y101.BMUX         Tilo                  0.146   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc151
    RAMB36_X2Y28.ADDRARDADDRU7 net (fanout=65)       2.697   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            5.971ns (1.268ns logic, 4.703ns route)
                                                             (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  3.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.967ns (Levels of Logic = 4)
  Clock Path Skew:      -0.337ns (1.015 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X22Y97.CQ            Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    SLICE_X23Y104.A3           net (fanout=43)       0.944   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
    SLICE_X23Y104.COUT         Topcya                0.302   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X23Y105.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X23Y105.COUT         Tbyp                  0.053   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X23Y106.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X23Y106.AMUX         Tcina                 0.192   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X42Y101.B2           net (fanout=66)       0.958   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]
    SLICE_X42Y101.BMUX         Tilo                  0.146   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc151
    RAMB36_X2Y28.ADDRARDADDRU7 net (fanout=65)       2.697   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[22]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            5.967ns (1.368ns logic, 4.599ns route)
                                                             (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  3.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_29 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.961ns (Levels of Logic = 3)
  Clock Path Skew:      -0.334ns (1.015 - 1.349)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_29 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X24Y95.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_29
    SLICE_X23Y104.B3           net (fanout=36)       0.929   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[29]
    SLICE_X23Y104.COUT         Topcyb                0.272   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X23Y105.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X23Y105.AMUX         Tcina                 0.198   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X42Y100.B3           net (fanout=66)       1.082   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[26]
    SLICE_X42Y100.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc191
    RAMB36_X2Y28.ADDRARDADDRL3 net (fanout=64)       2.798   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[26]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30
    -------------------------------------------------------  ---------------------------
    Total                                            5.961ns (1.152ns logic, 4.809ns route)
                                                             (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
        * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 10.000ns (100.000MHz) (Tcapper)
  Physical resource: axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VERTEX7_I/CLK
  Logical resource: axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VERTEX7_I/CLK
  Location pin: ICAP_X0Y0.CLK
  Clock network: axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_clk
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10/CLKARDCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10/CLKARDCLKL
  Location pin: RAMB36_X2Y17.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10/CLKARDCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10/CLKARDCLKU
  Location pin: RAMB36_X2Y17.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10/CLKBWRCLKL
  Location pin: RAMB36_X2Y17.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10/CLKBWRCLKU
  Location pin: RAMB36_X2Y17.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11/CLKARDCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11/CLKARDCLKL
  Location pin: RAMB36_X3Y19.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11/CLKARDCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11/CLKARDCLKU
  Location pin: RAMB36_X3Y19.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11/CLKBWRCLKL
  Location pin: RAMB36_X3Y19.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11/CLKBWRCLKU
  Location pin: RAMB36_X3Y19.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12/CLKARDCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12/CLKARDCLKL
  Location pin: RAMB36_X3Y18.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12/CLKARDCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12/CLKARDCLKU
  Location pin: RAMB36_X3Y18.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12/CLKBWRCLKL
  Location pin: RAMB36_X3Y18.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12/CLKBWRCLKU
  Location pin: RAMB36_X3Y18.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13/CLKARDCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13/CLKARDCLKL
  Location pin: RAMB36_X1Y16.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13/CLKARDCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13/CLKARDCLKU
  Location pin: RAMB36_X1Y16.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13/CLKBWRCLKL
  Location pin: RAMB36_X1Y16.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13/CLKBWRCLKU
  Location pin: RAMB36_X1Y16.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14/CLKARDCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14/CLKARDCLKL
  Location pin: RAMB36_X2Y15.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14/CLKARDCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14/CLKARDCLKU
  Location pin: RAMB36_X2Y15.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14/CLKBWRCLKL
  Location pin: RAMB36_X2Y15.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14/CLKBWRCLKU
  Location pin: RAMB36_X2Y15.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15/CLKARDCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15/CLKARDCLKL
  Location pin: RAMB36_X1Y15.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15/CLKARDCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15/CLKARDCLKU
  Location pin: RAMB36_X1Y15.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15/CLKBWRCLKL
  Location pin: RAMB36_X1Y15.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15/CLKBWRCLKU
  Location pin: RAMB36_X1Y15.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_16/CLKARDCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_16/CLKARDCLKL
  Location pin: RAMB36_X2Y13.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_16/CLKARDCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_16/CLKARDCLKU
  Location pin: RAMB36_X2Y13.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_16/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_16/CLKBWRCLKL
  Location pin: RAMB36_X2Y13.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_16/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_16/CLKBWRCLKU
  Location pin: RAMB36_X2Y13.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_17/CLKARDCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_17/CLKARDCLKL
  Location pin: RAMB36_X1Y21.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      5.000ns|            0|            0|            0|       544770|
| TS_clock_generator_0_clock_gen|     10.000ns|     10.000ns|          N/A|            0|            0|       544770|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_N          |    6.442|    3.374|    1.516|    0.829|
CLK_P          |    6.442|    3.374|    1.516|    0.829|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_N          |    6.442|    3.374|    1.516|    0.829|
CLK_P          |    6.442|    3.374|    1.516|    0.829|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 544770 paths, 0 nets, and 20151 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 08 15:52:00 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 922 MB



