// Seed: 299961888
module module_0;
  logic id_1;
  assign module_2._id_19 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd4,
    parameter id_2 = 32'd28
) (
    _id_1,
    _id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire _id_2;
  input wire _id_1;
  logic [id_2 : id_2] id_5;
  logic [1 'h0 : !  id_1] id_6;
  parameter id_7 = -1, id_8 = id_8;
  final $signed(49);
  ;
  module_0 modCall_1 ();
  logic id_9;
endmodule
module module_0 #(
    parameter id_1  = 32'd90,
    parameter id_19 = 32'd9
) (
    output wor id_0
    , id_21,
    output uwire _id_1,
    input tri id_2,
    output supply1 id_3,
    input uwire id_4,
    input uwire id_5,
    input tri module_2,
    input tri id_7,
    input supply0 id_8,
    input uwire id_9,
    input wand id_10,
    input supply0 id_11,
    input supply0 id_12,
    input supply1 id_13,
    output wor id_14,
    output tri id_15,
    input tri1 id_16,
    input tri id_17,
    output wire id_18,
    input tri1 _id_19
);
  assign id_3 = -1;
  wire id_22;
  logic [id_1 : -1] id_23;
  ;
  module_0 modCall_1 ();
  logic [7:0]
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38;
  wire id_39;
  parameter id_40 = 1;
  wire id_41;
  assign id_27[id_19] = 1;
  assign id_36 = id_10;
  wire [-1 'b0 >  1 : -1] id_42;
endmodule
