---
title: "Interstage Pipeline VLSI Architecture for 2-D DWT"
collection: publications
permalink: /publication/2013-05-01-paper-title-number-1
#excerpt: 'This paper is about the number 1. The number 2 is left for future work.'
date: 2013-05-01
venue: 'International Journal of Engineering Research & Technology (IJERT), Vol. 2, Issue 5, May - 2013'
paperurl: 'https://www.ijert.org/research/interstage-pipeline-vlsi-architecture-for-2-d-dwt-IJERTV2IS50408.pdf'
#citation: 'Your Name, You. (2009). &quot;Paper Title Number 1.&quot; <i>Journal 1</i>. 1(1).'
---
This paper is about the pipeline VLSI architecture for the computation of the 2-D  discrete wavelet transform (DWT). 

[Download paper here](https://AjinkyaBankar.github.io/files/paper1.pdf){:target="_blank"}
