Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/aluno/dlp2/niosII_hw_dev_tutorial/lab1.qsys --block-symbol-file --output-directory=/home/aluno/dlp2/niosII_hw_dev_tutorial/lab1 --family="Cyclone V" --part=5CGXFC7C7F23C8
Progress: Loading niosII_hw_dev_tutorial/lab1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_qsys 16.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module led_pio
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sys_clk_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: lab1.cpu: Nios II Classic cores are no longer recommended for new projects
Info: lab1.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: lab1.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: lab1.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/aluno/dlp2/niosII_hw_dev_tutorial/lab1.qsys --synthesis=VHDL --output-directory=/home/aluno/dlp2/niosII_hw_dev_tutorial/lab1/synthesis --family="Cyclone V" --part=5CGXFC7C7F23C8
Progress: Loading niosII_hw_dev_tutorial/lab1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_qsys 16.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module led_pio
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sys_clk_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: lab1.cpu: Nios II Classic cores are no longer recommended for new projects
Info: lab1.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: lab1.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: lab1.sysid: Time stamp will be automatically updated when this component is generated.
Info: lab1: Generating lab1 "lab1" for QUARTUS_SYNTH
Info: cpu: Starting RTL generation for module 'lab1_cpu'
Info: cpu:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=lab1_cpu --dir=/tmp/alt8201_3572352682314327810.dir/0003_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64 --verilog --config=/tmp/alt8201_3572352682314327810.dir/0003_cpu_gen//lab1_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.11.01 16:41:51 (*) Starting Nios II generation
Info: cpu: # 2019.11.01 16:41:51 (*)   Checking for plaintext license.
Info: cpu: # 2019.11.01 16:41:52 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA/18.1/quartus/linux64
Info: cpu: # 2019.11.01 16:41:52 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.11.01 16:41:53 (*)   Plaintext license not found.
Info: cpu: # 2019.11.01 16:41:53 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.11.01 16:41:54 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA/18.1/quartus/linux64
Info: cpu: # 2019.11.01 16:41:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.11.01 16:41:55 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2019.11.01 16:41:55 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.11.01 16:41:55 (*)   Creating all objects for CPU
Info: cpu: # 2019.11.01 16:41:57 (*)     Pipeline frontend
Info: cpu: # 2019.11.01 16:42:01 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.11.01 16:42:07 (*)   Creating encrypted RTL
Info: cpu: # 2019.11.01 16:42:09 (*) Done Nios II generation
Info: cpu: perl: warning: Setting locale failed.
Info: cpu: perl: warning: Please check that your locale settings:
Info: cpu: 	LANGUAGE = "pt_BR:pt:en",
Info: cpu: 	LC_ALL = (unset),
Info: cpu: 	LC_CTYPE = "en_US.UTF-8",
Info: cpu: 	LANG = "C"
Info: cpu:     are supported and installed on your system.
Info: cpu: perl: warning: Falling back to the standard locale ("C").
Error: cpu: Failed to generate module lab1_cpu
Info: cpu: Done RTL generation for module 'lab1_cpu'
Info: cpu: "lab1" instantiated altera_nios2_qsys "cpu"
Error: Generation stopped, 8 or more modules remaining
Info: lab1: Done "lab1" with 10 modules, 13 files
Error: qsys-generate failed with exit code 1: 2 Errors, 1 Warning
Info: Finished: Create HDL design files for synthesis
