---
author: kevbroch
comments: false
date: 2012-07-25 23:12:01+00:00
excerpt: "\n\t\t\t\t\t\t"
layout: page
link: http://www.hotchips.org/archives/2000s/hc15/
slug: hc15
title: "\n\t\t\t\tHC15 (2003)\t\t"
wordpress_id: 492
---


				

### General Information


<table style="width: 100%;" >
<tbody >
<tr >
HOT CHIPS 15 (2003)
</tr>
<tr >

<td width="20%" >**Date**
</td>

<td >August 17-19, 2003
</td>
</tr>
<tr >

<td >**Place**
</td>

<td >Memorial Auditorium, Stanford University
</td>
</tr>
<tr >

<td >**Program**
</td>

<td >Final Program[ ![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/1_Sun/program.pdf)
</td>
</tr>
<tr >

<td >**Committees**
</td>

<td >[Organizing and Program Committees](/wp-content/uploads/hc_archives/hc15/1_Sun/committees_hc15.html)
</td>
</tr>
</tbody>
</table>



### Tutorials


<table style="width: 100%;" >
<tbody >
<tr >
Tutorials
Sunday, August 17, 2003
</tr>
<tr valign="top" >

<td width="20%" >**Morning Tutorial**
</td>

<td >**Test and Reliability Techniques for Robust System Design**
**Chair:** Tadao Nakamura (Tohoku University)
**Speakers:** Subhasish Mitra (Intel)
</td>
</tr>
<tr valign="top" >

<td >**Afternoon Tutorial**
</td>

<td >**Past and Future of Cryptographic Engineering**
**Chair:** John Wawrzynek (UC Berkeley)
**Speakers:** Christof Paar (Ruhr-Universitaet Bochum)
</td>
</tr>
</tbody>
</table>



### Conference Day One


<table style="width: 100%;" >
<tbody >
<tr >
Session
Monday, August 18, 2003
</tr>
<tr valign="top" >

<td >**Opening Remarks**
</td>

<td >Siamak Arya (Telairity), General Chair
Pradeep Dubey (Intel), Program Co-Chairs
Mike Flynn (Stanford)
</td>
</tr>
<tr valign="top" >

<td >**Session 1**
</td>

<td >**Supercomputing**
**Chair: **John Sell (AMD)
_Red Storm: A 10,000 node system with reliable, high bandwidth, low latency interconnect_, Bob Alverson (Cray) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/2_Mon/1.cray.pdf)_Quadrics QsNet II : A Network for Supercomputing Applications_, Fabrizio Petrini, David Addison, Jon Beecroft, David Hewson, Moray McLaren (Los Alamos) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/2_Mon/2.quadrics.pdf)

_Sub-lithographic Semiconductor Computing Systems_, Andre DeHon (Caltech) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/2_Mon/3.caltech.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Keynote 1**
</td>

<td >**Chair:** Mike Flynn (Stanford)**Keynote: The Whole Earth Simulator: World's Fastest Supercomputer**, Tadashi Watanabe (NEC) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/2_Mon/keynote1.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 2**
</td>

<td >**Embedded**
**Chair:** Howard Sachs (Telairity)
_A Multithreaded RISC/DSP Proc. w/ High Speed Interconnect_, Erik Norden (Infineon) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/2_Mon/4.infineon.pdf)_Intelligent Energy Management: an SoC Design Based on ARM926EJ-S_, David Flynn (ARM) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/2_Mon/5.arm.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 3**
</td>

<td >**Application Specific Chips**
**Chair:** Henry Moreton (NVIDIA)_RAMP-IV: A Low-Power / High-Performance 2D/3D Graphics Accelerator for Mobile Multimedia Applications_, Ramchan Woo, Sungdae Choi, Ju-Ho Sohn, Seong-Jun Song, Yong-Don Bae, and Hoi-Jun Yo (KAIST) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/2_Mon/6.ramp4.pdf)_TMS320DM310: A Portable Digital Media Processor_, Deepu Talla, Russ Austen, Dave Brier, Ching-Yu Hung, Derek Huynh, David Smith, Bruce Xiong, Raj Talluri, and Frank Brill (Texas Instruments) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/2_Mon/7.ti.pdf)

_ReX: A dNTSC Receiver System on Chip_, Slobodan Simovich (Dotcast) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/2_Mon/8.dotcast.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 4**
</td>

<td >**Wireless**
**Chair:** Keith Diefendorff (MIPS)_The Architecture of the Intel® PXA800F Cellular Processor_, Dilip Krishnaswamy (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/2_Mon/9.intel.pdf)_BCM2132: GSM/GPRS Handset Baseband w/ Integrated EDGE & Media Functions_, Nelson Sollenberger, Li Fun Chang, Paul Lu (Broadcom)[![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/2_Mon/10.broadcom.pdf)

_Broadcom WLAN chipset for 802.11 a/b/g_, Jason A. Trachewsky, Arya Behzad, Reza Rofougaran (Broadcom) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/2_Mon/11.broadcom.pdf)

_A UMTS Baseband Receiver Chip for Infrastructure Applications_, Sundararajan Sriram, K. Brown, P. Bertrand, F. Moerman, O. Paviot, C. Sengupta, V. Sundararajan, A. Gatherer (Texas Instruments) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/2_Mon/12.texas.pdf)
</td>
</tr>
<tr valign="top" >

<td height="215" >**Panel Discussion**
</td>

<td >**Disasters I Have Been Involved With**
**Moderator:** Nick Tredennick (Editor, Gilder Technology Report) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/2_Mon/Disasters.pdf)**Panelists:**
Bob Cousins (CTO, Storfinity) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/2_Mon/cousins.pdf)
Dave Wyland (The Wyland Group, Inc.) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/2_Mon/wyland.pdf)
Jack D. Grimes (Consultant) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/2_Mon/grimes.pdf)
Jim Turley (Editor, Silicon Insider) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/2_Mon/turley.pdf)
</td>
</tr>
</tbody>
</table>



### Conference Day Two


<table style="width: 100%;" >
<tbody >
<tr >
Session
Tuesday, August 19, 2003
</tr>
<tr valign="top" >

<td >**Session 5**
</td>

<td >**Switching and Routing**
**Chair:** Marc Tremblay (Sun)_A Single Chip Shared Mem Switch w/ Twelve 10Gb Ethernet Ports_, Takeshi Shimizu, Yukihiro Nakagawa, Sridhar Pathi, Yasushi Umezawa, Takashi Miyoshi, Takeshi Horie, Akira Hattori (Fujitsu) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/3_Tue/1.fujitsu.pdf)_Terabit Crossbar Switch Core for Multi-Clock-Domain SoCs_, Uri Cummings (Fulcrum) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/3_Tue/2.fulcrum.pdf)

_Adaptive Packet Processor_, Bill Lynch (Procket) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/3_Tue/3.procket.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 6**
</td>

<td >**Security**
**Chair:** Pradeep Dubey (Intel)_Multi-Gigabit SSL & TLS Record Layer Protocol Processor and Multi-Gigabit IPSec Processor_, David Chin, Terry Tham (Broadcom) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/3_Tue/4.broadcom.pdf)_Continuum Security Processor: Micro-Architecture Overview_, Srinivas Mantripragada (NetContinuum) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/3_Tue/5.continuum.pdf)

_Nitrox-II™ Inline Security Processor_, M. Raghib Hussain (Cavium) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/3_Tue/6.nitrox.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Keynote 2**
</td>

<td >**Chair:** Alan Smith (UC Berkeley)Perspectives on the Future of Microelectronics for Military Systems
Robert F. Leheny Director, Microsystems Technology Office (DARPA)
</td>
</tr>
<tr valign="top" >

<td >**Session 7**
</td>

<td >**Potpourri**
**Chair:** Forest Baskett (NEA)_Ubicom MASI - Wireless Network Processor_, David Fotland (Ubicom) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/3_Tue/7.ubicom.pdf)_A 10 Gbps Ethernet TCP/IP Processor_, Jianping Xu, Nitin Borkar, Vasantha Erraguntla, Yatin Hoskote, Tanay Karnik, Sriram Vangal, Justin Rattne (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/3_Tue/8.intel.pdf)

_Janus: A Gigaflop VLIW+RISC SoC Tile_, Pier Stanislao Paolucci (Atmel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/3_Tue/9.atmel.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 8**
</td>

<td >**Processors**
**Chair:** John Crawford (Intel)_An Embedded 600Mhz Synthesized Processor_, Howard Sachs (Telairity) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/3_Tue/10.telairity.pdf)_POWER5: IBM’s Next Generation POWER Microprocessor_, Ron Kalla (IBM) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/3_Tue/11.ibm.pdf)

_Ultrasparc Gemini: Dual CPU Processor_, Sanjiv Kapil (Sun) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/3_Tue/12.sun.pdf)

_Two New 130nm Itanium 2 Processors for 2003_, Harry Muljono, Stefan Rusu (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc15/3_Tue/13.intel.pdf)
</td>
</tr>
</tbody>
</table>		
