(function() {var implementors = {};
implementors["bare_metal"] = [{"text":"impl&lt;T&gt; Unpin for Peripheral&lt;T&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CriticalSection","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for Mutex&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["cortex_m"] = [{"text":"impl Unpin for Delay","synthetic":true,"types":[]},{"text":"impl&lt;T:&nbsp;?Sized&gt; Unpin for Aligned&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for CsselrCacheType","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for Comparator","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for Stim","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for Exception","synthetic":true,"types":[]},{"text":"impl Unpin for VectActive","synthetic":true,"types":[]},{"text":"impl Unpin for SystemHandler","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for SystClkSource","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for Peripherals","synthetic":true,"types":[]},{"text":"impl Unpin for CBP","synthetic":true,"types":[]},{"text":"impl Unpin for CPUID","synthetic":true,"types":[]},{"text":"impl Unpin for DCB","synthetic":true,"types":[]},{"text":"impl Unpin for DWT","synthetic":true,"types":[]},{"text":"impl Unpin for FPB","synthetic":true,"types":[]},{"text":"impl Unpin for FPU","synthetic":true,"types":[]},{"text":"impl Unpin for ICB","synthetic":true,"types":[]},{"text":"impl Unpin for ITM","synthetic":true,"types":[]},{"text":"impl Unpin for MPU","synthetic":true,"types":[]},{"text":"impl Unpin for NVIC","synthetic":true,"types":[]},{"text":"impl Unpin for SAU","synthetic":true,"types":[]},{"text":"impl Unpin for SCB","synthetic":true,"types":[]},{"text":"impl Unpin for SYST","synthetic":true,"types":[]},{"text":"impl Unpin for TPIU","synthetic":true,"types":[]},{"text":"impl Unpin for Control","synthetic":true,"types":[]},{"text":"impl Unpin for Npriv","synthetic":true,"types":[]},{"text":"impl Unpin for Spsel","synthetic":true,"types":[]},{"text":"impl Unpin for Fpca","synthetic":true,"types":[]},{"text":"impl Unpin for Faultmask","synthetic":true,"types":[]},{"text":"impl Unpin for Primask","synthetic":true,"types":[]}];
implementors["embedded_hal"] = [{"text":"impl&lt;T&gt; Unpin for OldOutputPin&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Polarity","synthetic":true,"types":[]},{"text":"impl Unpin for Phase","synthetic":true,"types":[]},{"text":"impl Unpin for Mode","synthetic":true,"types":[]}];
implementors["nb"] = [{"text":"impl&lt;E&gt; Unpin for Error&lt;E&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;E: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["rp2040_pac"] = [{"text":"impl Unpin for Cs","synthetic":true,"types":[]},{"text":"impl Unpin for Inte","synthetic":true,"types":[]},{"text":"impl Unpin for Ints","synthetic":true,"types":[]},{"text":"impl Unpin for Intf","synthetic":true,"types":[]},{"text":"impl Unpin for Fcs","synthetic":true,"types":[]},{"text":"impl Unpin for Intr","synthetic":true,"types":[]},{"text":"impl Unpin for Result","synthetic":true,"types":[]},{"text":"impl Unpin for Div","synthetic":true,"types":[]},{"text":"impl Unpin for Fifo","synthetic":true,"types":[]},{"text":"impl Unpin for Adc","synthetic":true,"types":[]},{"text":"impl Unpin for Perfsel1","synthetic":true,"types":[]},{"text":"impl Unpin for Perfsel3","synthetic":true,"types":[]},{"text":"impl Unpin for Perfctr3","synthetic":true,"types":[]},{"text":"impl Unpin for Perfsel2","synthetic":true,"types":[]},{"text":"impl Unpin for Perfctr2","synthetic":true,"types":[]},{"text":"impl Unpin for Perfctr0","synthetic":true,"types":[]},{"text":"impl Unpin for Perfctr1","synthetic":true,"types":[]},{"text":"impl Unpin for Perfsel0","synthetic":true,"types":[]},{"text":"impl Unpin for BusPriorityAck","synthetic":true,"types":[]},{"text":"impl Unpin for BusPriority","synthetic":true,"types":[]},{"text":"impl Unpin for Busctrl","synthetic":true,"types":[]},{"text":"impl Unpin for ClkGpout0Div","synthetic":true,"types":[]},{"text":"impl Unpin for ClkRefDiv","synthetic":true,"types":[]},{"text":"impl Unpin for ClkAdcCtrl","synthetic":true,"types":[]},{"text":"impl Unpin for Intr","synthetic":true,"types":[]},{"text":"impl Unpin for ClkSysResusStatus","synthetic":true,"types":[]},{"text":"impl Unpin for WakeEn0","synthetic":true,"types":[]},{"text":"impl Unpin for ClkGpout3Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for ClkAdcDiv","synthetic":true,"types":[]},{"text":"impl Unpin for ClkSysDiv","synthetic":true,"types":[]},{"text":"impl Unpin for Fc0Interval","synthetic":true,"types":[]},{"text":"impl Unpin for ClkSysResusCtrl","synthetic":true,"types":[]},{"text":"impl Unpin for SleepEn0","synthetic":true,"types":[]},{"text":"impl Unpin for ClkPeriCtrl","synthetic":true,"types":[]},{"text":"impl Unpin for ClkSysCtrl","synthetic":true,"types":[]},{"text":"impl Unpin for ClkRtcCtrl","synthetic":true,"types":[]},{"text":"impl Unpin for Enabled1","synthetic":true,"types":[]},{"text":"impl Unpin for ClkGpout3Div","synthetic":true,"types":[]},{"text":"impl Unpin for WakeEn1","synthetic":true,"types":[]},{"text":"impl Unpin for ClkRefCtrl","synthetic":true,"types":[]},{"text":"impl Unpin for ClkGpout1Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Fc0Status","synthetic":true,"types":[]},{"text":"impl Unpin for Fc0MinKhz","synthetic":true,"types":[]},{"text":"impl Unpin for ClkGpout0Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Ints","synthetic":true,"types":[]},{"text":"impl Unpin for ClkGpout1Div","synthetic":true,"types":[]},{"text":"impl Unpin for Enabled0","synthetic":true,"types":[]},{"text":"impl Unpin for ClkGpout2Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Fc0Result","synthetic":true,"types":[]},{"text":"impl Unpin for Fc0Src","synthetic":true,"types":[]},{"text":"impl Unpin for Fc0Delay","synthetic":true,"types":[]},{"text":"impl Unpin for ClkRtcDiv","synthetic":true,"types":[]},{"text":"impl Unpin for ClkUsbDiv","synthetic":true,"types":[]},{"text":"impl Unpin for Inte","synthetic":true,"types":[]},{"text":"impl Unpin for Fc0RefKhz","synthetic":true,"types":[]},{"text":"impl Unpin for Fc0MaxKhz","synthetic":true,"types":[]},{"text":"impl Unpin for Intf","synthetic":true,"types":[]},{"text":"impl Unpin for SleepEn1","synthetic":true,"types":[]},{"text":"impl Unpin for ClkGpout2Div","synthetic":true,"types":[]},{"text":"impl Unpin for ClkUsbCtrl","synthetic":true,"types":[]},{"text":"impl Unpin for ClkGpout2CtrlAuxsrc","synthetic":true,"types":[]},{"text":"impl Unpin for ClkGpout0CtrlAuxsrc","synthetic":true,"types":[]},{"text":"impl Unpin for ClkGpout1CtrlAuxsrc","synthetic":true,"types":[]},{"text":"impl Unpin for ClkPeriCtrlAuxsrc","synthetic":true,"types":[]},{"text":"impl Unpin for ClkSysCtrlSrc","synthetic":true,"types":[]},{"text":"impl Unpin for ClkAdcCtrlAuxsrc","synthetic":true,"types":[]},{"text":"impl Unpin for ClkRefCtrlSrc","synthetic":true,"types":[]},{"text":"impl Unpin for ClkGpout3CtrlAuxsrc","synthetic":true,"types":[]},{"text":"impl Unpin for ClkRefCtrlAuxsrc","synthetic":true,"types":[]},{"text":"impl Unpin for ClkSysCtrlAuxsrc","synthetic":true,"types":[]},{"text":"impl Unpin for ClkUsbCtrlAuxsrc","synthetic":true,"types":[]},{"text":"impl Unpin for Fc0SrcFc0Src","synthetic":true,"types":[]},{"text":"impl Unpin for ClkRtcCtrlAuxsrc","synthetic":true,"types":[]},{"text":"impl Unpin for Clocks","synthetic":true,"types":[]},{"text":"impl Unpin for Ch8DbgCtdreq","synthetic":true,"types":[]},{"text":"impl Unpin for Ch10DbgCtdreq","synthetic":true,"types":[]},{"text":"impl Unpin for Ch11CtrlTrig","synthetic":true,"types":[]},{"text":"impl Unpin for NChannels","synthetic":true,"types":[]},{"text":"impl Unpin for Ch3DbgCtdreq","synthetic":true,"types":[]},{"text":"impl Unpin for Intf1","synthetic":true,"types":[]},{"text":"impl Unpin for Ch1DbgCtdreq","synthetic":true,"types":[]},{"text":"impl Unpin for Ints0","synthetic":true,"types":[]},{"text":"impl Unpin for Ch2DbgCtdreq","synthetic":true,"types":[]},{"text":"impl Unpin for Ch1CtrlTrig","synthetic":true,"types":[]},{"text":"impl Unpin for ChanAbort","synthetic":true,"types":[]},{"text":"impl Unpin for Ch0CtrlTrig","synthetic":true,"types":[]},{"text":"impl Unpin for Ch4DbgCtdreq","synthetic":true,"types":[]},{"text":"impl Unpin for Ch7CtrlTrig","synthetic":true,"types":[]},{"text":"impl Unpin for Inte0","synthetic":true,"types":[]},{"text":"impl Unpin for Ch9DbgCtdreq","synthetic":true,"types":[]},{"text":"impl Unpin for FifoLevels","synthetic":true,"types":[]},{"text":"impl Unpin for Ch10CtrlTrig","synthetic":true,"types":[]},{"text":"impl Unpin for Ch6CtrlTrig","synthetic":true,"types":[]},{"text":"impl Unpin for Ch3CtrlTrig","synthetic":true,"types":[]},{"text":"impl Unpin for Ch5CtrlTrig","synthetic":true,"types":[]},{"text":"impl Unpin for Ch9CtrlTrig","synthetic":true,"types":[]},{"text":"impl Unpin for Ch5DbgCtdreq","synthetic":true,"types":[]},{"text":"impl Unpin for Timer1","synthetic":true,"types":[]},{"text":"impl Unpin for Ch11DbgCtdreq","synthetic":true,"types":[]},{"text":"impl Unpin for Ch2CtrlTrig","synthetic":true,"types":[]},{"text":"impl Unpin for Ch0DbgCtdreq","synthetic":true,"types":[]},{"text":"impl Unpin for Timer0","synthetic":true,"types":[]},{"text":"impl Unpin for Intf0","synthetic":true,"types":[]},{"text":"impl Unpin for Ch6DbgCtdreq","synthetic":true,"types":[]},{"text":"impl Unpin for Ch8CtrlTrig","synthetic":true,"types":[]},{"text":"impl Unpin for Inte1","synthetic":true,"types":[]},{"text":"impl Unpin for Ch7DbgCtdreq","synthetic":true,"types":[]},{"text":"impl Unpin for Ints1","synthetic":true,"types":[]},{"text":"impl Unpin for SniffCtrl","synthetic":true,"types":[]},{"text":"impl Unpin for Ch4CtrlTrig","synthetic":true,"types":[]},{"text":"impl Unpin for Intr","synthetic":true,"types":[]},{"text":"impl Unpin for MultiChanTrigger","synthetic":true,"types":[]},{"text":"impl Unpin for DataSize","synthetic":true,"types":[]},{"text":"impl Unpin for SniffCtrlCalc","synthetic":true,"types":[]},{"text":"impl Unpin for TreqSel","synthetic":true,"types":[]},{"text":"impl Unpin for Dma","synthetic":true,"types":[]},{"text":"impl Unpin for RW","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl&lt;T, A&gt; Unpin for Reg&lt;T, A&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for IcAckGeneralCall","synthetic":true,"types":[]},{"text":"impl Unpin for IcSdaSetup","synthetic":true,"types":[]},{"text":"impl Unpin for IcStatus","synthetic":true,"types":[]},{"text":"impl Unpin for IcSar","synthetic":true,"types":[]},{"text":"impl Unpin for IcDmaTdlr","synthetic":true,"types":[]},{"text":"impl Unpin for IcClrIntr","synthetic":true,"types":[]},{"text":"impl Unpin for IcCon","synthetic":true,"types":[]},{"text":"impl Unpin for IcTxAbrtSource","synthetic":true,"types":[]},{"text":"impl Unpin for IcEnableStatus","synthetic":true,"types":[]},{"text":"impl Unpin for IcTxflr","synthetic":true,"types":[]},{"text":"impl Unpin for IcClrRxDone","synthetic":true,"types":[]},{"text":"impl Unpin for IcRxflr","synthetic":true,"types":[]},{"text":"impl Unpin for IcClrRxUnder","synthetic":true,"types":[]},{"text":"impl Unpin for IcClrTxAbrt","synthetic":true,"types":[]},{"text":"impl Unpin for IcDmaCr","synthetic":true,"types":[]},{"text":"impl Unpin for IcEnable","synthetic":true,"types":[]},{"text":"impl Unpin for IcRawIntrStat","synthetic":true,"types":[]},{"text":"impl Unpin for IcDmaRdlr","synthetic":true,"types":[]},{"text":"impl Unpin for IcCompType","synthetic":true,"types":[]},{"text":"impl Unpin for IcClrStopDet","synthetic":true,"types":[]},{"text":"impl Unpin for IcClrStartDet","synthetic":true,"types":[]},{"text":"impl Unpin for IcClrRestartDet","synthetic":true,"types":[]},{"text":"impl Unpin for IcFsSclHcnt","synthetic":true,"types":[]},{"text":"impl Unpin for IcClrRxOver","synthetic":true,"types":[]},{"text":"impl Unpin for IcSsSclLcnt","synthetic":true,"types":[]},{"text":"impl Unpin for IcFsSpklen","synthetic":true,"types":[]},{"text":"impl Unpin for IcDataCmd","synthetic":true,"types":[]},{"text":"impl Unpin for IcTxTl","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrStat","synthetic":true,"types":[]},{"text":"impl Unpin for IcTar","synthetic":true,"types":[]},{"text":"impl Unpin for IcSlvDataNackOnly","synthetic":true,"types":[]},{"text":"impl Unpin for IcSsSclHcnt","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrMask","synthetic":true,"types":[]},{"text":"impl Unpin for IcClrRdReq","synthetic":true,"types":[]},{"text":"impl Unpin for IcCompVersion","synthetic":true,"types":[]},{"text":"impl Unpin for IcFsSclLcnt","synthetic":true,"types":[]},{"text":"impl Unpin for IcClrGenCall","synthetic":true,"types":[]},{"text":"impl Unpin for IcSdaHold","synthetic":true,"types":[]},{"text":"impl Unpin for IcRxTl","synthetic":true,"types":[]},{"text":"impl Unpin for IcCompParam1","synthetic":true,"types":[]},{"text":"impl Unpin for IcClrActivity","synthetic":true,"types":[]},{"text":"impl Unpin for IcClrTxOver","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrStatRStartDet","synthetic":true,"types":[]},{"text":"impl Unpin for IcConIc10bitaddrMaster","synthetic":true,"types":[]},{"text":"impl Unpin for IcRawIntrStatRxFull","synthetic":true,"types":[]},{"text":"impl Unpin for IcAckGeneralCallAckGenCall","synthetic":true,"types":[]},{"text":"impl Unpin for IcStatusRfne","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrMaskMGenCall","synthetic":true,"types":[]},{"text":"impl Unpin for IcConIcRestartEn","synthetic":true,"types":[]},{"text":"impl Unpin for IcDataCmdCmd","synthetic":true,"types":[]},{"text":"impl Unpin for IcEnableStatusSlvDisabledWhileBusy","synthetic":true,"types":[]},{"text":"impl Unpin for IcTxAbrtSourceAbrtSlvArblost","synthetic":true,"types":[]},{"text":"impl Unpin for IcTxAbrtSourceAbrtSbyteAckdet","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrStatRActivity","synthetic":true,"types":[]},{"text":"impl Unpin for IcTarSpecial","synthetic":true,"types":[]},{"text":"impl Unpin for IcTxAbrtSourceAbrtHsAckdet","synthetic":true,"types":[]},{"text":"impl Unpin for IcEnableTxCmdBlock","synthetic":true,"types":[]},{"text":"impl Unpin for IcRawIntrStatRestartDet","synthetic":true,"types":[]},{"text":"impl Unpin for IcRawIntrStatActivity","synthetic":true,"types":[]},{"text":"impl Unpin for IcTxAbrtSourceAbrtSlvflushTxfifo","synthetic":true,"types":[]},{"text":"impl Unpin for IcTxAbrtSourceAbrt10bRdNorstrt","synthetic":true,"types":[]},{"text":"impl Unpin for IcConTxEmptyCtrl","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrStatRGenCall","synthetic":true,"types":[]},{"text":"impl Unpin for IcDmaCrTdmae","synthetic":true,"types":[]},{"text":"impl Unpin for IcDmaCrRdmae","synthetic":true,"types":[]},{"text":"impl Unpin for IcRawIntrStatTxEmpty","synthetic":true,"types":[]},{"text":"impl Unpin for IcConMasterMode","synthetic":true,"types":[]},{"text":"impl Unpin for IcTxAbrtSourceAbrt10addr2Noack","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrStatRTxEmpty","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrMaskMRxOver","synthetic":true,"types":[]},{"text":"impl Unpin for IcTxAbrtSourceAbrtMasterDis","synthetic":true,"types":[]},{"text":"impl Unpin for IcStatusMstActivity","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrMaskMRxDone","synthetic":true,"types":[]},{"text":"impl Unpin for IcTxAbrtSourceAbrtSlvrdIntx","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrStatRRxUnder","synthetic":true,"types":[]},{"text":"impl Unpin for IcEnableAbort","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrStatRRestartDet","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrStatRRxDone","synthetic":true,"types":[]},{"text":"impl Unpin for IcTxAbrtSourceAbrt7bAddrNoack","synthetic":true,"types":[]},{"text":"impl Unpin for IcStatusRff","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrMaskMTxAbrt","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrStatRTxAbrt","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrMaskMRxUnder","synthetic":true,"types":[]},{"text":"impl Unpin for IcRawIntrStatStopDet","synthetic":true,"types":[]},{"text":"impl Unpin for IcEnableStatusSlvRxDataLost","synthetic":true,"types":[]},{"text":"impl Unpin for IcTxAbrtSourceAbrtGcallRead","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrMaskMTxEmpty","synthetic":true,"types":[]},{"text":"impl Unpin for IcTxAbrtSourceAbrtSbyteNorstrt","synthetic":true,"types":[]},{"text":"impl Unpin for IcEnableEnable","synthetic":true,"types":[]},{"text":"impl Unpin for IcTxAbrtSourceAbrtUserAbrt","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrMaskMRdReq","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrMaskMRestartDet","synthetic":true,"types":[]},{"text":"impl Unpin for IcRawIntrStatRdReq","synthetic":true,"types":[]},{"text":"impl Unpin for IcTarGcOrStart","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrMaskMMasterOnHoldReadOnly","synthetic":true,"types":[]},{"text":"impl Unpin for IcTxAbrtSourceAbrtHsNorstrt","synthetic":true,"types":[]},{"text":"impl Unpin for IcStatusActivity","synthetic":true,"types":[]},{"text":"impl Unpin for IcTxAbrtSourceAbrtGcallNoack","synthetic":true,"types":[]},{"text":"impl Unpin for IcConStopDetIfaddressed","synthetic":true,"types":[]},{"text":"impl Unpin for IcStatusTfe","synthetic":true,"types":[]},{"text":"impl Unpin for IcRawIntrStatRxOver","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrStatRTxOver","synthetic":true,"types":[]},{"text":"impl Unpin for IcStatusSlvActivity","synthetic":true,"types":[]},{"text":"impl Unpin for IcRawIntrStatStartDet","synthetic":true,"types":[]},{"text":"impl Unpin for IcRawIntrStatTxAbrt","synthetic":true,"types":[]},{"text":"impl Unpin for IcDataCmdRestart","synthetic":true,"types":[]},{"text":"impl Unpin for IcTxAbrtSourceArbLost","synthetic":true,"types":[]},{"text":"impl Unpin for IcStatusTfnf","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrStatRMasterOnHold","synthetic":true,"types":[]},{"text":"impl Unpin for IcRawIntrStatRxDone","synthetic":true,"types":[]},{"text":"impl Unpin for IcRawIntrStatRxUnder","synthetic":true,"types":[]},{"text":"impl Unpin for IcTxAbrtSourceAbrtTxdataNoack","synthetic":true,"types":[]},{"text":"impl Unpin for IcSlvDataNackOnlyNack","synthetic":true,"types":[]},{"text":"impl Unpin for IcConSpeed","synthetic":true,"types":[]},{"text":"impl Unpin for IcDataCmdFirstDataByte","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrStatRStopDet","synthetic":true,"types":[]},{"text":"impl Unpin for IcEnableStatusIcEn","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrStatRRdReq","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrStatRRxFull","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrMaskMStartDet","synthetic":true,"types":[]},{"text":"impl Unpin for IcConRxFifoFullHldCtrl","synthetic":true,"types":[]},{"text":"impl Unpin for IcConIc10bitaddrSlave","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrMaskMStopDet","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrMaskMActivity","synthetic":true,"types":[]},{"text":"impl Unpin for IcDataCmdStop","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrMaskMTxOver","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrMaskMRxFull","synthetic":true,"types":[]},{"text":"impl Unpin for IcRawIntrStatGenCall","synthetic":true,"types":[]},{"text":"impl Unpin for IcTxAbrtSourceAbrt10addr1Noack","synthetic":true,"types":[]},{"text":"impl Unpin for IcConIcSlaveDisable","synthetic":true,"types":[]},{"text":"impl Unpin for IcRawIntrStatMasterOnHold","synthetic":true,"types":[]},{"text":"impl Unpin for IcRawIntrStatTxOver","synthetic":true,"types":[]},{"text":"impl Unpin for IcIntrStatRRxOver","synthetic":true,"types":[]},{"text":"impl Unpin for I2c0","synthetic":true,"types":[]},{"text":"impl Unpin for Irqover","synthetic":true,"types":[]},{"text":"impl Unpin for Outover","synthetic":true,"types":[]},{"text":"impl Unpin for Oeover","synthetic":true,"types":[]},{"text":"impl Unpin for Inover","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio28Status","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio23Status","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio15Status","synthetic":true,"types":[]},{"text":"impl Unpin for Proc0Ints3","synthetic":true,"types":[]},{"text":"impl Unpin for DormantWakeIntf1","synthetic":true,"types":[]},{"text":"impl Unpin for DormantWakeInts3","synthetic":true,"types":[]},{"text":"impl Unpin for Proc0Ints2","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio2Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio7Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio22Status","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio21Status","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio22Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio29Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Proc0Inte3","synthetic":true,"types":[]},{"text":"impl Unpin for DormantWakeInte0","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio10Status","synthetic":true,"types":[]},{"text":"impl Unpin for Proc1Intf0","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio16Status","synthetic":true,"types":[]},{"text":"impl Unpin for DormantWakeInte1","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio26Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Proc1Ints2","synthetic":true,"types":[]},{"text":"impl Unpin for Proc1Inte1","synthetic":true,"types":[]},{"text":"impl Unpin for Proc1Inte2","synthetic":true,"types":[]},{"text":"impl Unpin for Proc0Inte2","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio18Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for DormantWakeInte3","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio8Status","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio24Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Proc1Intf3","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio5Status","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio0Status","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio1Status","synthetic":true,"types":[]},{"text":"impl Unpin for Proc1Ints1","synthetic":true,"types":[]},{"text":"impl Unpin for Proc1Ints0","synthetic":true,"types":[]},{"text":"impl Unpin for Intr1","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio12Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Proc0Ints1","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio3Status","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio13Status","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio15Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio14Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio8Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Proc0Ints0","synthetic":true,"types":[]},{"text":"impl Unpin for DormantWakeIntf0","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio19Status","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio24Status","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio5Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio23Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for DormantWakeIntf2","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio9Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Proc1Inte0","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio29Status","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio2Status","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio17Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Intr2","synthetic":true,"types":[]},{"text":"impl Unpin for Proc0Intf2","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio17Status","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio10Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Intr3","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio20Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Proc1Inte3","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio18Status","synthetic":true,"types":[]},{"text":"impl Unpin for DormantWakeInts2","synthetic":true,"types":[]},{"text":"impl Unpin for Proc1Ints3","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio27Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio21Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio4Status","synthetic":true,"types":[]},{"text":"impl Unpin for Proc0Intf0","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio28Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for DormantWakeInte2","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio11Status","synthetic":true,"types":[]},{"text":"impl Unpin for Proc0Inte0","synthetic":true,"types":[]},{"text":"impl Unpin for Intr0","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio12Status","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio11Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Proc1Intf1","synthetic":true,"types":[]},{"text":"impl Unpin for Proc0Intf1","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio6Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Proc1Intf2","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio16Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio20Status","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio3Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio1Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio25Status","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio14Status","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio27Status","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio6Status","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio26Status","synthetic":true,"types":[]},{"text":"impl Unpin for Proc0Intf3","synthetic":true,"types":[]},{"text":"impl Unpin for DormantWakeInts1","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio9Status","synthetic":true,"types":[]},{"text":"impl Unpin for DormantWakeInts0","synthetic":true,"types":[]},{"text":"impl Unpin for Proc0Inte1","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio7Status","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio13Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio19Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for DormantWakeIntf3","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio25Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio4Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio0Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio10CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio25CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio9CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio28CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio29CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio17CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio7CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio5CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio13CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio24CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio27CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio11CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio14CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio4CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio16CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio8CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio2CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio22CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio0CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio23CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio12CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio20CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio19CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio6CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio26CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio15CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio18CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio1CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio21CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio3CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for IoBank0","synthetic":true,"types":[]},{"text":"impl Unpin for GpioQspiSclkCtrl","synthetic":true,"types":[]},{"text":"impl Unpin for GpioQspiSclkStatus","synthetic":true,"types":[]},{"text":"impl Unpin for Proc1Ints","synthetic":true,"types":[]},{"text":"impl Unpin for Proc0Ints","synthetic":true,"types":[]},{"text":"impl Unpin for GpioQspiSsStatus","synthetic":true,"types":[]},{"text":"impl Unpin for Proc0Inte","synthetic":true,"types":[]},{"text":"impl Unpin for GpioQspiSd3Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for GpioQspiSd1Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for GpioQspiSsCtrl","synthetic":true,"types":[]},{"text":"impl Unpin for GpioQspiSd3Status","synthetic":true,"types":[]},{"text":"impl Unpin for Intr","synthetic":true,"types":[]},{"text":"impl Unpin for GpioQspiSd2Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for GpioQspiSd2Status","synthetic":true,"types":[]},{"text":"impl Unpin for GpioQspiSd0Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for GpioQspiSd1Status","synthetic":true,"types":[]},{"text":"impl Unpin for GpioQspiSd0Status","synthetic":true,"types":[]},{"text":"impl Unpin for DormantWakeIntf","synthetic":true,"types":[]},{"text":"impl Unpin for DormantWakeInts","synthetic":true,"types":[]},{"text":"impl Unpin for Proc1Intf","synthetic":true,"types":[]},{"text":"impl Unpin for Proc0Intf","synthetic":true,"types":[]},{"text":"impl Unpin for DormantWakeInte","synthetic":true,"types":[]},{"text":"impl Unpin for Proc1Inte","synthetic":true,"types":[]},{"text":"impl Unpin for GpioQspiSclkCtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for GpioQspiSd2CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for GpioQspiSd3CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for GpioQspiSsCtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for GpioQspiSd1CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for GpioQspiSd0CtrlFuncsel","synthetic":true,"types":[]},{"text":"impl Unpin for IoQspi","synthetic":true,"types":[]},{"text":"impl Unpin for Drive","synthetic":true,"types":[]},{"text":"impl Unpin for VoltageSelect","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio28","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio27","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio16","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio20","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio19","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio22","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio29","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio11","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio25","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio10","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio6","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio18","synthetic":true,"types":[]},{"text":"impl Unpin for VoltageSelect","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio0","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio15","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio13","synthetic":true,"types":[]},{"text":"impl Unpin for Swd","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio12","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio5","synthetic":true,"types":[]},{"text":"impl Unpin for Swclk","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio24","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio3","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio14","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio2","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio1","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio26","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio23","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio4","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio7","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio9","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio17","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio8","synthetic":true,"types":[]},{"text":"impl Unpin for Gpio21","synthetic":true,"types":[]},{"text":"impl Unpin for PadsBank0","synthetic":true,"types":[]},{"text":"impl Unpin for GpioQspiSd1","synthetic":true,"types":[]},{"text":"impl Unpin for GpioQspiSs","synthetic":true,"types":[]},{"text":"impl Unpin for GpioQspiSclk","synthetic":true,"types":[]},{"text":"impl Unpin for GpioQspiSd2","synthetic":true,"types":[]},{"text":"impl Unpin for VoltageSelect","synthetic":true,"types":[]},{"text":"impl Unpin for GpioQspiSd3","synthetic":true,"types":[]},{"text":"impl Unpin for GpioQspiSd0","synthetic":true,"types":[]},{"text":"impl Unpin for PadsQspi","synthetic":true,"types":[]},{"text":"impl Unpin for Flevel","synthetic":true,"types":[]},{"text":"impl Unpin for Intr","synthetic":true,"types":[]},{"text":"impl Unpin for DbgCfginfo","synthetic":true,"types":[]},{"text":"impl Unpin for Irq","synthetic":true,"types":[]},{"text":"impl Unpin for SmPinctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Fdebug","synthetic":true,"types":[]},{"text":"impl Unpin for SmShiftctrl","synthetic":true,"types":[]},{"text":"impl Unpin for IrqForce","synthetic":true,"types":[]},{"text":"impl Unpin for SmExecctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Fstat","synthetic":true,"types":[]},{"text":"impl Unpin for Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for SmClkdiv","synthetic":true,"types":[]},{"text":"impl Unpin for SmInstr","synthetic":true,"types":[]},{"text":"impl Unpin for SmAddr","synthetic":true,"types":[]},{"text":"impl Unpin for InstrMem","synthetic":true,"types":[]},{"text":"impl Unpin for SmExecctrlStatusSel","synthetic":true,"types":[]},{"text":"impl Unpin for Pio0","synthetic":true,"types":[]},{"text":"impl Unpin for StateMachine","synthetic":true,"types":[]},{"text":"impl Unpin for Irq","synthetic":true,"types":[]},{"text":"impl Unpin for Cs","synthetic":true,"types":[]},{"text":"impl Unpin for Pwr","synthetic":true,"types":[]},{"text":"impl Unpin for Prim","synthetic":true,"types":[]},{"text":"impl Unpin for FbdivInt","synthetic":true,"types":[]},{"text":"impl Unpin for PllSys","synthetic":true,"types":[]},{"text":"impl Unpin for NvicIcer","synthetic":true,"types":[]},{"text":"impl Unpin for MpuCtrl","synthetic":true,"types":[]},{"text":"impl Unpin for Ccr","synthetic":true,"types":[]},{"text":"impl Unpin for Cpuid","synthetic":true,"types":[]},{"text":"impl Unpin for Icsr","synthetic":true,"types":[]},{"text":"impl Unpin for SystCsr","synthetic":true,"types":[]},{"text":"impl Unpin for MpuType","synthetic":true,"types":[]},{"text":"impl Unpin for SystCvr","synthetic":true,"types":[]},{"text":"impl Unpin for NvicIpr0","synthetic":true,"types":[]},{"text":"impl Unpin for NvicIpr4","synthetic":true,"types":[]},{"text":"impl Unpin for Aircr","synthetic":true,"types":[]},{"text":"impl Unpin for SystCalib","synthetic":true,"types":[]},{"text":"impl Unpin for NvicIser","synthetic":true,"types":[]},{"text":"impl Unpin for Scr","synthetic":true,"types":[]},{"text":"impl Unpin for NvicIpr6","synthetic":true,"types":[]},{"text":"impl Unpin for NvicIpr2","synthetic":true,"types":[]},{"text":"impl Unpin for NvicIspr","synthetic":true,"types":[]},{"text":"impl Unpin for MpuRbar","synthetic":true,"types":[]},{"text":"impl Unpin for NvicIcpr","synthetic":true,"types":[]},{"text":"impl Unpin for Shcsr","synthetic":true,"types":[]},{"text":"impl Unpin for Shpr3","synthetic":true,"types":[]},{"text":"impl Unpin for Vtor","synthetic":true,"types":[]},{"text":"impl Unpin for SystRvr","synthetic":true,"types":[]},{"text":"impl Unpin for Shpr2","synthetic":true,"types":[]},{"text":"impl Unpin for NvicIpr7","synthetic":true,"types":[]},{"text":"impl Unpin for NvicIpr5","synthetic":true,"types":[]},{"text":"impl Unpin for NvicIpr1","synthetic":true,"types":[]},{"text":"impl Unpin for NvicIpr3","synthetic":true,"types":[]},{"text":"impl Unpin for MpuRasr","synthetic":true,"types":[]},{"text":"impl Unpin for MpuRnr","synthetic":true,"types":[]},{"text":"impl Unpin for Ppb","synthetic":true,"types":[]},{"text":"impl Unpin for FrceOff","synthetic":true,"types":[]},{"text":"impl Unpin for Wdsel","synthetic":true,"types":[]},{"text":"impl Unpin for FrceOn","synthetic":true,"types":[]},{"text":"impl Unpin for Done","synthetic":true,"types":[]},{"text":"impl Unpin for Psm","synthetic":true,"types":[]},{"text":"impl Unpin for Ch0Top","synthetic":true,"types":[]},{"text":"impl Unpin for Ch2Top","synthetic":true,"types":[]},{"text":"impl Unpin for Ch4Ctr","synthetic":true,"types":[]},{"text":"impl Unpin for Ch0Csr","synthetic":true,"types":[]},{"text":"impl Unpin for Ch4Div","synthetic":true,"types":[]},{"text":"impl Unpin for Ch0Cc","synthetic":true,"types":[]},{"text":"impl Unpin for Ch2Csr","synthetic":true,"types":[]},{"text":"impl Unpin for Ch3Cc","synthetic":true,"types":[]},{"text":"impl Unpin for Ch1Ctr","synthetic":true,"types":[]},{"text":"impl Unpin for Ch4Top","synthetic":true,"types":[]},{"text":"impl Unpin for Ch3Csr","synthetic":true,"types":[]},{"text":"impl Unpin for Ch2Cc","synthetic":true,"types":[]},{"text":"impl Unpin for Ch6Div","synthetic":true,"types":[]},{"text":"impl Unpin for Ch5Csr","synthetic":true,"types":[]},{"text":"impl Unpin for Ch6Cc","synthetic":true,"types":[]},{"text":"impl Unpin for Ints","synthetic":true,"types":[]},{"text":"impl Unpin for Intf","synthetic":true,"types":[]},{"text":"impl Unpin for Ch1Top","synthetic":true,"types":[]},{"text":"impl Unpin for Ch2Div","synthetic":true,"types":[]},{"text":"impl Unpin for Ch4Csr","synthetic":true,"types":[]},{"text":"impl Unpin for Ch3Div","synthetic":true,"types":[]},{"text":"impl Unpin for Ch6Top","synthetic":true,"types":[]},{"text":"impl Unpin for Ch1Div","synthetic":true,"types":[]},{"text":"impl Unpin for En","synthetic":true,"types":[]},{"text":"impl Unpin for Ch7Ctr","synthetic":true,"types":[]},{"text":"impl Unpin for Ch4Cc","synthetic":true,"types":[]},{"text":"impl Unpin for Ch5Cc","synthetic":true,"types":[]},{"text":"impl Unpin for Ch1Cc","synthetic":true,"types":[]},{"text":"impl Unpin for Ch7Div","synthetic":true,"types":[]},{"text":"impl Unpin for Ch5Ctr","synthetic":true,"types":[]},{"text":"impl Unpin for Ch6Ctr","synthetic":true,"types":[]},{"text":"impl Unpin for Ch3Top","synthetic":true,"types":[]},{"text":"impl Unpin for Ch6Csr","synthetic":true,"types":[]},{"text":"impl Unpin for Ch7Cc","synthetic":true,"types":[]},{"text":"impl Unpin for Ch3Ctr","synthetic":true,"types":[]},{"text":"impl Unpin for Ch1Csr","synthetic":true,"types":[]},{"text":"impl Unpin for Ch7Top","synthetic":true,"types":[]},{"text":"impl Unpin for Ch0Ctr","synthetic":true,"types":[]},{"text":"impl Unpin for Ch0Div","synthetic":true,"types":[]},{"text":"impl Unpin for Ch2Ctr","synthetic":true,"types":[]},{"text":"impl Unpin for Ch5Div","synthetic":true,"types":[]},{"text":"impl Unpin for Intr","synthetic":true,"types":[]},{"text":"impl Unpin for Ch7Csr","synthetic":true,"types":[]},{"text":"impl Unpin for Inte","synthetic":true,"types":[]},{"text":"impl Unpin for Ch5Top","synthetic":true,"types":[]},{"text":"impl Unpin for Divmode","synthetic":true,"types":[]},{"text":"impl Unpin for Pwm","synthetic":true,"types":[]},{"text":"impl Unpin for Peripherals","synthetic":true,"types":[]},{"text":"impl Unpin for Wdsel","synthetic":true,"types":[]},{"text":"impl Unpin for Resets","synthetic":true,"types":[]},{"text":"impl Unpin for Phase","synthetic":true,"types":[]},{"text":"impl Unpin for Randombit","synthetic":true,"types":[]},{"text":"impl Unpin for Status","synthetic":true,"types":[]},{"text":"impl Unpin for Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Freqb","synthetic":true,"types":[]},{"text":"impl Unpin for Freqa","synthetic":true,"types":[]},{"text":"impl Unpin for Count","synthetic":true,"types":[]},{"text":"impl Unpin for Div","synthetic":true,"types":[]},{"text":"impl Unpin for CtrlFreqRange","synthetic":true,"types":[]},{"text":"impl Unpin for Passwd","synthetic":true,"types":[]},{"text":"impl Unpin for CtrlEnable","synthetic":true,"types":[]},{"text":"impl Unpin for DivDiv","synthetic":true,"types":[]},{"text":"impl Unpin for Rosc","synthetic":true,"types":[]},{"text":"impl Unpin for Intf","synthetic":true,"types":[]},{"text":"impl Unpin for Inte","synthetic":true,"types":[]},{"text":"impl Unpin for Setup1","synthetic":true,"types":[]},{"text":"impl Unpin for Setup0","synthetic":true,"types":[]},{"text":"impl Unpin for ClkdivM1","synthetic":true,"types":[]},{"text":"impl Unpin for Rtc0","synthetic":true,"types":[]},{"text":"impl Unpin for IrqSetup0","synthetic":true,"types":[]},{"text":"impl Unpin for IrqSetup1","synthetic":true,"types":[]},{"text":"impl Unpin for Ints","synthetic":true,"types":[]},{"text":"impl Unpin for Rtc1","synthetic":true,"types":[]},{"text":"impl Unpin for Intr","synthetic":true,"types":[]},{"text":"impl Unpin for Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Rtc","synthetic":true,"types":[]},{"text":"impl Unpin for Interp1CtrlLane0","synthetic":true,"types":[]},{"text":"impl Unpin for Interp1Accum0Add","synthetic":true,"types":[]},{"text":"impl Unpin for GpioHiOut","synthetic":true,"types":[]},{"text":"impl Unpin for GpioHiOutXor","synthetic":true,"types":[]},{"text":"impl Unpin for Interp0CtrlLane0","synthetic":true,"types":[]},{"text":"impl Unpin for GpioHiOutSet","synthetic":true,"types":[]},{"text":"impl Unpin for GpioOe","synthetic":true,"types":[]},{"text":"impl Unpin for GpioHiOutClr","synthetic":true,"types":[]},{"text":"impl Unpin for Interp1Accum1Add","synthetic":true,"types":[]},{"text":"impl Unpin for GpioHiOe","synthetic":true,"types":[]},{"text":"impl Unpin for GpioHiIn","synthetic":true,"types":[]},{"text":"impl Unpin for GpioOeSet","synthetic":true,"types":[]},{"text":"impl Unpin for GpioOutSet","synthetic":true,"types":[]},{"text":"impl Unpin for GpioHiOeXor","synthetic":true,"types":[]},{"text":"impl Unpin for GpioOutXor","synthetic":true,"types":[]},{"text":"impl Unpin for DivCsr","synthetic":true,"types":[]},{"text":"impl Unpin for GpioOeClr","synthetic":true,"types":[]},{"text":"impl Unpin for FifoSt","synthetic":true,"types":[]},{"text":"impl Unpin for GpioHiOeSet","synthetic":true,"types":[]},{"text":"impl Unpin for Interp0Accum0Add","synthetic":true,"types":[]},{"text":"impl Unpin for Interp0Accum1Add","synthetic":true,"types":[]},{"text":"impl Unpin for GpioOut","synthetic":true,"types":[]},{"text":"impl Unpin for GpioIn","synthetic":true,"types":[]},{"text":"impl Unpin for GpioHiOeClr","synthetic":true,"types":[]},{"text":"impl Unpin for Interp0CtrlLane1","synthetic":true,"types":[]},{"text":"impl Unpin for GpioOeXor","synthetic":true,"types":[]},{"text":"impl Unpin for GpioOutClr","synthetic":true,"types":[]},{"text":"impl Unpin for Interp1CtrlLane1","synthetic":true,"types":[]},{"text":"impl Unpin for Sio","synthetic":true,"types":[]},{"text":"impl Unpin for Sspperiphid0","synthetic":true,"types":[]},{"text":"impl Unpin for Sspsr","synthetic":true,"types":[]},{"text":"impl Unpin for Sspperiphid1","synthetic":true,"types":[]},{"text":"impl Unpin for Sspcpsr","synthetic":true,"types":[]},{"text":"impl Unpin for Sspcr0","synthetic":true,"types":[]},{"text":"impl Unpin for Sspmis","synthetic":true,"types":[]},{"text":"impl Unpin for Ssppcellid1","synthetic":true,"types":[]},{"text":"impl Unpin for Ssppcellid0","synthetic":true,"types":[]},{"text":"impl Unpin for Sspperiphid3","synthetic":true,"types":[]},{"text":"impl Unpin for Sspdr","synthetic":true,"types":[]},{"text":"impl Unpin for Ssppcellid2","synthetic":true,"types":[]},{"text":"impl Unpin for Sspris","synthetic":true,"types":[]},{"text":"impl Unpin for Sspcr1","synthetic":true,"types":[]},{"text":"impl Unpin for Ssppcellid3","synthetic":true,"types":[]},{"text":"impl Unpin for Sspdmacr","synthetic":true,"types":[]},{"text":"impl Unpin for Sspperiphid2","synthetic":true,"types":[]},{"text":"impl Unpin for Sspimsc","synthetic":true,"types":[]},{"text":"impl Unpin for Sspicr","synthetic":true,"types":[]},{"text":"impl Unpin for Spi0","synthetic":true,"types":[]},{"text":"impl Unpin for ProcInSyncBypass","synthetic":true,"types":[]},{"text":"impl Unpin for Mempowerdown","synthetic":true,"types":[]},{"text":"impl Unpin for ProcConfig","synthetic":true,"types":[]},{"text":"impl Unpin for Dbgforce","synthetic":true,"types":[]},{"text":"impl Unpin for ProcInSyncBypassHi","synthetic":true,"types":[]},{"text":"impl Unpin for Syscfg","synthetic":true,"types":[]},{"text":"impl Unpin for Platform","synthetic":true,"types":[]},{"text":"impl Unpin for ChipId","synthetic":true,"types":[]},{"text":"impl Unpin for Sysinfo","synthetic":true,"types":[]},{"text":"impl Unpin for Platform","synthetic":true,"types":[]},{"text":"impl Unpin for Tbman","synthetic":true,"types":[]},{"text":"impl Unpin for Dbgpause","synthetic":true,"types":[]},{"text":"impl Unpin for Pause","synthetic":true,"types":[]},{"text":"impl Unpin for Inte","synthetic":true,"types":[]},{"text":"impl Unpin for Armed","synthetic":true,"types":[]},{"text":"impl Unpin for Ints","synthetic":true,"types":[]},{"text":"impl Unpin for Intf","synthetic":true,"types":[]},{"text":"impl Unpin for Intr","synthetic":true,"types":[]},{"text":"impl Unpin for Timer","synthetic":true,"types":[]},{"text":"impl Unpin for Uartibrd","synthetic":true,"types":[]},{"text":"impl Unpin for Uartperiphid3","synthetic":true,"types":[]},{"text":"impl Unpin for Uartpcellid1","synthetic":true,"types":[]},{"text":"impl Unpin for Uartdr","synthetic":true,"types":[]},{"text":"impl Unpin for Uartmis","synthetic":true,"types":[]},{"text":"impl Unpin for Uartperiphid2","synthetic":true,"types":[]},{"text":"impl Unpin for Uartperiphid1","synthetic":true,"types":[]},{"text":"impl Unpin for Uartris","synthetic":true,"types":[]},{"text":"impl Unpin for Uartpcellid2","synthetic":true,"types":[]},{"text":"impl Unpin for Uartpcellid3","synthetic":true,"types":[]},{"text":"impl Unpin for UartlcrH","synthetic":true,"types":[]},{"text":"impl Unpin for Uartperiphid0","synthetic":true,"types":[]},{"text":"impl Unpin for Uartfbrd","synthetic":true,"types":[]},{"text":"impl Unpin for Uartimsc","synthetic":true,"types":[]},{"text":"impl Unpin for Uarticr","synthetic":true,"types":[]},{"text":"impl Unpin for Uartfr","synthetic":true,"types":[]},{"text":"impl Unpin for Uartifls","synthetic":true,"types":[]},{"text":"impl Unpin for Uartilpr","synthetic":true,"types":[]},{"text":"impl Unpin for Uartdmacr","synthetic":true,"types":[]},{"text":"impl Unpin for Uartcr","synthetic":true,"types":[]},{"text":"impl Unpin for Uartpcellid0","synthetic":true,"types":[]},{"text":"impl Unpin for Uartrsr","synthetic":true,"types":[]},{"text":"impl Unpin for Uart0","synthetic":true,"types":[]},{"text":"impl Unpin for UsbphyTrim","synthetic":true,"types":[]},{"text":"impl Unpin for AddrEndp8","synthetic":true,"types":[]},{"text":"impl Unpin for SofRd","synthetic":true,"types":[]},{"text":"impl Unpin for UsbPwr","synthetic":true,"types":[]},{"text":"impl Unpin for EpStatusStallNak","synthetic":true,"types":[]},{"text":"impl Unpin for AddrEndp10","synthetic":true,"types":[]},{"text":"impl Unpin for MainCtrl","synthetic":true,"types":[]},{"text":"impl Unpin for SieStatus","synthetic":true,"types":[]},{"text":"impl Unpin for NakPoll","synthetic":true,"types":[]},{"text":"impl Unpin for AddrEndp13","synthetic":true,"types":[]},{"text":"impl Unpin for AddrEndp7","synthetic":true,"types":[]},{"text":"impl Unpin for Inte","synthetic":true,"types":[]},{"text":"impl Unpin for AddrEndp4","synthetic":true,"types":[]},{"text":"impl Unpin for AddrEndp14","synthetic":true,"types":[]},{"text":"impl Unpin for AddrEndp","synthetic":true,"types":[]},{"text":"impl Unpin for AddrEndp15","synthetic":true,"types":[]},{"text":"impl Unpin for Intr","synthetic":true,"types":[]},{"text":"impl Unpin for AddrEndp11","synthetic":true,"types":[]},{"text":"impl Unpin for BuffStatus","synthetic":true,"types":[]},{"text":"impl Unpin for SofWr","synthetic":true,"types":[]},{"text":"impl Unpin for EpAbortDone","synthetic":true,"types":[]},{"text":"impl Unpin for UsbphyDirect","synthetic":true,"types":[]},{"text":"impl Unpin for AddrEndp6","synthetic":true,"types":[]},{"text":"impl Unpin for BuffCpuShouldHandle","synthetic":true,"types":[]},{"text":"impl Unpin for Ints","synthetic":true,"types":[]},{"text":"impl Unpin for UsbMuxing","synthetic":true,"types":[]},{"text":"impl Unpin for IntEpCtrl","synthetic":true,"types":[]},{"text":"impl Unpin for AddrEndp2","synthetic":true,"types":[]},{"text":"impl Unpin for AddrEndp5","synthetic":true,"types":[]},{"text":"impl Unpin for EpStallArm","synthetic":true,"types":[]},{"text":"impl Unpin for AddrEndp3","synthetic":true,"types":[]},{"text":"impl Unpin for EpAbort","synthetic":true,"types":[]},{"text":"impl Unpin for UsbphyDirectOverride","synthetic":true,"types":[]},{"text":"impl Unpin for SieCtrl","synthetic":true,"types":[]},{"text":"impl Unpin for AddrEndp9","synthetic":true,"types":[]},{"text":"impl Unpin for AddrEndp1","synthetic":true,"types":[]},{"text":"impl Unpin for Intf","synthetic":true,"types":[]},{"text":"impl Unpin for AddrEndp12","synthetic":true,"types":[]},{"text":"impl Unpin for UsbctrlRegs","synthetic":true,"types":[]},{"text":"impl Unpin for ChipReset","synthetic":true,"types":[]},{"text":"impl Unpin for Vreg","synthetic":true,"types":[]},{"text":"impl Unpin for Bod","synthetic":true,"types":[]},{"text":"impl Unpin for VregAndChipReset","synthetic":true,"types":[]},{"text":"impl Unpin for Tick","synthetic":true,"types":[]},{"text":"impl Unpin for Reason","synthetic":true,"types":[]},{"text":"impl Unpin for Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Load","synthetic":true,"types":[]},{"text":"impl Unpin for Watchdog","synthetic":true,"types":[]},{"text":"impl Unpin for Flush","synthetic":true,"types":[]},{"text":"impl Unpin for StreamAddr","synthetic":true,"types":[]},{"text":"impl Unpin for Stat","synthetic":true,"types":[]},{"text":"impl Unpin for Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for StreamCtr","synthetic":true,"types":[]},{"text":"impl Unpin for XipCtrl","synthetic":true,"types":[]},{"text":"impl Unpin for Msticr","synthetic":true,"types":[]},{"text":"impl Unpin for Ctrlr0","synthetic":true,"types":[]},{"text":"impl Unpin for SpiCtrlr0","synthetic":true,"types":[]},{"text":"impl Unpin for Rxflr","synthetic":true,"types":[]},{"text":"impl Unpin for Baudr","synthetic":true,"types":[]},{"text":"impl Unpin for Txflr","synthetic":true,"types":[]},{"text":"impl Unpin for Imr","synthetic":true,"types":[]},{"text":"impl Unpin for Isr","synthetic":true,"types":[]},{"text":"impl Unpin for Dmacr","synthetic":true,"types":[]},{"text":"impl Unpin for Icr","synthetic":true,"types":[]},{"text":"impl Unpin for Idr","synthetic":true,"types":[]},{"text":"impl Unpin for SsiVersionId","synthetic":true,"types":[]},{"text":"impl Unpin for Txoicr","synthetic":true,"types":[]},{"text":"impl Unpin for Dmatdlr","synthetic":true,"types":[]},{"text":"impl Unpin for Dmardlr","synthetic":true,"types":[]},{"text":"impl Unpin for Ssienr","synthetic":true,"types":[]},{"text":"impl Unpin for Risr","synthetic":true,"types":[]},{"text":"impl Unpin for TxdDriveEdge","synthetic":true,"types":[]},{"text":"impl Unpin for RxSampleDly","synthetic":true,"types":[]},{"text":"impl Unpin for Dr0","synthetic":true,"types":[]},{"text":"impl Unpin for Rxoicr","synthetic":true,"types":[]},{"text":"impl Unpin for Mwcr","synthetic":true,"types":[]},{"text":"impl Unpin for Rxuicr","synthetic":true,"types":[]},{"text":"impl Unpin for Ctrlr1","synthetic":true,"types":[]},{"text":"impl Unpin for Txftlr","synthetic":true,"types":[]},{"text":"impl Unpin for Ser","synthetic":true,"types":[]},{"text":"impl Unpin for Sr","synthetic":true,"types":[]},{"text":"impl Unpin for Rxftlr","synthetic":true,"types":[]},{"text":"impl Unpin for SpiCtrlr0TransType","synthetic":true,"types":[]},{"text":"impl Unpin for SpiCtrlr0InstL","synthetic":true,"types":[]},{"text":"impl Unpin for Ctrlr0Tmod","synthetic":true,"types":[]},{"text":"impl Unpin for Ctrlr0SpiFrf","synthetic":true,"types":[]},{"text":"impl Unpin for XipSsi","synthetic":true,"types":[]},{"text":"impl Unpin for Status","synthetic":true,"types":[]},{"text":"impl Unpin for Count","synthetic":true,"types":[]},{"text":"impl Unpin for Ctrl","synthetic":true,"types":[]},{"text":"impl Unpin for Startup","synthetic":true,"types":[]},{"text":"impl Unpin for CtrlFreqRange","synthetic":true,"types":[]},{"text":"impl Unpin for CtrlEnable","synthetic":true,"types":[]},{"text":"impl Unpin for StatusFreqRange","synthetic":true,"types":[]},{"text":"impl Unpin for Xosc","synthetic":true,"types":[]},{"text":"impl Unpin for Interrupt","synthetic":true,"types":[]}];
implementors["vcell"] = [{"text":"impl&lt;T&gt; Unpin for VolatileCell&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["void"] = [{"text":"impl Unpin for Void","synthetic":true,"types":[]}];
implementors["volatile_register"] = [{"text":"impl&lt;T&gt; Unpin for RO&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for RW&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for WO&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
if (window.register_implementors) {window.register_implementors(implementors);} else {window.pending_implementors = implementors;}})()