award_rom.v,verilog,xil_defaultlib,../../../../FPGA-MAZE-vivado.gen/sources_1/ip/award_rom_1/sim/award_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
