<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/elias/Documents/Projects/mips_cpu/ise/mips_cpu_ise_14.5/work_dir/mips_cpu_top_tb_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="mips_cpu_top_tb" />
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="textio" />
            <top_module name="vcomponents" />
            <top_module name="vital_primitives" />
            <top_module name="vital_timing" />
            <top_module name="vpkg" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="21" />
   <wvobject fp_name="/mips_cpu_top_tb/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_cpu_top_tb/rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_cpu_top_tb/pc" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_cpu_top_tb/ir" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ir[31:0]</obj_property>
      <obj_property name="ObjectShortName">ir[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_cpu_top_tb/dmaddr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dmaddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">dmaddr[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_cpu_top_tb/dmwe" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dmwe[3:0]</obj_property>
      <obj_property name="ObjectShortName">dmwe[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_cpu_top_tb/dmread" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dmread[31:0]</obj_property>
      <obj_property name="ObjectShortName">dmread[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_cpu_top_tb/dmwrite" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dmwrite[31:0]</obj_property>
      <obj_property name="ObjectShortName">dmwrite[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_cpu_top_tb/dmerror" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dmerror</obj_property>
      <obj_property name="ObjectShortName">dmerror</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_cpu_top_tb/rfwrite" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rfwrite[31:0]</obj_property>
      <obj_property name="ObjectShortName">rfwrite[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_cpu_top_tb/alu" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_cpu_top_tb/hi" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">hi[31:0]</obj_property>
      <obj_property name="ObjectShortName">hi[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_cpu_top_tb/lo" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">lo[31:0]</obj_property>
      <obj_property name="ObjectShortName">lo[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_cpu_top_tb/zero" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">zero</obj_property>
      <obj_property name="ObjectShortName">zero</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_cpu_top_tb/negative" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">negative</obj_property>
      <obj_property name="ObjectShortName">negative</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_cpu_top_tb/overflow" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">overflow</obj_property>
      <obj_property name="ObjectShortName">overflow</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_cpu_top_tb/biststart" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">biststart</obj_property>
      <obj_property name="ObjectShortName">biststart</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_cpu_top_tb/bistdone" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">bistdone</obj_property>
      <obj_property name="ObjectShortName">bistdone</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_cpu_top_tb/bistfail" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">bistfail</obj_property>
      <obj_property name="ObjectShortName">bistfail</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_cpu_top_tb/clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
   <wvobject fp_name="/mips_cpu_top_tb/mult_pipe" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">mult_pipe</obj_property>
      <obj_property name="ObjectShortName">mult_pipe</obj_property>
   </wvobject>
</wave_config>
