Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Apr 10 13:50:37 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 16384 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.559    -8975.102                   5070                14204        0.017        0.000                      0                14204        1.500        0.000                       0                  2542  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 2.000}        4.000           250.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             -38.559    -7021.316                   4587                13721        0.017        0.000                      0                13721        3.750        0.000                       0                  2373  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         -2.657     -587.162                    322                  323        0.165        0.000                      0                  323        1.500        0.000                       0                   165  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -6.499    -1953.784                    483                  483        0.052        0.000                      0                  483  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         4587  Failing Endpoints,  Worst Slack      -38.559ns,  Total Violation    -7021.316ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.559ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.858ns  (logic 15.851ns (34.565%)  route 30.007ns (65.435%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.782     3.076    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.200 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     3.358    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.482 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.316     3.798    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.922 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     4.226    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.350 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.511    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.635 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     4.800    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.924 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.339     5.263    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.387 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.538    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.662 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.958    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.082 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     6.345    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.469 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.624    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.748 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     7.051    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.175 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.460 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395     7.855    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.979 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.282     8.261    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.385 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.537    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.661 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.814    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.938 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395     9.333    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.457 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.264     9.722    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.846 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.141    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.265 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.161    10.426    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.550 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    10.983    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.107 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.266    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.390 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    11.691    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.815 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.969    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.093 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.436    12.529    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.653 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.264    12.917    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.041 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.195    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.319 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.263    13.582    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.706 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    13.996    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.120 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.274    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.398 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.402    14.800    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.924 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.264    15.189    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.313 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.462    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.586 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.886    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.010 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.164    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.288 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.264    16.552    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.676 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    16.986    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.110 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.262    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.386 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    17.690    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.814 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.282    18.097    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.221 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    18.509    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.633 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.263    18.896    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    19.020 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    19.171    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    19.295 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.591    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.715 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    19.867    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.991 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    20.274    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.398 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    20.547    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.671 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.323    20.994    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.118 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.276    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.400 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    21.700    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.824 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    21.985    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    22.109 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.431    22.540    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    22.664 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    22.955    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.079 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.158    23.237    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.361 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.661    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.785 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.947    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.071 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    24.356    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.480 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.293    24.773    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.897 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.048    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.172 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.326    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.450 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    25.887    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.011 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.162    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.286 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.342    26.628    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.154 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.785    27.940    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.466 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.652    29.117    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.643 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.920    30.564    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.114 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    31.887    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X44Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.413 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.879    33.292    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.818 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.632    34.450    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.976 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.842    35.819    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X48Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.345 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.879    37.224    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X49Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.750 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.780    38.529    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.055 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.926    39.982    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X51Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.508 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.791    41.298    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X52Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.824 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.775    42.599    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X50Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.149 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.778    43.927    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.453 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.879    45.332    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X53Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.858 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    45.858    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X53Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.461     2.640    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X53Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.640    
                         clock uncertainty           -0.154     2.486    
                         time borrowed                4.813     7.299    
  -------------------------------------------------------------------
                         required time                          7.299    
                         arrival time                         -45.858    
  -------------------------------------------------------------------
                         slack                                -38.559    

Slack (VIOLATED) :        -38.329ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.872ns  (logic 15.865ns (34.585%)  route 30.007ns (65.415%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.782     3.076    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.200 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     3.358    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.482 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.316     3.798    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.922 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     4.226    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.350 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.511    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.635 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     4.800    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.924 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.339     5.263    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.387 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.538    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.662 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.958    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.082 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     6.345    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.469 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.624    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.748 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     7.051    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.175 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.460 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395     7.855    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.979 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.282     8.261    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.385 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.537    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.661 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.814    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.938 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395     9.333    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.457 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.264     9.722    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.846 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.141    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.265 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.161    10.426    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.550 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    10.983    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.107 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.266    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.390 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    11.691    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.815 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.969    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.093 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.436    12.529    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.653 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.264    12.917    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.041 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.195    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.319 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.263    13.582    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.706 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    13.996    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.120 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.274    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.398 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.402    14.800    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.924 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.264    15.189    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.313 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.462    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.586 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.886    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.010 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.164    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.288 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.264    16.552    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.676 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    16.986    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.110 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.262    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.386 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    17.690    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.814 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.282    18.097    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.221 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    18.509    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.633 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.263    18.896    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    19.020 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    19.171    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    19.295 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.591    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.715 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    19.867    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.991 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    20.274    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.398 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    20.547    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.671 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.323    20.994    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.118 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.276    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.400 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    21.700    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.824 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    21.985    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    22.109 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.431    22.540    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    22.664 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    22.955    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.079 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.158    23.237    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.361 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.661    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.785 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.947    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.071 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    24.356    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.480 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.293    24.773    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.897 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.048    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.172 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.326    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.450 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    25.887    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.011 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.162    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.286 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.342    26.628    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.154 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.785    27.940    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.466 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.652    29.117    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.643 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.920    30.564    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.114 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    31.887    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X44Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.413 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.879    33.292    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.818 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.632    34.450    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.976 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.842    35.819    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X48Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.345 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.879    37.224    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X49Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.750 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.780    38.529    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.055 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.926    39.982    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X51Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.508 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.791    41.298    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X52Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.824 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.775    42.599    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X50Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.149 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.778    43.927    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.453 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.879    45.332    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X53Y86         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    45.872 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    45.872    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X53Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.461     2.640    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X53Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.640    
                         clock uncertainty           -0.154     2.486    
                         time borrowed                5.057     7.543    
  -------------------------------------------------------------------
                         required time                          7.543    
                         arrival time                         -45.872    
  -------------------------------------------------------------------
                         slack                                -38.329    

Slack (VIOLATED) :        -38.254ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.797ns  (logic 15.790ns (34.478%)  route 30.007ns (65.522%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.782     3.076    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.200 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     3.358    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.482 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.316     3.798    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.922 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     4.226    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.350 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.511    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.635 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     4.800    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.924 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.339     5.263    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.387 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.538    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.662 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.958    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.082 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     6.345    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.469 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.624    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.748 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     7.051    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.175 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.460 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395     7.855    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.979 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.282     8.261    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.385 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.537    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.661 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.814    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.938 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395     9.333    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.457 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.264     9.722    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.846 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.141    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.265 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.161    10.426    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.550 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    10.983    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.107 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.266    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.390 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    11.691    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.815 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.969    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.093 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.436    12.529    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.653 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.264    12.917    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.041 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.195    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.319 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.263    13.582    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.706 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    13.996    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.120 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.274    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.398 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.402    14.800    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.924 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.264    15.189    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.313 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.462    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.586 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.886    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.010 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.164    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.288 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.264    16.552    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.676 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    16.986    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.110 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.262    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.386 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    17.690    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.814 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.282    18.097    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.221 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    18.509    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.633 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.263    18.896    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    19.020 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    19.171    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    19.295 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.591    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.715 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    19.867    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.991 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    20.274    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.398 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    20.547    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.671 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.323    20.994    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.118 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.276    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.400 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    21.700    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.824 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    21.985    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    22.109 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.431    22.540    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    22.664 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    22.955    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.079 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.158    23.237    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.361 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.661    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.785 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.947    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.071 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    24.356    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.480 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.293    24.773    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.897 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.048    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.172 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.326    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.450 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    25.887    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.011 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.162    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.286 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.342    26.628    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.154 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.785    27.940    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.466 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.652    29.117    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.643 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.920    30.564    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.114 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    31.887    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X44Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.413 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.879    33.292    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.818 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.632    34.450    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.976 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.842    35.819    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X48Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.345 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.879    37.224    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X49Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.750 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.780    38.529    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.055 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.926    39.982    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X51Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.508 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.791    41.298    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X52Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.824 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.775    42.599    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X50Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.149 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.778    43.927    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.453 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.879    45.332    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X53Y86         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    45.797 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    45.797    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X53Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.461     2.640    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X53Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.640    
                         clock uncertainty           -0.154     2.486    
                         time borrowed                5.057     7.543    
  -------------------------------------------------------------------
                         required time                          7.543    
                         arrival time                         -45.797    
  -------------------------------------------------------------------
                         slack                                -38.254    

Slack (VIOLATED) :        -38.168ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.711ns  (logic 15.704ns (34.355%)  route 30.007ns (65.645%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.782     3.076    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.200 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     3.358    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.482 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.316     3.798    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.922 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     4.226    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.350 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.511    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.635 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     4.800    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.924 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.339     5.263    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.387 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.538    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.662 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.958    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.082 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     6.345    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.469 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.624    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.748 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     7.051    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.175 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.460 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395     7.855    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.979 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.282     8.261    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.385 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.537    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.661 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.814    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.938 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395     9.333    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.457 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.264     9.722    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.846 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.141    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.265 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.161    10.426    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.550 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    10.983    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.107 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.266    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.390 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    11.691    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.815 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.969    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.093 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.436    12.529    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.653 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.264    12.917    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.041 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.195    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.319 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.263    13.582    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.706 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    13.996    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.120 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.274    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.398 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.402    14.800    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.924 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.264    15.189    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.313 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.462    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.586 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.886    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.010 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.164    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.288 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.264    16.552    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.676 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    16.986    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.110 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.262    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.386 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    17.690    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.814 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.282    18.097    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.221 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    18.509    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.633 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.263    18.896    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    19.020 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    19.171    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    19.295 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.591    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.715 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    19.867    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.991 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    20.274    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.398 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    20.547    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.671 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.323    20.994    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.118 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.276    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.400 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    21.700    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.824 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    21.985    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    22.109 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.431    22.540    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    22.664 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    22.955    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.079 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.158    23.237    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.361 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.661    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.785 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.947    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.071 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    24.356    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.480 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.293    24.773    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.897 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.048    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.172 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.326    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.450 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    25.887    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.011 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.162    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.286 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.342    26.628    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.154 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.785    27.940    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.466 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.652    29.117    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.643 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.920    30.564    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.114 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    31.887    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X44Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.413 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.879    33.292    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.818 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.632    34.450    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.976 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.842    35.819    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X48Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.345 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.879    37.224    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X49Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.750 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.780    38.529    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.055 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.926    39.982    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X51Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.508 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.791    41.298    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X52Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.824 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.775    42.599    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X50Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.149 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.778    43.927    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.453 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.879    45.332    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X53Y86         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    45.711 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    45.711    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X53Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.461     2.640    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X53Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.640    
                         clock uncertainty           -0.154     2.486    
                         time borrowed                5.057     7.543    
  -------------------------------------------------------------------
                         required time                          7.543    
                         arrival time                         -45.711    
  -------------------------------------------------------------------
                         slack                                -38.168    

Slack (VIOLATED) :        -36.924ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.467ns  (logic 15.339ns (34.495%)  route 29.128ns (65.505%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.782     3.076    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.200 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     3.358    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.482 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.316     3.798    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.922 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     4.226    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.350 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.511    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.635 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     4.800    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.924 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.339     5.263    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.387 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.538    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.662 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.958    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.082 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     6.345    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.469 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.624    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.748 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     7.051    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.175 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.460 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395     7.855    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.979 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.282     8.261    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.385 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.537    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.661 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.814    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.938 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395     9.333    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.457 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.264     9.722    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.846 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.141    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.265 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.161    10.426    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.550 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    10.983    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.107 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.266    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.390 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    11.691    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.815 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.969    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.093 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.436    12.529    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.653 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.264    12.917    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.041 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.195    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.319 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.263    13.582    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.706 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    13.996    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.120 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.274    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.398 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.402    14.800    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.924 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.264    15.189    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.313 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.462    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.586 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.886    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.010 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.164    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.288 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.264    16.552    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.676 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    16.986    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.110 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.262    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.386 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    17.690    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.814 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.282    18.097    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.221 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    18.509    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.633 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.263    18.896    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    19.020 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    19.171    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    19.295 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.591    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.715 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    19.867    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.991 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    20.274    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.398 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    20.547    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.671 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.323    20.994    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.118 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.276    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.400 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    21.700    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.824 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    21.985    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    22.109 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.431    22.540    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    22.664 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    22.955    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.079 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.158    23.237    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.361 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.661    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.785 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.947    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.071 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    24.356    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.480 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.293    24.773    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.897 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.048    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.172 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.326    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.450 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    25.887    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.011 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.162    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.286 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.342    26.628    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.154 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.785    27.940    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.466 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.652    29.117    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.643 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.920    30.564    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.114 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    31.887    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X44Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.413 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.879    33.292    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.818 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.632    34.450    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.976 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.842    35.819    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X48Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.345 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.879    37.224    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X49Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.750 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.780    38.529    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.055 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.926    39.982    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X51Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.508 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.791    41.298    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X52Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.824 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.775    42.599    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X50Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.149 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.778    43.927    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    44.467 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    44.467    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X52Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.461     2.640    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.640    
                         clock uncertainty           -0.154     2.486    
                         time borrowed                5.057     7.543    
  -------------------------------------------------------------------
                         required time                          7.543    
                         arrival time                         -44.467    
  -------------------------------------------------------------------
                         slack                                -36.924    

Slack (VIOLATED) :        -36.849ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.392ns  (logic 15.264ns (34.385%)  route 29.128ns (65.615%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.782     3.076    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.200 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     3.358    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.482 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.316     3.798    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.922 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     4.226    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.350 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.511    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.635 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     4.800    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.924 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.339     5.263    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.387 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.538    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.662 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.958    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.082 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     6.345    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.469 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.624    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.748 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     7.051    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.175 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.460 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395     7.855    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.979 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.282     8.261    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.385 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.537    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.661 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.814    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.938 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395     9.333    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.457 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.264     9.722    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.846 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.141    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.265 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.161    10.426    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.550 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    10.983    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.107 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.266    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.390 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    11.691    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.815 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.969    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.093 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.436    12.529    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.653 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.264    12.917    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.041 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.195    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.319 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.263    13.582    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.706 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    13.996    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.120 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.274    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.398 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.402    14.800    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.924 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.264    15.189    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.313 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.462    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.586 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.886    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.010 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.164    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.288 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.264    16.552    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.676 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    16.986    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.110 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.262    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.386 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    17.690    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.814 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.282    18.097    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.221 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    18.509    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.633 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.263    18.896    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    19.020 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    19.171    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    19.295 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.591    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.715 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    19.867    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.991 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    20.274    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.398 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    20.547    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.671 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.323    20.994    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.118 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.276    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.400 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    21.700    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.824 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    21.985    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    22.109 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.431    22.540    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    22.664 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    22.955    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.079 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.158    23.237    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.361 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.661    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.785 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.947    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.071 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    24.356    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.480 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.293    24.773    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.897 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.048    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.172 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.326    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.450 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    25.887    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.011 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.162    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.286 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.342    26.628    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.154 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.785    27.940    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.466 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.652    29.117    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.643 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.920    30.564    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.114 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    31.887    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X44Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.413 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.879    33.292    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.818 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.632    34.450    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.976 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.842    35.819    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X48Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.345 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.879    37.224    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X49Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.750 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.780    38.529    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.055 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.926    39.982    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X51Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.508 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.791    41.298    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X52Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.824 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.775    42.599    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X50Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.149 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.778    43.927    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    44.392 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    44.392    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X52Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.461     2.640    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.640    
                         clock uncertainty           -0.154     2.486    
                         time borrowed                5.057     7.543    
  -------------------------------------------------------------------
                         required time                          7.543    
                         arrival time                         -44.392    
  -------------------------------------------------------------------
                         slack                                -36.849    

Slack (VIOLATED) :        -36.818ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.453ns  (logic 15.325ns (34.475%)  route 29.128ns (65.525%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.782     3.076    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.200 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     3.358    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.482 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.316     3.798    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.922 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     4.226    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.350 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.511    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.635 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     4.800    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.924 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.339     5.263    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.387 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.538    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.662 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.958    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.082 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     6.345    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.469 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.624    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.748 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     7.051    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.175 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.460 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395     7.855    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.979 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.282     8.261    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.385 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.537    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.661 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.814    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.938 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395     9.333    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.457 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.264     9.722    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.846 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.141    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.265 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.161    10.426    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.550 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    10.983    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.107 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.266    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.390 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    11.691    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.815 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.969    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.093 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.436    12.529    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.653 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.264    12.917    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.041 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.195    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.319 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.263    13.582    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.706 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    13.996    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.120 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.274    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.398 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.402    14.800    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.924 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.264    15.189    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.313 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.462    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.586 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.886    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.010 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.164    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.288 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.264    16.552    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.676 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    16.986    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.110 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.262    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.386 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    17.690    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.814 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.282    18.097    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.221 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    18.509    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.633 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.263    18.896    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    19.020 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    19.171    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    19.295 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.591    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.715 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    19.867    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.991 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    20.274    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.398 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    20.547    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.671 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.323    20.994    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.118 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.276    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.400 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    21.700    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.824 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    21.985    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    22.109 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.431    22.540    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    22.664 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    22.955    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.079 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.158    23.237    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.361 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.661    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.785 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.947    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.071 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    24.356    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.480 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.293    24.773    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.897 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.048    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.172 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.326    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.450 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    25.887    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.011 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.162    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.286 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.342    26.628    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.154 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.785    27.940    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.466 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.652    29.117    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.643 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.920    30.564    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.114 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    31.887    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X44Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.413 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.879    33.292    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.818 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.632    34.450    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.976 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.842    35.819    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X48Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.345 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.879    37.224    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X49Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.750 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.780    38.529    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.055 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.926    39.982    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X51Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.508 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.791    41.298    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X52Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.824 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.775    42.599    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X50Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.149 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.778    43.927    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.453 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    44.453    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X52Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.461     2.640    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.640    
                         clock uncertainty           -0.154     2.486    
                         time borrowed                5.149     7.635    
  -------------------------------------------------------------------
                         required time                          7.635    
                         arrival time                         -44.453    
  -------------------------------------------------------------------
                         slack                                -36.818    

Slack (VIOLATED) :        -36.763ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.306ns  (logic 15.178ns (34.257%)  route 29.128ns (65.743%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.782     3.076    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.200 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     3.358    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.482 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.316     3.798    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.922 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     4.226    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.350 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.511    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.635 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     4.800    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.924 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.339     5.263    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.387 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.538    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.662 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.958    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.082 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     6.345    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.469 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.624    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.748 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     7.051    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.175 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.460 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395     7.855    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.979 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.282     8.261    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.385 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.537    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.661 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.814    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.938 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395     9.333    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.457 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.264     9.722    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.846 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.141    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.265 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.161    10.426    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.550 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    10.983    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.107 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.266    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.390 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    11.691    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.815 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.969    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.093 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.436    12.529    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.653 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.264    12.917    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.041 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.195    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.319 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.263    13.582    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.706 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    13.996    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.120 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.274    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.398 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.402    14.800    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.924 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.264    15.189    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.313 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.462    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.586 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.886    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.010 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.164    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.288 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.264    16.552    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.676 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    16.986    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.110 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.262    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.386 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    17.690    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.814 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.282    18.097    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.221 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    18.509    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.633 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.263    18.896    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    19.020 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    19.171    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    19.295 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.591    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.715 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    19.867    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.991 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    20.274    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.398 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    20.547    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.671 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.323    20.994    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.118 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.276    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.400 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    21.700    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.824 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    21.985    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    22.109 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.431    22.540    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    22.664 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    22.955    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.079 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.158    23.237    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.361 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.661    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.785 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.947    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.071 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    24.356    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.480 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.293    24.773    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.897 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.048    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.172 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.326    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.450 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    25.887    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.011 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.162    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.286 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.342    26.628    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.154 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.785    27.940    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.466 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.652    29.117    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.643 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.920    30.564    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.114 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    31.887    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X44Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.413 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.879    33.292    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.818 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.632    34.450    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.976 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.842    35.819    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X48Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.345 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.879    37.224    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X49Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.750 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.780    38.529    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.055 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.926    39.982    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X51Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.508 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.791    41.298    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X52Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.824 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.775    42.599    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X50Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.149 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.778    43.927    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    44.306 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    44.306    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X52Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.461     2.640    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.640    
                         clock uncertainty           -0.154     2.486    
                         time borrowed                5.057     7.543    
  -------------------------------------------------------------------
                         required time                          7.543    
                         arrival time                         -44.306    
  -------------------------------------------------------------------
                         slack                                -36.763    

Slack (VIOLATED) :        -35.578ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.163ns  (logic 14.813ns (34.319%)  route 28.350ns (65.681%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.782     3.076    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.200 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     3.358    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.482 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.316     3.798    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.922 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     4.226    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.350 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.511    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.635 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     4.800    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.924 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.339     5.263    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.387 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.538    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.662 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.958    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.082 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     6.345    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.469 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.624    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.748 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     7.051    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.175 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.460 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395     7.855    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.979 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.282     8.261    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.385 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.537    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.661 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.814    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.938 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395     9.333    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.457 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.264     9.722    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.846 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.141    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.265 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.161    10.426    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.550 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    10.983    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.107 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.266    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.390 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    11.691    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.815 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.969    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.093 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.436    12.529    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.653 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.264    12.917    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.041 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.195    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.319 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.263    13.582    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.706 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    13.996    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.120 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.274    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.398 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.402    14.800    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.924 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.264    15.189    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.313 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.462    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.586 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.886    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.010 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.164    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.288 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.264    16.552    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.676 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    16.986    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.110 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.262    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.386 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    17.690    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.814 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.282    18.097    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.221 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    18.509    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.633 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.263    18.896    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    19.020 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    19.171    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    19.295 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.591    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.715 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    19.867    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.991 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    20.274    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.398 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    20.547    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.671 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.323    20.994    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.118 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.276    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.400 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    21.700    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.824 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    21.985    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    22.109 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.431    22.540    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    22.664 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    22.955    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.079 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.158    23.237    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.361 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.661    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.785 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.947    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.071 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    24.356    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.480 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.293    24.773    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.897 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.048    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.172 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.326    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.450 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    25.887    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.011 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.162    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.286 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.342    26.628    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.154 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.785    27.940    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.466 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.652    29.117    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.643 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.920    30.564    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.114 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    31.887    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X44Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.413 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.879    33.292    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.818 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.632    34.450    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.976 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.842    35.819    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X48Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.345 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.879    37.224    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X49Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.750 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.780    38.529    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.055 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.926    39.982    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X51Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.508 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.791    41.298    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X52Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.824 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.775    42.599    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X50Y88         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    43.163 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.163    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X50Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.463     2.642    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X50Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.642    
                         clock uncertainty           -0.154     2.488    
                         time borrowed                5.098     7.586    
  -------------------------------------------------------------------
                         required time                          7.586    
                         arrival time                         -43.163    
  -------------------------------------------------------------------
                         slack                                -35.578    

Slack (VIOLATED) :        -35.502ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.087ns  (logic 14.737ns (34.203%)  route 28.350ns (65.797%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.782     3.076    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.200 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     3.358    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     3.482 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.316     3.798    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.922 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304     4.226    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.350 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.511    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.635 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     4.800    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.924 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.339     5.263    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.387 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.538    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.662 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.296     5.958    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.082 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     6.345    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.469 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.154     6.624    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.748 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     7.051    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.175 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.161     7.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X50Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.460 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395     7.855    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.979 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.282     8.261    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.385 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.537    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.661 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.814    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.938 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.395     9.333    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.457 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.264     9.722    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.846 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    10.141    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.265 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.161    10.426    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.550 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    10.983    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.107 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.266    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X48Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.390 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    11.691    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.815 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.969    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.093 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.436    12.529    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.653 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.264    12.917    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.041 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.195    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.319 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.263    13.582    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.706 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    13.996    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.120 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.274    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.398 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.402    14.800    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.924 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.264    15.189    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.313 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.462    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.586 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.886    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.010 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.164    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.288 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.264    16.552    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X47Y82         LUT1 (Prop_lut1_I0_O)        0.124    16.676 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    16.986    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.110 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.262    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.386 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    17.690    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.814 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.282    18.097    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X45Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.221 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    18.509    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.633 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.263    18.896    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    19.020 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    19.171    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y83         LUT1 (Prop_lut1_I0_O)        0.124    19.295 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.591    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.715 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    19.867    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X45Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.991 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.283    20.274    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.398 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    20.547    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.671 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.323    20.994    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.118 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.276    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X48Y83         LUT1 (Prop_lut1_I0_O)        0.124    21.400 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.300    21.700    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.824 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    21.985    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y84         LUT1 (Prop_lut1_I0_O)        0.124    22.109 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.431    22.540    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    22.664 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    22.955    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.079 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.158    23.237    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y85         LUT1 (Prop_lut1_I0_O)        0.124    23.361 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    23.661    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    23.785 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.947    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X52Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.071 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    24.356    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.480 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.293    24.773    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    24.897 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.048    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.172 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.326    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.450 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    25.887    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.011 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.162    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.286 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.342    26.628    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.154 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.785    27.940    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.466 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.652    29.117    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.643 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.920    30.564    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.114 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    31.887    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X44Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.413 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.879    33.292    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X45Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.818 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.632    34.450    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.976 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.842    35.819    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X48Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.345 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.879    37.224    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X49Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.750 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.780    38.529    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.055 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.926    39.982    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X51Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.508 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.791    41.298    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X52Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.824 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.775    42.599    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X50Y88         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    43.087 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.087    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X50Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.463     2.642    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X50Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.642    
                         clock uncertainty           -0.154     2.488    
                         time borrowed                5.098     7.586    
  -------------------------------------------------------------------
                         required time                          7.586    
                         arrival time                         -43.087    
  -------------------------------------------------------------------
                         slack                                -35.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[35]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.158ns (46.951%)  route 0.179ns (53.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.551     0.887    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y85         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[35]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         LDCE (EnToQ_ldce_G_Q)        0.158     1.045 r  design_1_i/top_0/inst/tdc1/latches_reg[35]/Q
                         net (fo=1, routed)           0.179     1.223    design_1_i/top_0/inst/tdc1/latches[35]
    SLICE_X50Y85         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.815     1.181    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X50Y85         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[35]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.060     1.206    design_1_i/top_0/inst/tdc1/delay_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[37]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.158ns (45.354%)  route 0.190ns (54.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.551     0.887    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y84         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[37]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         LDCE (EnToQ_ldce_G_Q)        0.158     1.045 r  design_1_i/top_0/inst/tdc1/latches_reg[37]/Q
                         net (fo=1, routed)           0.190     1.235    design_1_i/top_0/inst/tdc1/latches[37]
    SLICE_X50Y87         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.816     1.182    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X50Y87         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[37]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y87         FDRE (Hold_fdre_C_D)         0.059     1.206    design_1_i/top_0/inst/tdc1/delay_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[38]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.158ns (45.354%)  route 0.190ns (54.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.551     0.887    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y84         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[38]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         LDCE (EnToQ_ldce_G_Q)        0.158     1.045 r  design_1_i/top_0/inst/tdc1/latches_reg[38]/Q
                         net (fo=1, routed)           0.190     1.235    design_1_i/top_0/inst/tdc1/latches[38]
    SLICE_X50Y87         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.816     1.182    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X50Y87         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[38]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y87         FDRE (Hold_fdre_C_D)         0.052     1.199    design_1_i/top_0/inst/tdc1/delay_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[27]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.158ns (42.160%)  route 0.217ns (57.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.552     0.888    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X47Y85         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[27]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         LDCE (EnToQ_ldce_G_Q)        0.158     1.046 r  design_1_i/top_0/inst/tdc1/latches_reg[27]/Q
                         net (fo=1, routed)           0.217     1.262    design_1_i/top_0/inst/tdc1/latches[27]
    SLICE_X51Y85         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.815     1.181    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y85         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[27]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y85         FDRE (Hold_fdre_C_D)         0.070     1.216    design_1_i/top_0/inst/tdc1/delay_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[30]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.158ns (42.122%)  route 0.217ns (57.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.551     0.887    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X48Y85         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[30]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         LDCE (EnToQ_ldce_G_Q)        0.158     1.045 r  design_1_i/top_0/inst/tdc1/latches_reg[30]/Q
                         net (fo=1, routed)           0.217     1.262    design_1_i/top_0/inst/tdc1/latches[30]
    SLICE_X52Y85         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.815     1.181    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y85         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[30]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X52Y85         FDRE (Hold_fdre_C_D)         0.066     1.212    design_1_i/top_0/inst/tdc1/delay_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[28]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.158ns (41.471%)  route 0.223ns (58.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.552     0.888    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X47Y85         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[28]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         LDCE (EnToQ_ldce_G_Q)        0.158     1.046 r  design_1_i/top_0/inst/tdc1/latches_reg[28]/Q
                         net (fo=1, routed)           0.223     1.269    design_1_i/top_0/inst/tdc1/latches[28]
    SLICE_X52Y85         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.815     1.181    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y85         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[28]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X52Y85         FDRE (Hold_fdre_C_D)         0.070     1.216    design_1_i/top_0/inst/tdc1/delay_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.106%)  route 0.118ns (41.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.265%)  route 0.144ns (40.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.144     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[2]
    SLICE_X33Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.330 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.330    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0_n_0
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.092     1.249    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[12]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.158ns (39.192%)  route 0.245ns (60.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.552     0.888    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X47Y86         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[12]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         LDCE (EnToQ_ldce_G_Q)        0.158     1.046 r  design_1_i/top_0/inst/tdc1/latches_reg[12]/Q
                         net (fo=1, routed)           0.245     1.291    design_1_i/top_0/inst/tdc1/latches[12]
    SLICE_X50Y91         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.819     1.185    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X50Y91         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[12]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.059     1.209    design_1_i/top_0/inst/tdc1/delay_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.738%)  route 0.189ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.189     1.322    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y84    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y84    design_1_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y84    design_1_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X51Y83    design_1_i/rst_ps7_0_100M/U0/SEQ/bsr_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y84    design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y84    design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y84    design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X51Y83    design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y84    design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y67    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y67    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_1_1/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y67    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_1_1/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y67    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_1_1/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y78    design_1_i/top_0/inst/ram1/ram_reg_7168_7423_5_5/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y78    design_1_i/top_0/inst/ram1/ram_reg_7168_7423_5_5/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y78    design_1_i/top_0/inst/ram1/ram_reg_7168_7423_5_5/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y78    design_1_i/top_0/inst/ram1/ram_reg_7168_7423_5_5/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y68    design_1_i/top_0/inst/ram1/ram_reg_7424_7679_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y68    design_1_i/top_0/inst/ram1/ram_reg_7424_7679_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y96    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_15_15/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y96    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_15_15/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y82    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y82    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y82    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y82    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y76    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_15_15/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y76    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_15_15/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y76    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_15_15/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y65    design_1_i/top_0/inst/ram1/ram_reg_7168_7423_4_4/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          322  Failing Endpoints,  Worst Slack       -2.657ns,  Total Violation     -587.162ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.657ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 2.718ns (45.041%)  route 3.317ns (54.959%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.484 - 4.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.847     1.850    design_1_i/top_0/inst/clk2
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.456     2.306 r  design_1_i/top_0/inst/virusEnQ_reg[17]/Q
                         net (fo=132, routed)         1.346     3.652    design_1_i/top_0/inst/virusEnQ[17]
    SLICE_X45Y97         LUT4 (Prop_lut4_I0_O)        0.124     3.776 r  design_1_i/top_0/inst/virusEnQ[127]_i_184/O
                         net (fo=1, routed)           0.000     3.776    design_1_i/top_0/inst/virusEnQ[127]_i_184_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.308 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.308    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.422 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.422    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.536 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.001     4.537    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.651 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.651    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.765 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.765    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.879 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     4.879    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.993 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     4.993    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.107 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.107    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.221 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.221    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.335 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.335    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.449 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.449    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.563 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.563    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.677 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.677    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.986     6.777    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.124     6.901 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.984     7.885    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X47Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.481     5.484    design_1_i/top_0/inst/clk2
    SLICE_X47Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[3]/C
                         clock pessimism              0.014     5.498    
                         clock uncertainty           -0.065     5.432    
    SLICE_X47Y95         FDRE (Setup_fdre_C_CE)      -0.205     5.227    design_1_i/top_0/inst/virusEnQ_reg[3]
  -------------------------------------------------------------------
                         required time                          5.227    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                 -2.657    

Slack (VIOLATED) :        -2.657ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 2.718ns (45.041%)  route 3.317ns (54.959%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.484 - 4.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.847     1.850    design_1_i/top_0/inst/clk2
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.456     2.306 r  design_1_i/top_0/inst/virusEnQ_reg[17]/Q
                         net (fo=132, routed)         1.346     3.652    design_1_i/top_0/inst/virusEnQ[17]
    SLICE_X45Y97         LUT4 (Prop_lut4_I0_O)        0.124     3.776 r  design_1_i/top_0/inst/virusEnQ[127]_i_184/O
                         net (fo=1, routed)           0.000     3.776    design_1_i/top_0/inst/virusEnQ[127]_i_184_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.308 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.308    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.422 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.422    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.536 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.001     4.537    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.651 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.651    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.765 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.765    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.879 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     4.879    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.993 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     4.993    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.107 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.107    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.221 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.221    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.335 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.335    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.449 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.449    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.563 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.563    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.677 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.677    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.986     6.777    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.124     6.901 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.984     7.885    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X47Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.481     5.484    design_1_i/top_0/inst/clk2
    SLICE_X47Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[7]/C
                         clock pessimism              0.014     5.498    
                         clock uncertainty           -0.065     5.432    
    SLICE_X47Y95         FDRE (Setup_fdre_C_CE)      -0.205     5.227    design_1_i/top_0/inst/virusEnQ_reg[7]
  -------------------------------------------------------------------
                         required time                          5.227    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                 -2.657    

Slack (VIOLATED) :        -2.610ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 2.718ns (45.125%)  route 3.305ns (54.875%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.484 - 4.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.847     1.850    design_1_i/top_0/inst/clk2
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.456     2.306 r  design_1_i/top_0/inst/virusEnQ_reg[17]/Q
                         net (fo=132, routed)         1.346     3.652    design_1_i/top_0/inst/virusEnQ[17]
    SLICE_X45Y97         LUT4 (Prop_lut4_I0_O)        0.124     3.776 r  design_1_i/top_0/inst/virusEnQ[127]_i_184/O
                         net (fo=1, routed)           0.000     3.776    design_1_i/top_0/inst/virusEnQ[127]_i_184_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.308 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.308    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.422 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.422    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.536 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.001     4.537    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.651 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.651    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.765 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.765    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.879 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     4.879    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.993 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     4.993    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.107 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.107    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.221 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.221    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.335 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.335    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.449 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.449    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.563 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.563    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.677 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.677    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.986     6.777    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.124     6.901 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.972     7.873    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X46Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.481     5.484    design_1_i/top_0/inst/clk2
    SLICE_X46Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[10]/C
                         clock pessimism              0.014     5.498    
                         clock uncertainty           -0.065     5.432    
    SLICE_X46Y96         FDRE (Setup_fdre_C_CE)      -0.169     5.263    design_1_i/top_0/inst/virusEnQ_reg[10]
  -------------------------------------------------------------------
                         required time                          5.263    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                 -2.610    

Slack (VIOLATED) :        -2.610ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 2.718ns (45.125%)  route 3.305ns (54.875%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.484 - 4.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.847     1.850    design_1_i/top_0/inst/clk2
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.456     2.306 r  design_1_i/top_0/inst/virusEnQ_reg[17]/Q
                         net (fo=132, routed)         1.346     3.652    design_1_i/top_0/inst/virusEnQ[17]
    SLICE_X45Y97         LUT4 (Prop_lut4_I0_O)        0.124     3.776 r  design_1_i/top_0/inst/virusEnQ[127]_i_184/O
                         net (fo=1, routed)           0.000     3.776    design_1_i/top_0/inst/virusEnQ[127]_i_184_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.308 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.308    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.422 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.422    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.536 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.001     4.537    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.651 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.651    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.765 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.765    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.879 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     4.879    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.993 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     4.993    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.107 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.107    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.221 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.221    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.335 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.335    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.449 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.449    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.563 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.563    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.677 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.677    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.986     6.777    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.124     6.901 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.972     7.873    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X46Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.481     5.484    design_1_i/top_0/inst/clk2
    SLICE_X46Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]/C
                         clock pessimism              0.014     5.498    
                         clock uncertainty           -0.065     5.432    
    SLICE_X46Y96         FDRE (Setup_fdre_C_CE)      -0.169     5.263    design_1_i/top_0/inst/virusEnQ_reg[1]
  -------------------------------------------------------------------
                         required time                          5.263    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                 -2.610    

Slack (VIOLATED) :        -2.596ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.974ns  (logic 2.718ns (45.496%)  route 3.256ns (54.504%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 5.485 - 4.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.847     1.850    design_1_i/top_0/inst/clk2
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.456     2.306 r  design_1_i/top_0/inst/virusEnQ_reg[17]/Q
                         net (fo=132, routed)         1.346     3.652    design_1_i/top_0/inst/virusEnQ[17]
    SLICE_X45Y97         LUT4 (Prop_lut4_I0_O)        0.124     3.776 r  design_1_i/top_0/inst/virusEnQ[127]_i_184/O
                         net (fo=1, routed)           0.000     3.776    design_1_i/top_0/inst/virusEnQ[127]_i_184_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.308 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.308    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.422 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.422    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.536 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.001     4.537    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.651 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.651    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.765 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.765    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.879 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     4.879    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.993 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     4.993    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.107 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.107    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.221 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.221    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.335 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.335    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.449 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.449    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.563 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.563    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.677 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.677    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.986     6.777    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.124     6.901 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.923     7.824    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X45Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.482     5.485    design_1_i/top_0/inst/clk2
    SLICE_X45Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[19]/C
                         clock pessimism              0.014     5.499    
                         clock uncertainty           -0.065     5.433    
    SLICE_X45Y97         FDRE (Setup_fdre_C_CE)      -0.205     5.228    design_1_i/top_0/inst/virusEnQ_reg[19]
  -------------------------------------------------------------------
                         required time                          5.228    
                         arrival time                          -7.824    
  -------------------------------------------------------------------
                         slack                                 -2.596    

Slack (VIOLATED) :        -2.596ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.974ns  (logic 2.718ns (45.496%)  route 3.256ns (54.504%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 5.485 - 4.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.847     1.850    design_1_i/top_0/inst/clk2
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.456     2.306 r  design_1_i/top_0/inst/virusEnQ_reg[17]/Q
                         net (fo=132, routed)         1.346     3.652    design_1_i/top_0/inst/virusEnQ[17]
    SLICE_X45Y97         LUT4 (Prop_lut4_I0_O)        0.124     3.776 r  design_1_i/top_0/inst/virusEnQ[127]_i_184/O
                         net (fo=1, routed)           0.000     3.776    design_1_i/top_0/inst/virusEnQ[127]_i_184_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.308 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.308    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.422 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.422    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.536 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.001     4.537    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.651 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.651    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.765 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.765    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.879 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     4.879    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.993 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     4.993    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.107 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.107    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.221 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.221    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.335 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.335    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.449 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.449    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.563 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.563    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.677 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.677    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.986     6.777    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.124     6.901 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.923     7.824    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X45Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.482     5.485    design_1_i/top_0/inst/clk2
    SLICE_X45Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[23]/C
                         clock pessimism              0.014     5.499    
                         clock uncertainty           -0.065     5.433    
    SLICE_X45Y97         FDRE (Setup_fdre_C_CE)      -0.205     5.228    design_1_i/top_0/inst/virusEnQ_reg[23]
  -------------------------------------------------------------------
                         required time                          5.228    
                         arrival time                          -7.824    
  -------------------------------------------------------------------
                         slack                                 -2.596    

Slack (VIOLATED) :        -2.593ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 2.718ns (45.520%)  route 3.253ns (54.480%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 5.485 - 4.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.847     1.850    design_1_i/top_0/inst/clk2
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.456     2.306 r  design_1_i/top_0/inst/virusEnQ_reg[17]/Q
                         net (fo=132, routed)         1.346     3.652    design_1_i/top_0/inst/virusEnQ[17]
    SLICE_X45Y97         LUT4 (Prop_lut4_I0_O)        0.124     3.776 r  design_1_i/top_0/inst/virusEnQ[127]_i_184/O
                         net (fo=1, routed)           0.000     3.776    design_1_i/top_0/inst/virusEnQ[127]_i_184_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.308 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.308    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.422 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.422    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.536 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.001     4.537    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.651 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.651    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.765 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.765    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.879 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     4.879    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.993 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     4.993    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.107 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.107    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.221 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.221    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.335 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.335    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.449 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.449    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.563 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.563    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.677 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.677    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.986     6.777    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.124     6.901 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.920     7.821    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X45Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.482     5.485    design_1_i/top_0/inst/clk2
    SLICE_X45Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/C
                         clock pessimism              0.014     5.499    
                         clock uncertainty           -0.065     5.433    
    SLICE_X45Y98         FDRE (Setup_fdre_C_CE)      -0.205     5.228    design_1_i/top_0/inst/virusEnQ_reg[5]
  -------------------------------------------------------------------
                         required time                          5.228    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                 -2.593    

Slack (VIOLATED) :        -2.591ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 2.718ns (45.532%)  route 3.251ns (54.468%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 5.485 - 4.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.847     1.850    design_1_i/top_0/inst/clk2
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.456     2.306 r  design_1_i/top_0/inst/virusEnQ_reg[17]/Q
                         net (fo=132, routed)         1.346     3.652    design_1_i/top_0/inst/virusEnQ[17]
    SLICE_X45Y97         LUT4 (Prop_lut4_I0_O)        0.124     3.776 r  design_1_i/top_0/inst/virusEnQ[127]_i_184/O
                         net (fo=1, routed)           0.000     3.776    design_1_i/top_0/inst/virusEnQ[127]_i_184_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.308 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.308    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.422 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.422    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.536 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.001     4.537    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.651 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.651    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.765 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.765    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.879 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     4.879    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.993 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     4.993    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.107 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.107    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.221 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.221    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.335 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.335    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.449 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.449    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.563 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.563    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.677 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.677    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.986     6.777    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.124     6.901 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.919     7.819    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X47Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.482     5.485    design_1_i/top_0/inst/clk2
    SLICE_X47Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[15]/C
                         clock pessimism              0.014     5.499    
                         clock uncertainty           -0.065     5.433    
    SLICE_X47Y98         FDRE (Setup_fdre_C_CE)      -0.205     5.228    design_1_i/top_0/inst/virusEnQ_reg[15]
  -------------------------------------------------------------------
                         required time                          5.228    
                         arrival time                          -7.819    
  -------------------------------------------------------------------
                         slack                                 -2.591    

Slack (VIOLATED) :        -2.555ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 2.718ns (45.532%)  route 3.251ns (54.468%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 5.485 - 4.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.847     1.850    design_1_i/top_0/inst/clk2
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.456     2.306 r  design_1_i/top_0/inst/virusEnQ_reg[17]/Q
                         net (fo=132, routed)         1.346     3.652    design_1_i/top_0/inst/virusEnQ[17]
    SLICE_X45Y97         LUT4 (Prop_lut4_I0_O)        0.124     3.776 r  design_1_i/top_0/inst/virusEnQ[127]_i_184/O
                         net (fo=1, routed)           0.000     3.776    design_1_i/top_0/inst/virusEnQ[127]_i_184_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.308 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.308    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.422 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.422    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.536 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.001     4.537    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.651 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.651    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.765 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.765    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.879 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     4.879    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.993 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     4.993    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.107 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.107    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.221 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.221    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.335 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.335    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.449 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.449    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.563 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.563    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.677 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.677    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.986     6.777    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.124     6.901 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.919     7.819    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X46Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.482     5.485    design_1_i/top_0/inst/clk2
    SLICE_X46Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]/C
                         clock pessimism              0.014     5.499    
                         clock uncertainty           -0.065     5.433    
    SLICE_X46Y98         FDRE (Setup_fdre_C_CE)      -0.169     5.264    design_1_i/top_0/inst/virusEnQ_reg[0]
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -7.819    
  -------------------------------------------------------------------
                         slack                                 -2.555    

Slack (VIOLATED) :        -2.555ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 2.718ns (45.532%)  route 3.251ns (54.468%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 5.485 - 4.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.847     1.850    design_1_i/top_0/inst/clk2
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.456     2.306 r  design_1_i/top_0/inst/virusEnQ_reg[17]/Q
                         net (fo=132, routed)         1.346     3.652    design_1_i/top_0/inst/virusEnQ[17]
    SLICE_X45Y97         LUT4 (Prop_lut4_I0_O)        0.124     3.776 r  design_1_i/top_0/inst/virusEnQ[127]_i_184/O
                         net (fo=1, routed)           0.000     3.776    design_1_i/top_0/inst/virusEnQ[127]_i_184_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.308 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.308    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.422 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.422    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.536 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.001     4.537    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.651 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.651    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.765 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     4.765    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.879 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     4.879    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.993 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     4.993    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.107 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.107    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.221 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.221    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.335 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.335    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.449 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.449    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.563 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.563    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.677 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.677    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.986     6.777    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X42Y101        LUT5 (Prop_lut5_I1_O)        0.124     6.901 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.919     7.819    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X46Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.482     5.485    design_1_i/top_0/inst/clk2
    SLICE_X46Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[27]/C
                         clock pessimism              0.014     5.499    
                         clock uncertainty           -0.065     5.433    
    SLICE_X46Y98         FDRE (Setup_fdre_C_CE)      -0.169     5.264    design_1_i/top_0/inst/virusEnQ_reg[27]
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -7.819    
  -------------------------------------------------------------------
                         slack                                 -2.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.830%)  route 0.398ns (68.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.559     0.561    design_1_i/top_0/inst/clk2
    SLICE_X41Y99         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/top_0/inst/virusFlagQ_reg_rep/Q
                         net (fo=73, routed)          0.228     0.929    design_1_i/top_0/inst/virusFlagQ_reg_rep_n_0
    SLICE_X42Y102        LUT4 (Prop_lut4_I1_O)        0.045     0.974 r  design_1_i/top_0/inst/virusEnQ[53]_i_1/O
                         net (fo=1, routed)           0.171     1.145    design_1_i/top_0/inst/virusEnQ[53]_i_1_n_0
    SLICE_X45Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X45Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[53]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X45Y102        FDRE (Hold_fdre_C_D)         0.070     0.980    design_1_i/top_0/inst/virusEnQ_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.709%)  route 0.485ns (72.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.559     0.561    design_1_i/top_0/inst/clk2
    SLICE_X41Y99         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/top_0/inst/virusFlagQ_reg_rep__0/Q
                         net (fo=74, routed)          0.485     1.187    design_1_i/top_0/inst/virusFlagQ_reg_rep__0_n_0
    SLICE_X40Y109        LUT6 (Prop_lut6_I2_O)        0.045     1.232 r  design_1_i/top_0/inst/virusEnQ[86]_i_1/O
                         net (fo=1, routed)           0.000     1.232    design_1_i/top_0/inst/virusEnQ[86]_i_1_n_0
    SLICE_X40Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.911     0.913    design_1_i/top_0/inst/clk2
    SLICE_X40Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[86]/C
                         clock pessimism             -0.005     0.908    
    SLICE_X40Y109        FDRE (Hold_fdre_C_D)         0.092     1.000    design_1_i/top_0/inst/virusEnQ_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.186ns (28.570%)  route 0.465ns (71.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.559     0.561    design_1_i/top_0/inst/clk2
    SLICE_X41Y99         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/top_0/inst/virusFlagQ_reg_rep__0/Q
                         net (fo=74, routed)          0.343     1.045    design_1_i/top_0/inst/virusFlagQ_reg_rep__0_n_0
    SLICE_X41Y105        LUT6 (Prop_lut6_I2_O)        0.045     1.090 r  design_1_i/top_0/inst/virusEnQ[85]_i_1/O
                         net (fo=1, routed)           0.122     1.212    design_1_i/top_0/inst/virusEnQ[85]_i_1_n_0
    SLICE_X40Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X40Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[85]/C
                         clock pessimism             -0.005     0.909    
    SLICE_X40Y105        FDRE (Hold_fdre_C_D)         0.070     0.979    design_1_i/top_0/inst/virusEnQ_reg[85]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.626%)  route 0.487ns (72.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.559     0.561    design_1_i/top_0/inst/clk2
    SLICE_X41Y99         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/top_0/inst/virusFlagQ_reg_rep/Q
                         net (fo=73, routed)          0.487     1.189    design_1_i/top_0/inst/virusFlagQ_reg_rep_n_0
    SLICE_X44Y109        LUT6 (Prop_lut6_I2_O)        0.045     1.234 r  design_1_i/top_0/inst/virusEnQ[64]_i_1/O
                         net (fo=1, routed)           0.000     1.234    design_1_i/top_0/inst/virusEnQ[64]_i_1_n_0
    SLICE_X44Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.911     0.913    design_1_i/top_0/inst/clk2
    SLICE_X44Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[64]/C
                         clock pessimism             -0.005     0.908    
    SLICE_X44Y109        FDRE (Hold_fdre_C_D)         0.091     0.999    design_1_i/top_0/inst/virusEnQ_reg[64]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.806%)  route 0.483ns (72.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.559     0.561    design_1_i/top_0/inst/clk2
    SLICE_X41Y99         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/top_0/inst/virusFlagQ_reg_rep/Q
                         net (fo=73, routed)          0.323     1.025    design_1_i/top_0/inst/virusFlagQ_reg_rep_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I1_O)        0.045     1.070 r  design_1_i/top_0/inst/virusEnQ[49]_i_1/O
                         net (fo=1, routed)           0.160     1.230    design_1_i/top_0/inst/virusEnQ[49]_i_1_n_0
    SLICE_X45Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X45Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[49]/C
                         clock pessimism             -0.005     0.909    
    SLICE_X45Y103        FDRE (Hold_fdre_C_D)         0.070     0.979    design_1_i/top_0/inst/virusEnQ_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.628%)  route 0.487ns (72.372%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.559     0.561    design_1_i/top_0/inst/clk2
    SLICE_X41Y99         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=95, routed)          0.310     1.012    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X43Y98         LUT4 (Prop_lut4_I1_O)        0.045     1.057 r  design_1_i/top_0/inst/virusEnQ[16]_i_1/O
                         net (fo=1, routed)           0.177     1.234    design_1_i/top_0/inst/virusEnQ[16]_i_1_n_0
    SLICE_X46Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X46Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[16]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.064     0.974    design_1_i/top_0/inst/virusEnQ_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.186ns (27.090%)  route 0.501ns (72.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.559     0.561    design_1_i/top_0/inst/clk2
    SLICE_X41Y99         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/top_0/inst/virusFlagQ_reg_rep/Q
                         net (fo=73, routed)          0.325     1.027    design_1_i/top_0/inst/virusFlagQ_reg_rep_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I2_O)        0.045     1.072 r  design_1_i/top_0/inst/virusEnQ[65]_i_1/O
                         net (fo=1, routed)           0.176     1.247    design_1_i/top_0/inst/virusEnQ[65]_i_1_n_0
    SLICE_X45Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X45Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[65]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X45Y102        FDRE (Hold_fdre_C_D)         0.072     0.982    design_1_i/top_0/inst/virusEnQ_reg[65]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.095%)  route 0.527ns (73.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.559     0.561    design_1_i/top_0/inst/clk2
    SLICE_X41Y99         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=95, routed)          0.350     1.052    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X43Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.097 r  design_1_i/top_0/inst/virusEnQ[34]_i_1/O
                         net (fo=1, routed)           0.177     1.273    design_1_i/top_0/inst/virusEnQ[34]_i_1_n_0
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[34]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.072     0.982    design_1_i/top_0/inst/virusEnQ_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.186ns (25.425%)  route 0.546ns (74.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.559     0.561    design_1_i/top_0/inst/clk2
    SLICE_X41Y99         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/top_0/inst/virusFlagQ_reg_rep__0/Q
                         net (fo=74, routed)          0.430     1.131    design_1_i/top_0/inst/virusFlagQ_reg_rep__0_n_0
    SLICE_X43Y107        LUT4 (Prop_lut4_I1_O)        0.045     1.176 r  design_1_i/top_0/inst/virusEnQ[114]_i_1/O
                         net (fo=1, routed)           0.116     1.292    design_1_i/top_0/inst/virusEnQ[114]_i_1_n_0
    SLICE_X43Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.911     0.913    design_1_i/top_0/inst/clk2
    SLICE_X43Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[114]/C
                         clock pessimism             -0.005     0.908    
    SLICE_X43Y107        FDRE (Hold_fdre_C_D)         0.070     0.978    design_1_i/top_0/inst/virusEnQ_reg[114]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.231ns (31.193%)  route 0.510ns (68.807%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.559     0.561    design_1_i/top_0/inst/clk2
    SLICE_X43Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/top_0/inst/virusEnQ_reg[29]/Q
                         net (fo=132, routed)         0.211     0.913    design_1_i/top_0/inst/virusEnQ[29]
    SLICE_X51Y98         LUT6 (Prop_lut6_I0_O)        0.045     0.958 r  design_1_i/top_0/inst/virusEnQ[30]_i_2/O
                         net (fo=1, routed)           0.052     1.010    design_1_i/top_0/inst/virusEnQ[30]_i_2_n_0
    SLICE_X51Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.055 r  design_1_i/top_0/inst/virusEnQ[30]_i_1/O
                         net (fo=1, routed)           0.246     1.301    design_1_i/top_0/inst/virusEnQ[30]_i_1_n_0
    SLICE_X45Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X45Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[30]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X45Y101        FDRE (Hold_fdre_C_D)         0.066     0.976    design_1_i/top_0/inst/virusEnQ_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y96     design_1_i/top_0/inst/virusCounterQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X41Y96     design_1_i/top_0/inst/virusCounterQ_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y97     design_1_i/top_0/inst/virusCounterQ_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y96     design_1_i/top_0/inst/virusCounterQ_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X41Y96     design_1_i/top_0/inst/virusCounterQ_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y97     design_1_i/top_0/inst/virusCounterQ_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y96     design_1_i/top_0/inst/virusCounterQ_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X46Y98     design_1_i/top_0/inst/virusEnQ_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X45Y106    design_1_i/top_0/inst/virusEnQ_reg[100]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X45Y103    design_1_i/top_0/inst/virusEnQ_reg[101]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X44Y103    design_1_i/top_0/inst/virusEnQ_reg[110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X46Y106    design_1_i/top_0/inst/virusEnQ_reg[112]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y103    design_1_i/top_0/inst/virusEnQ_reg[125]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y103    design_1_i/top_0/inst/virusEnQ_reg[126]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X44Y103    design_1_i/top_0/inst/virusEnQ_reg[127]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X45Y103    design_1_i/top_0/inst/virusEnQ_reg[49]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X44Y103    design_1_i/top_0/inst/virusEnQ_reg[51]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X46Y103    design_1_i/top_0/inst/virusEnQ_reg[59]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y96     design_1_i/top_0/inst/virusCounterQ_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X41Y96     design_1_i/top_0/inst/virusCounterQ_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y97     design_1_i/top_0/inst/virusCounterQ_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y96     design_1_i/top_0/inst/virusCounterQ_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X41Y96     design_1_i/top_0/inst/virusCounterQ_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y97     design_1_i/top_0/inst/virusCounterQ_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y96     design_1_i/top_0/inst/virusCounterQ_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X46Y98     design_1_i/top_0/inst/virusEnQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X45Y106    design_1_i/top_0/inst/virusEnQ_reg[100]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X45Y103    design_1_i/top_0/inst/virusEnQ_reg[101]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          483  Failing Endpoints,  Worst Slack       -6.499ns,  Total Violation    -1953.784ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.499ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.574ns  (logic 1.200ns (18.255%)  route 5.374ns (81.745%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 13.485 - 12.000 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 12.943 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.649    12.943    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X40Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456    13.399 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/Q
                         net (fo=3, routed)           0.829    14.228    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/Q[38]_repN_alias
    SLICE_X41Y91         LUT4 (Prop_lut4_I2_O)        0.124    14.352 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=14, routed)          1.143    15.495    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1
    SLICE_X31Y90         LUT6 (Prop_lut6_I5_O)        0.124    15.619 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[3]_INST_0/O
                         net (fo=3, routed)           0.873    16.493    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[3]
    SLICE_X40Y91         LUT6 (Prop_lut6_I2_O)        0.124    16.617 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_7_comp_1/O
                         net (fo=2, routed)           0.813    17.430    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_7_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I1_O)        0.124    17.554 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_3/O
                         net (fo=33, routed)          0.596    18.151    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_3_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124    18.275 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_comp/O
                         net (fo=7, routed)           0.741    19.016    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I2_O)        0.124    19.140 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp/O
                         net (fo=32, routed)          0.377    19.517    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X41Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.482    13.485    design_1_i/top_0/inst/clk2
    SLICE_X41Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[0]/C
                         clock pessimism              0.000    13.485    
                         clock uncertainty           -0.262    13.222    
    SLICE_X41Y96         FDRE (Setup_fdre_C_CE)      -0.205    13.017    design_1_i/top_0/inst/virusCounterQ_reg[0]
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                         -19.517    
  -------------------------------------------------------------------
                         slack                                 -6.499    

Slack (VIOLATED) :        -6.499ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.574ns  (logic 1.200ns (18.255%)  route 5.374ns (81.745%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 13.485 - 12.000 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 12.943 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.649    12.943    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X40Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456    13.399 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/Q
                         net (fo=3, routed)           0.829    14.228    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/Q[38]_repN_alias
    SLICE_X41Y91         LUT4 (Prop_lut4_I2_O)        0.124    14.352 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=14, routed)          1.143    15.495    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1
    SLICE_X31Y90         LUT6 (Prop_lut6_I5_O)        0.124    15.619 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[3]_INST_0/O
                         net (fo=3, routed)           0.873    16.493    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[3]
    SLICE_X40Y91         LUT6 (Prop_lut6_I2_O)        0.124    16.617 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_7_comp_1/O
                         net (fo=2, routed)           0.813    17.430    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_7_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I1_O)        0.124    17.554 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_3/O
                         net (fo=33, routed)          0.596    18.151    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_3_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124    18.275 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_comp/O
                         net (fo=7, routed)           0.741    19.016    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I2_O)        0.124    19.140 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp/O
                         net (fo=32, routed)          0.377    19.517    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X41Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.482    13.485    design_1_i/top_0/inst/clk2
    SLICE_X41Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[11]/C
                         clock pessimism              0.000    13.485    
                         clock uncertainty           -0.262    13.222    
    SLICE_X41Y96         FDRE (Setup_fdre_C_CE)      -0.205    13.017    design_1_i/top_0/inst/virusCounterQ_reg[11]
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                         -19.517    
  -------------------------------------------------------------------
                         slack                                 -6.499    

Slack (VIOLATED) :        -6.499ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.574ns  (logic 1.200ns (18.255%)  route 5.374ns (81.745%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 13.485 - 12.000 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 12.943 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.649    12.943    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X40Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456    13.399 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/Q
                         net (fo=3, routed)           0.829    14.228    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/Q[38]_repN_alias
    SLICE_X41Y91         LUT4 (Prop_lut4_I2_O)        0.124    14.352 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=14, routed)          1.143    15.495    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1
    SLICE_X31Y90         LUT6 (Prop_lut6_I5_O)        0.124    15.619 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[3]_INST_0/O
                         net (fo=3, routed)           0.873    16.493    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[3]
    SLICE_X40Y91         LUT6 (Prop_lut6_I2_O)        0.124    16.617 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_7_comp_1/O
                         net (fo=2, routed)           0.813    17.430    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_7_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I1_O)        0.124    17.554 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_3/O
                         net (fo=33, routed)          0.596    18.151    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_3_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124    18.275 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_comp/O
                         net (fo=7, routed)           0.741    19.016    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I2_O)        0.124    19.140 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp/O
                         net (fo=32, routed)          0.377    19.517    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X40Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.482    13.485    design_1_i/top_0/inst/clk2
    SLICE_X40Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[14]/C
                         clock pessimism              0.000    13.485    
                         clock uncertainty           -0.262    13.222    
    SLICE_X40Y96         FDRE (Setup_fdre_C_CE)      -0.205    13.017    design_1_i/top_0/inst/virusCounterQ_reg[14]
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                         -19.517    
  -------------------------------------------------------------------
                         slack                                 -6.499    

Slack (VIOLATED) :        -6.499ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.574ns  (logic 1.200ns (18.255%)  route 5.374ns (81.745%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 13.485 - 12.000 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 12.943 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.649    12.943    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X40Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456    13.399 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/Q
                         net (fo=3, routed)           0.829    14.228    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/Q[38]_repN_alias
    SLICE_X41Y91         LUT4 (Prop_lut4_I2_O)        0.124    14.352 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=14, routed)          1.143    15.495    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1
    SLICE_X31Y90         LUT6 (Prop_lut6_I5_O)        0.124    15.619 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[3]_INST_0/O
                         net (fo=3, routed)           0.873    16.493    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[3]
    SLICE_X40Y91         LUT6 (Prop_lut6_I2_O)        0.124    16.617 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_7_comp_1/O
                         net (fo=2, routed)           0.813    17.430    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_7_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I1_O)        0.124    17.554 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_3/O
                         net (fo=33, routed)          0.596    18.151    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_3_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124    18.275 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_comp/O
                         net (fo=7, routed)           0.741    19.016    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I2_O)        0.124    19.140 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp/O
                         net (fo=32, routed)          0.377    19.517    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X41Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.482    13.485    design_1_i/top_0/inst/clk2
    SLICE_X41Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[15]/C
                         clock pessimism              0.000    13.485    
                         clock uncertainty           -0.262    13.222    
    SLICE_X41Y96         FDRE (Setup_fdre_C_CE)      -0.205    13.017    design_1_i/top_0/inst/virusCounterQ_reg[15]
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                         -19.517    
  -------------------------------------------------------------------
                         slack                                 -6.499    

Slack (VIOLATED) :        -6.499ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.574ns  (logic 1.200ns (18.255%)  route 5.374ns (81.745%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 13.485 - 12.000 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 12.943 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.649    12.943    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X40Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456    13.399 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/Q
                         net (fo=3, routed)           0.829    14.228    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/Q[38]_repN_alias
    SLICE_X41Y91         LUT4 (Prop_lut4_I2_O)        0.124    14.352 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=14, routed)          1.143    15.495    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1
    SLICE_X31Y90         LUT6 (Prop_lut6_I5_O)        0.124    15.619 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[3]_INST_0/O
                         net (fo=3, routed)           0.873    16.493    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[3]
    SLICE_X40Y91         LUT6 (Prop_lut6_I2_O)        0.124    16.617 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_7_comp_1/O
                         net (fo=2, routed)           0.813    17.430    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_7_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I1_O)        0.124    17.554 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_3/O
                         net (fo=33, routed)          0.596    18.151    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_3_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124    18.275 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_comp/O
                         net (fo=7, routed)           0.741    19.016    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I2_O)        0.124    19.140 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp/O
                         net (fo=32, routed)          0.377    19.517    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X41Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.482    13.485    design_1_i/top_0/inst/clk2
    SLICE_X41Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[19]/C
                         clock pessimism              0.000    13.485    
                         clock uncertainty           -0.262    13.222    
    SLICE_X41Y96         FDRE (Setup_fdre_C_CE)      -0.205    13.017    design_1_i/top_0/inst/virusCounterQ_reg[19]
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                         -19.517    
  -------------------------------------------------------------------
                         slack                                 -6.499    

Slack (VIOLATED) :        -6.499ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.574ns  (logic 1.200ns (18.255%)  route 5.374ns (81.745%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 13.485 - 12.000 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 12.943 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.649    12.943    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X40Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456    13.399 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/Q
                         net (fo=3, routed)           0.829    14.228    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/Q[38]_repN_alias
    SLICE_X41Y91         LUT4 (Prop_lut4_I2_O)        0.124    14.352 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=14, routed)          1.143    15.495    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1
    SLICE_X31Y90         LUT6 (Prop_lut6_I5_O)        0.124    15.619 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[3]_INST_0/O
                         net (fo=3, routed)           0.873    16.493    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[3]
    SLICE_X40Y91         LUT6 (Prop_lut6_I2_O)        0.124    16.617 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_7_comp_1/O
                         net (fo=2, routed)           0.813    17.430    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_7_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I1_O)        0.124    17.554 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_3/O
                         net (fo=33, routed)          0.596    18.151    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_3_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124    18.275 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_comp/O
                         net (fo=7, routed)           0.741    19.016    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I2_O)        0.124    19.140 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp/O
                         net (fo=32, routed)          0.377    19.517    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X41Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.482    13.485    design_1_i/top_0/inst/clk2
    SLICE_X41Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[1]/C
                         clock pessimism              0.000    13.485    
                         clock uncertainty           -0.262    13.222    
    SLICE_X41Y96         FDRE (Setup_fdre_C_CE)      -0.205    13.017    design_1_i/top_0/inst/virusCounterQ_reg[1]
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                         -19.517    
  -------------------------------------------------------------------
                         slack                                 -6.499    

Slack (VIOLATED) :        -6.499ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.574ns  (logic 1.200ns (18.255%)  route 5.374ns (81.745%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 13.485 - 12.000 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 12.943 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.649    12.943    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X40Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456    13.399 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/Q
                         net (fo=3, routed)           0.829    14.228    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/Q[38]_repN_alias
    SLICE_X41Y91         LUT4 (Prop_lut4_I2_O)        0.124    14.352 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=14, routed)          1.143    15.495    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1
    SLICE_X31Y90         LUT6 (Prop_lut6_I5_O)        0.124    15.619 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[3]_INST_0/O
                         net (fo=3, routed)           0.873    16.493    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[3]
    SLICE_X40Y91         LUT6 (Prop_lut6_I2_O)        0.124    16.617 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_7_comp_1/O
                         net (fo=2, routed)           0.813    17.430    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_7_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I1_O)        0.124    17.554 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_3/O
                         net (fo=33, routed)          0.596    18.151    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_3_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124    18.275 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_comp/O
                         net (fo=7, routed)           0.741    19.016    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I2_O)        0.124    19.140 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp/O
                         net (fo=32, routed)          0.377    19.517    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X40Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.482    13.485    design_1_i/top_0/inst/clk2
    SLICE_X40Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[20]/C
                         clock pessimism              0.000    13.485    
                         clock uncertainty           -0.262    13.222    
    SLICE_X40Y96         FDRE (Setup_fdre_C_CE)      -0.205    13.017    design_1_i/top_0/inst/virusCounterQ_reg[20]
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                         -19.517    
  -------------------------------------------------------------------
                         slack                                 -6.499    

Slack (VIOLATED) :        -6.499ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.574ns  (logic 1.200ns (18.255%)  route 5.374ns (81.745%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 13.485 - 12.000 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 12.943 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.649    12.943    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X40Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456    13.399 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/Q
                         net (fo=3, routed)           0.829    14.228    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/Q[38]_repN_alias
    SLICE_X41Y91         LUT4 (Prop_lut4_I2_O)        0.124    14.352 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=14, routed)          1.143    15.495    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1
    SLICE_X31Y90         LUT6 (Prop_lut6_I5_O)        0.124    15.619 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[3]_INST_0/O
                         net (fo=3, routed)           0.873    16.493    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[3]
    SLICE_X40Y91         LUT6 (Prop_lut6_I2_O)        0.124    16.617 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_7_comp_1/O
                         net (fo=2, routed)           0.813    17.430    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_7_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I1_O)        0.124    17.554 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_3/O
                         net (fo=33, routed)          0.596    18.151    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_3_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124    18.275 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_comp/O
                         net (fo=7, routed)           0.741    19.016    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I2_O)        0.124    19.140 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp/O
                         net (fo=32, routed)          0.377    19.517    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X40Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.482    13.485    design_1_i/top_0/inst/clk2
    SLICE_X40Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[22]/C
                         clock pessimism              0.000    13.485    
                         clock uncertainty           -0.262    13.222    
    SLICE_X40Y96         FDRE (Setup_fdre_C_CE)      -0.205    13.017    design_1_i/top_0/inst/virusCounterQ_reg[22]
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                         -19.517    
  -------------------------------------------------------------------
                         slack                                 -6.499    

Slack (VIOLATED) :        -6.499ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.574ns  (logic 1.200ns (18.255%)  route 5.374ns (81.745%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 13.485 - 12.000 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 12.943 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.649    12.943    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X40Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456    13.399 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/Q
                         net (fo=3, routed)           0.829    14.228    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/Q[38]_repN_alias
    SLICE_X41Y91         LUT4 (Prop_lut4_I2_O)        0.124    14.352 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=14, routed)          1.143    15.495    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1
    SLICE_X31Y90         LUT6 (Prop_lut6_I5_O)        0.124    15.619 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[3]_INST_0/O
                         net (fo=3, routed)           0.873    16.493    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[3]
    SLICE_X40Y91         LUT6 (Prop_lut6_I2_O)        0.124    16.617 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_7_comp_1/O
                         net (fo=2, routed)           0.813    17.430    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_7_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I1_O)        0.124    17.554 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_3/O
                         net (fo=33, routed)          0.596    18.151    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_3_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124    18.275 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_comp/O
                         net (fo=7, routed)           0.741    19.016    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I2_O)        0.124    19.140 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp/O
                         net (fo=32, routed)          0.377    19.517    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X41Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.482    13.485    design_1_i/top_0/inst/clk2
    SLICE_X41Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[26]/C
                         clock pessimism              0.000    13.485    
                         clock uncertainty           -0.262    13.222    
    SLICE_X41Y96         FDRE (Setup_fdre_C_CE)      -0.205    13.017    design_1_i/top_0/inst/virusCounterQ_reg[26]
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                         -19.517    
  -------------------------------------------------------------------
                         slack                                 -6.499    

Slack (VIOLATED) :        -6.499ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.574ns  (logic 1.200ns (18.255%)  route 5.374ns (81.745%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 13.485 - 12.000 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 12.943 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.649    12.943    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X40Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456    13.399 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica/Q
                         net (fo=3, routed)           0.829    14.228    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/Q[38]_repN_alias
    SLICE_X41Y91         LUT4 (Prop_lut4_I2_O)        0.124    14.352 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[11]_INST_0_i_3/O
                         net (fo=14, routed)          1.143    15.495    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1
    SLICE_X31Y90         LUT6 (Prop_lut6_I5_O)        0.124    15.619 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[3]_INST_0/O
                         net (fo=3, routed)           0.873    16.493    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[3]
    SLICE_X40Y91         LUT6 (Prop_lut6_I2_O)        0.124    16.617 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_7_comp_1/O
                         net (fo=2, routed)           0.813    17.430    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_7_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I1_O)        0.124    17.554 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_3/O
                         net (fo=33, routed)          0.596    18.151    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_3_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124    18.275 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_comp/O
                         net (fo=7, routed)           0.741    19.016    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_2_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I2_O)        0.124    19.140 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp/O
                         net (fo=32, routed)          0.377    19.517    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X40Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.482    13.485    design_1_i/top_0/inst/clk2
    SLICE_X40Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[28]/C
                         clock pessimism              0.000    13.485    
                         clock uncertainty           -0.262    13.222    
    SLICE_X40Y96         FDRE (Setup_fdre_C_CE)      -0.205    13.017    design_1_i/top_0/inst/virusCounterQ_reg[28]
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                         -19.517    
  -------------------------------------------------------------------
                         slack                                 -6.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.854%)  route 0.159ns (46.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X40Y104        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[67]/Q
                         net (fo=5, routed)           0.159     1.274    design_1_i/top_0/inst/virusMaskQ[67]
    SLICE_X43Y105        LUT6 (Prop_lut6_I3_O)        0.045     1.319 r  design_1_i/top_0/inst/virusEnQ[67]_i_1/O
                         net (fo=1, routed)           0.000     1.319    design_1_i/top_0/inst/virusEnQ[67]_i_1_n_0
    SLICE_X43Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X43Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[67]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.262     1.176    
    SLICE_X43Y105        FDRE (Hold_fdre_C_D)         0.091     1.267    design_1_i/top_0/inst/virusEnQ_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.247%)  route 0.169ns (44.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.635     0.971    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X50Y102        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  design_1_i/top_0/inst/virusMaskQ_reg[69]/Q
                         net (fo=5, routed)           0.169     1.304    design_1_i/top_0/inst/virusMaskQ[69]
    SLICE_X51Y102        LUT6 (Prop_lut6_I3_O)        0.045     1.349 r  design_1_i/top_0/inst/virusEnQ[69]_i_1/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/top_0/inst/virusEnQ[69]_i_1_n_0
    SLICE_X51Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X51Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[69]/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.262     1.173    
    SLICE_X51Y102        FDRE (Hold_fdre_C_D)         0.092     1.265    design_1_i/top_0/inst/virusEnQ_reg[69]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.895%)  route 0.238ns (56.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X48Y98         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/top_0/inst/virusMaskQ_reg[31]/Q
                         net (fo=5, routed)           0.120     1.153    design_1_i/top_0/inst/virusMaskQ[31]
    SLICE_X49Y98         LUT4 (Prop_lut4_I0_O)        0.045     1.198 r  design_1_i/top_0/inst/virusEnQ[31]_i_1/O
                         net (fo=1, routed)           0.117     1.315    design_1_i/top_0/inst/virusEnQ[31]_i_1_n_0
    SLICE_X46Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X46Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[31]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.262     1.091    
    SLICE_X46Y98         FDRE (Hold_fdre_C_D)         0.064     1.155    design_1_i/top_0/inst/virusEnQ_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.209ns (39.884%)  route 0.315ns (60.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.553     0.889    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X50Y99         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  design_1_i/top_0/inst/virusMaskQ_reg[47]/Q
                         net (fo=5, routed)           0.215     1.268    design_1_i/top_0/inst/virusMaskQ[47]
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.045     1.313 r  design_1_i/top_0/inst/virusEnQ[47]_i_1/O
                         net (fo=1, routed)           0.100     1.413    design_1_i/top_0/inst/virusEnQ[47]_i_1_n_0
    SLICE_X51Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X51Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[47]/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.262     1.173    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.070     1.243    design_1_i/top_0/inst/virusEnQ_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.705%)  route 0.307ns (62.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.637     0.973    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X49Y103        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/top_0/inst/virusMaskQ_reg[60]/Q
                         net (fo=5, routed)           0.307     1.421    design_1_i/top_0/inst/virusMaskQ[60]
    SLICE_X49Y102        LUT4 (Prop_lut4_I0_O)        0.045     1.466 r  design_1_i/top_0/inst/virusEnQ[60]_i_1/O
                         net (fo=1, routed)           0.000     1.466    design_1_i/top_0/inst/virusEnQ[60]_i_1_n_0
    SLICE_X49Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X49Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[60]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.262     1.177    
    SLICE_X49Y102        FDRE (Hold_fdre_C_D)         0.092     1.269    design_1_i/top_0/inst/virusEnQ_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.534%)  route 0.404ns (68.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X48Y98         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/top_0/inst/virusMaskQ_reg[26]/Q
                         net (fo=5, routed)           0.404     1.436    design_1_i/top_0/inst/virusMaskQ[26]
    SLICE_X48Y100        LUT4 (Prop_lut4_I0_O)        0.045     1.481 r  design_1_i/top_0/inst/virusEnQ[26]_i_1/O
                         net (fo=1, routed)           0.000     1.481    design_1_i/top_0/inst/virusEnQ[26]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X48Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[26]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.262     1.177    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.092     1.269    design_1_i/top_0/inst/virusEnQ_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.567%)  route 0.352ns (65.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X49Y98         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/top_0/inst/virusMaskQ_reg[14]/Q
                         net (fo=5, routed)           0.352     1.385    design_1_i/top_0/inst/virusMaskQ[14]
    SLICE_X50Y97         LUT4 (Prop_lut4_I0_O)        0.045     1.430 r  design_1_i/top_0/inst/virusEnQ[14]_i_1/O
                         net (fo=1, routed)           0.000     1.430    design_1_i/top_0/inst/virusEnQ[14]_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.823     0.825    design_1_i/top_0/inst/clk2
    SLICE_X50Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[14]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.262     1.087    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.121     1.208    design_1_i/top_0/inst/virusEnQ_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.869%)  route 0.305ns (62.131%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X48Y99         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/top_0/inst/virusMaskQ_reg[23]/Q
                         net (fo=5, routed)           0.204     1.236    design_1_i/top_0/inst/virusMaskQ[23]
    SLICE_X47Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.281 r  design_1_i/top_0/inst/virusEnQ[23]_i_1/O
                         net (fo=1, routed)           0.101     1.383    design_1_i/top_0/inst/virusEnQ[23]_i_1_n_0
    SLICE_X45Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X45Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[23]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.262     1.091    
    SLICE_X45Y97         FDRE (Hold_fdre_C_D)         0.066     1.157    design_1_i/top_0/inst/virusEnQ_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.177%)  route 0.328ns (63.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y103        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[53]/Q
                         net (fo=5, routed)           0.158     1.273    design_1_i/top_0/inst/virusMaskQ[53]
    SLICE_X42Y102        LUT4 (Prop_lut4_I0_O)        0.045     1.318 r  design_1_i/top_0/inst/virusEnQ[53]_i_1/O
                         net (fo=1, routed)           0.171     1.488    design_1_i/top_0/inst/virusEnQ[53]_i_1_n_0
    SLICE_X45Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X45Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[53]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.262     1.177    
    SLICE_X45Y102        FDRE (Hold_fdre_C_D)         0.070     1.247    design_1_i/top_0/inst/virusEnQ_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.994%)  route 0.331ns (64.006%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X40Y106        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[115]/Q
                         net (fo=5, routed)           0.213     1.328    design_1_i/top_0/inst/virusMaskQ[115]
    SLICE_X40Y109        LUT4 (Prop_lut4_I0_O)        0.045     1.373 r  design_1_i/top_0/inst/virusEnQ[115]_i_1/O
                         net (fo=1, routed)           0.118     1.491    design_1_i/top_0/inst/virusEnQ[115]_i_1_n_0
    SLICE_X40Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2377, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.911     0.913    design_1_i/top_0/inst/clk2
    SLICE_X40Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[115]/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.262     1.175    
    SLICE_X40Y109        FDRE (Hold_fdre_C_D)         0.070     1.245    design_1_i/top_0/inst/virusEnQ_reg[115]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.246    





