Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Sun Mar 13 22:36:18 2016
| Host              : XSHZHEHENGT30 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design            : design_1_wrapper
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 76 register/latch pins with no clock driven by root clock pin: OV7725_PCLK (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/debounce_0/inst/cclk_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/sobel_0/inst/line_clk_reg/C (HIGH)

 There are 31 register/latch pins with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 883 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.402        0.000                      0                 4317        0.101        0.000                      0                 4317        3.000        0.000                       0                   599  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk100                           {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0  {0.000 20.000}     40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        7.402        0.000                      0                   13        0.188        0.000                      0                   13        4.500        0.000                       0                     9  
  clk_out2_design_1_clk_wiz_0_0       19.374        0.000                      0                 4304        0.101        0.000                      0                 4304       18.750        0.000                       0                   586  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                             
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.402ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_0/inst/cclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.842ns (33.324%)  route 1.685ns (66.676%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.639    -0.873    design_1_i/debounce_0/inst/clk
    SLICE_X0Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.419    -0.454 r  design_1_i/debounce_0/inst/cnt_reg[2]/Q
                         net (fo=5, routed)           0.688     0.234    design_1_i/debounce_0/inst/cnt_reg__0[2]
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.299     0.533 r  design_1_i/debounce_0/inst/cnt[5]_i_1/O
                         net (fo=7, routed)           0.997     1.530    design_1_i/debounce_0/inst/clear
    SLICE_X0Y46          LUT2 (Prop_lut2_I0_O)        0.124     1.654 r  design_1_i/debounce_0/inst/cclk_i_1/O
                         net (fo=1, routed)           0.000     1.654    design_1_i/debounce_0/inst/n_0_cclk_i_1
    SLICE_X0Y46          FDRE                                         r  design_1_i/debounce_0/inst/cclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.519     8.524    design_1_i/debounce_0/inst/clk
    SLICE_X0Y46                                                       r  design_1_i/debounce_0/inst/cclk_reg/C
                         clock pessimism              0.578     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)        0.029     9.056    design_1_i/debounce_0/inst/cclk_reg
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                          -1.654    
  -------------------------------------------------------------------
                         slack                                  7.402    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_0/inst/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.718ns (35.129%)  route 1.326ns (64.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.639    -0.873    design_1_i/debounce_0/inst/clk
    SLICE_X0Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.419    -0.454 r  design_1_i/debounce_0/inst/cnt_reg[2]/Q
                         net (fo=5, routed)           0.688     0.234    design_1_i/debounce_0/inst/cnt_reg__0[2]
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.299     0.533 r  design_1_i/debounce_0/inst/cnt[5]_i_1/O
                         net (fo=7, routed)           0.638     1.171    design_1_i/debounce_0/inst/clear
    SLICE_X1Y48          FDRE                                         r  design_1_i/debounce_0/inst/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.520     8.525    design_1_i/debounce_0/inst/clk
    SLICE_X1Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[3]/C
                         clock pessimism              0.581     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X1Y48          FDRE (Setup_fdre_C_R)       -0.429     8.602    design_1_i/debounce_0/inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -1.171    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_0/inst/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.718ns (35.129%)  route 1.326ns (64.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.639    -0.873    design_1_i/debounce_0/inst/clk
    SLICE_X0Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.419    -0.454 r  design_1_i/debounce_0/inst/cnt_reg[2]/Q
                         net (fo=5, routed)           0.688     0.234    design_1_i/debounce_0/inst/cnt_reg__0[2]
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.299     0.533 r  design_1_i/debounce_0/inst/cnt[5]_i_1/O
                         net (fo=7, routed)           0.638     1.171    design_1_i/debounce_0/inst/clear
    SLICE_X1Y48          FDRE                                         r  design_1_i/debounce_0/inst/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.520     8.525    design_1_i/debounce_0/inst/clk
    SLICE_X1Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[4]/C
                         clock pessimism              0.581     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X1Y48          FDRE (Setup_fdre_C_R)       -0.429     8.602    design_1_i/debounce_0/inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -1.171    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_0/inst/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.718ns (35.129%)  route 1.326ns (64.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.639    -0.873    design_1_i/debounce_0/inst/clk
    SLICE_X0Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.419    -0.454 r  design_1_i/debounce_0/inst/cnt_reg[2]/Q
                         net (fo=5, routed)           0.688     0.234    design_1_i/debounce_0/inst/cnt_reg__0[2]
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.299     0.533 r  design_1_i/debounce_0/inst/cnt[5]_i_1/O
                         net (fo=7, routed)           0.638     1.171    design_1_i/debounce_0/inst/clear
    SLICE_X1Y48          FDRE                                         r  design_1_i/debounce_0/inst/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.520     8.525    design_1_i/debounce_0/inst/clk
    SLICE_X1Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[5]/C
                         clock pessimism              0.581     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X1Y48          FDRE (Setup_fdre_C_R)       -0.429     8.602    design_1_i/debounce_0/inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -1.171    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.448ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_0/inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.718ns (35.054%)  route 1.330ns (64.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.639    -0.873    design_1_i/debounce_0/inst/clk
    SLICE_X0Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.419    -0.454 r  design_1_i/debounce_0/inst/cnt_reg[2]/Q
                         net (fo=5, routed)           0.688     0.234    design_1_i/debounce_0/inst/cnt_reg__0[2]
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.299     0.533 r  design_1_i/debounce_0/inst/cnt[5]_i_1/O
                         net (fo=7, routed)           0.643     1.176    design_1_i/debounce_0/inst/clear
    SLICE_X0Y48          FDRE                                         r  design_1_i/debounce_0/inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.520     8.525    design_1_i/debounce_0/inst/clk
    SLICE_X0Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[0]/C
                         clock pessimism              0.603     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X0Y48          FDRE (Setup_fdre_C_R)       -0.429     8.624    design_1_i/debounce_0/inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                  7.448    

Slack (MET) :             7.448ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_0/inst/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.718ns (35.054%)  route 1.330ns (64.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.639    -0.873    design_1_i/debounce_0/inst/clk
    SLICE_X0Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.419    -0.454 r  design_1_i/debounce_0/inst/cnt_reg[2]/Q
                         net (fo=5, routed)           0.688     0.234    design_1_i/debounce_0/inst/cnt_reg__0[2]
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.299     0.533 r  design_1_i/debounce_0/inst/cnt[5]_i_1/O
                         net (fo=7, routed)           0.643     1.176    design_1_i/debounce_0/inst/clear
    SLICE_X0Y48          FDRE                                         r  design_1_i/debounce_0/inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.520     8.525    design_1_i/debounce_0/inst/clk
    SLICE_X0Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[1]/C
                         clock pessimism              0.603     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X0Y48          FDRE (Setup_fdre_C_R)       -0.429     8.624    design_1_i/debounce_0/inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                  7.448    

Slack (MET) :             7.448ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_0/inst/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.718ns (35.054%)  route 1.330ns (64.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.639    -0.873    design_1_i/debounce_0/inst/clk
    SLICE_X0Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.419    -0.454 r  design_1_i/debounce_0/inst/cnt_reg[2]/Q
                         net (fo=5, routed)           0.688     0.234    design_1_i/debounce_0/inst/cnt_reg__0[2]
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.299     0.533 r  design_1_i/debounce_0/inst/cnt[5]_i_1/O
                         net (fo=7, routed)           0.643     1.176    design_1_i/debounce_0/inst/clear
    SLICE_X0Y48          FDRE                                         r  design_1_i/debounce_0/inst/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.520     8.525    design_1_i/debounce_0/inst/clk
    SLICE_X0Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[2]/C
                         clock pessimism              0.603     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X0Y48          FDRE (Setup_fdre_C_R)       -0.429     8.624    design_1_i/debounce_0/inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                  7.448    

Slack (MET) :             8.317ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_0/inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.718ns (44.440%)  route 0.898ns (55.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.639    -0.873    design_1_i/debounce_0/inst/clk
    SLICE_X0Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.419    -0.454 r  design_1_i/debounce_0/inst/cnt_reg[2]/Q
                         net (fo=5, routed)           0.898     0.444    design_1_i/debounce_0/inst/cnt_reg__0[2]
    SLICE_X1Y48          LUT4 (Prop_lut4_I2_O)        0.299     0.743 r  design_1_i/debounce_0/inst/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.743    design_1_i/debounce_0/inst/p_0_in[3]
    SLICE_X1Y48          FDRE                                         r  design_1_i/debounce_0/inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.520     8.525    design_1_i/debounce_0/inst/clk
    SLICE_X1Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[3]/C
                         clock pessimism              0.581     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X1Y48          FDRE (Setup_fdre_C_D)        0.029     9.060    design_1_i/debounce_0/inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.060    
                         arrival time                          -0.743    
  -------------------------------------------------------------------
                         slack                                  8.317    

Slack (MET) :             8.317ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_0/inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.718ns (44.385%)  route 0.900ns (55.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.639    -0.873    design_1_i/debounce_0/inst/clk
    SLICE_X0Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.419    -0.454 r  design_1_i/debounce_0/inst/cnt_reg[2]/Q
                         net (fo=5, routed)           0.900     0.446    design_1_i/debounce_0/inst/cnt_reg__0[2]
    SLICE_X1Y48          LUT6 (Prop_lut6_I1_O)        0.299     0.745 r  design_1_i/debounce_0/inst/cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     0.745    design_1_i/debounce_0/inst/p_0_in[5]
    SLICE_X1Y48          FDRE                                         r  design_1_i/debounce_0/inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.520     8.525    design_1_i/debounce_0/inst/clk
    SLICE_X1Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[5]/C
                         clock pessimism              0.581     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X1Y48          FDRE (Setup_fdre_C_D)        0.031     9.062    design_1_i/debounce_0/inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.062    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                  8.317    

Slack (MET) :             8.335ns  (required time - arrival time)
  Source:                 design_1_i/debounce_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_0/inst/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.746ns (45.387%)  route 0.898ns (54.613%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.639    -0.873    design_1_i/debounce_0/inst/clk
    SLICE_X0Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.419    -0.454 r  design_1_i/debounce_0/inst/cnt_reg[2]/Q
                         net (fo=5, routed)           0.898     0.444    design_1_i/debounce_0/inst/cnt_reg__0[2]
    SLICE_X1Y48          LUT5 (Prop_lut5_I2_O)        0.327     0.771 r  design_1_i/debounce_0/inst/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.771    design_1_i/debounce_0/inst/p_0_in[4]
    SLICE_X1Y48          FDRE                                         r  design_1_i/debounce_0/inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.520     8.525    design_1_i/debounce_0/inst/clk
    SLICE_X1Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[4]/C
                         clock pessimism              0.581     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X1Y48          FDRE (Setup_fdre_C_D)        0.075     9.106    design_1_i/debounce_0/inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.106    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                  8.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_0/inst/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.365%)  route 0.119ns (38.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.585    design_1_i/debounce_0/inst/clk
    SLICE_X0Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/debounce_0/inst/cnt_reg[1]/Q
                         net (fo=6, routed)           0.119    -0.325    design_1_i/debounce_0/inst/cnt_reg__0[1]
    SLICE_X1Y48          LUT5 (Prop_lut5_I1_O)        0.048    -0.277 r  design_1_i/debounce_0/inst/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    design_1_i/debounce_0/inst/p_0_in[4]
    SLICE_X1Y48          FDRE                                         r  design_1_i/debounce_0/inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.867    -0.823    design_1_i/debounce_0/inst/clk
    SLICE_X1Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[4]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.107    -0.465    design_1_i/debounce_0/inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_0/inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.786%)  route 0.120ns (39.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.585    design_1_i/debounce_0/inst/clk
    SLICE_X0Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/debounce_0/inst/cnt_reg[1]/Q
                         net (fo=6, routed)           0.120    -0.324    design_1_i/debounce_0/inst/cnt_reg__0[1]
    SLICE_X1Y48          LUT6 (Prop_lut6_I2_O)        0.045    -0.279 r  design_1_i/debounce_0/inst/cnt[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.279    design_1_i/debounce_0/inst/p_0_in[5]
    SLICE_X1Y48          FDRE                                         r  design_1_i/debounce_0/inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.867    -0.823    design_1_i/debounce_0/inst/clk
    SLICE_X1Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[5]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.092    -0.480    design_1_i/debounce_0/inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_0/inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.985%)  route 0.119ns (39.015%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.585    design_1_i/debounce_0/inst/clk
    SLICE_X0Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/debounce_0/inst/cnt_reg[1]/Q
                         net (fo=6, routed)           0.119    -0.325    design_1_i/debounce_0/inst/cnt_reg__0[1]
    SLICE_X1Y48          LUT4 (Prop_lut4_I0_O)        0.045    -0.280 r  design_1_i/debounce_0/inst/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    design_1_i/debounce_0/inst/p_0_in[3]
    SLICE_X1Y48          FDRE                                         r  design_1_i/debounce_0/inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.867    -0.823    design_1_i/debounce_0/inst/clk
    SLICE_X1Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[3]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.091    -0.481    design_1_i/debounce_0/inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/inst/cclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_0/inst/cclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.595    -0.586    design_1_i/debounce_0/inst/clk
    SLICE_X0Y46                                                       r  design_1_i/debounce_0/inst/cclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  design_1_i/debounce_0/inst/cclk_reg/Q
                         net (fo=4, routed)           0.185    -0.261    design_1_i/debounce_0/inst/cclk
    SLICE_X0Y46          LUT2 (Prop_lut2_I1_O)        0.045    -0.216 r  design_1_i/debounce_0/inst/cclk_i_1/O
                         net (fo=1, routed)           0.000    -0.216    design_1_i/debounce_0/inst/n_0_cclk_i_1
    SLICE_X0Y46          FDRE                                         r  design_1_i/debounce_0/inst/cclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.866    -0.824    design_1_i/debounce_0/inst/clk
    SLICE_X0Y46                                                       r  design_1_i/debounce_0/inst/cclk_reg/C
                         clock pessimism              0.237    -0.586    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.091    -0.495    design_1_i/debounce_0/inst/cclk_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_0/inst/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.183ns (47.055%)  route 0.206ns (52.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.585    design_1_i/debounce_0/inst/clk
    SLICE_X0Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/debounce_0/inst/cnt_reg[1]/Q
                         net (fo=6, routed)           0.206    -0.238    design_1_i/debounce_0/inst/cnt_reg__0[1]
    SLICE_X0Y48          LUT3 (Prop_lut3_I1_O)        0.042    -0.196 r  design_1_i/debounce_0/inst/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    design_1_i/debounce_0/inst/p_0_in[2]
    SLICE_X0Y48          FDRE                                         r  design_1_i/debounce_0/inst/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.867    -0.823    design_1_i/debounce_0/inst/clk
    SLICE_X0Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[2]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X0Y48          FDRE (Hold_fdre_C_D)         0.107    -0.478    design_1_i/debounce_0/inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_0/inst/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.460%)  route 0.206ns (52.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.585    design_1_i/debounce_0/inst/clk
    SLICE_X0Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/debounce_0/inst/cnt_reg[1]/Q
                         net (fo=6, routed)           0.206    -0.238    design_1_i/debounce_0/inst/cnt_reg__0[1]
    SLICE_X0Y48          LUT2 (Prop_lut2_I1_O)        0.045    -0.193 r  design_1_i/debounce_0/inst/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    design_1_i/debounce_0/inst/p_0_in[1]
    SLICE_X0Y48          FDRE                                         r  design_1_i/debounce_0/inst/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.867    -0.823    design_1_i/debounce_0/inst/clk
    SLICE_X0Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[1]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X0Y48          FDRE (Hold_fdre_C_D)         0.091    -0.494    design_1_i/debounce_0/inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_0/inst/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.876%)  route 0.269ns (59.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.585    design_1_i/debounce_0/inst/clk
    SLICE_X0Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.444 f  design_1_i/debounce_0/inst/cnt_reg[0]/Q
                         net (fo=7, routed)           0.269    -0.175    design_1_i/debounce_0/inst/cnt_reg__0[0]
    SLICE_X0Y48          LUT1 (Prop_lut1_I0_O)        0.045    -0.130 r  design_1_i/debounce_0/inst/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    design_1_i/debounce_0/inst/p_0_in[0]
    SLICE_X0Y48          FDRE                                         r  design_1_i/debounce_0/inst/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.867    -0.823    design_1_i/debounce_0/inst/clk
    SLICE_X0Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[0]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X0Y48          FDRE (Hold_fdre_C_D)         0.092    -0.493    design_1_i/debounce_0/inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_0/inst/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.189%)  route 0.343ns (64.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.585    design_1_i/debounce_0/inst/clk
    SLICE_X0Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/debounce_0/inst/cnt_reg[0]/Q
                         net (fo=7, routed)           0.095    -0.349    design_1_i/debounce_0/inst/cnt_reg__0[0]
    SLICE_X1Y48          LUT6 (Prop_lut6_I2_O)        0.045    -0.304 r  design_1_i/debounce_0/inst/cnt[5]_i_1/O
                         net (fo=7, routed)           0.247    -0.057    design_1_i/debounce_0/inst/clear
    SLICE_X1Y48          FDRE                                         r  design_1_i/debounce_0/inst/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.867    -0.823    design_1_i/debounce_0/inst/clk
    SLICE_X1Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[3]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X1Y48          FDRE (Hold_fdre_C_R)        -0.018    -0.590    design_1_i/debounce_0/inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_0/inst/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.189%)  route 0.343ns (64.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.585    design_1_i/debounce_0/inst/clk
    SLICE_X0Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/debounce_0/inst/cnt_reg[0]/Q
                         net (fo=7, routed)           0.095    -0.349    design_1_i/debounce_0/inst/cnt_reg__0[0]
    SLICE_X1Y48          LUT6 (Prop_lut6_I2_O)        0.045    -0.304 r  design_1_i/debounce_0/inst/cnt[5]_i_1/O
                         net (fo=7, routed)           0.247    -0.057    design_1_i/debounce_0/inst/clear
    SLICE_X1Y48          FDRE                                         r  design_1_i/debounce_0/inst/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.867    -0.823    design_1_i/debounce_0/inst/clk
    SLICE_X1Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[4]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X1Y48          FDRE (Hold_fdre_C_R)        -0.018    -0.590    design_1_i/debounce_0/inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_0/inst/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.189%)  route 0.343ns (64.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.585    design_1_i/debounce_0/inst/clk
    SLICE_X0Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/debounce_0/inst/cnt_reg[0]/Q
                         net (fo=7, routed)           0.095    -0.349    design_1_i/debounce_0/inst/cnt_reg__0[0]
    SLICE_X1Y48          LUT6 (Prop_lut6_I2_O)        0.045    -0.304 r  design_1_i/debounce_0/inst/cnt[5]_i_1/O
                         net (fo=7, routed)           0.247    -0.057    design_1_i/debounce_0/inst/clear
    SLICE_X1Y48          FDRE                                         r  design_1_i/debounce_0/inst/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.867    -0.823    design_1_i/debounce_0/inst/clk
    SLICE_X1Y48                                                       r  design_1_i/debounce_0/inst/cnt_reg[5]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X1Y48          FDRE (Hold_fdre_C_R)        -0.018    -0.590    design_1_i/debounce_0/inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.534    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                              
Min Period        n/a     BUFG/I              n/a            2.155     10.000  7.845    BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkout1_buf/I          
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0  
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X0Y46      design_1_i/debounce_0/inst/cclk_reg/C            
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X0Y48      design_1_i/debounce_0/inst/cnt_reg[0]/C          
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X0Y48      design_1_i/debounce_0/inst/cnt_reg[1]/C          
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X0Y48      design_1_i/debounce_0/inst/cnt_reg[2]/C          
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X1Y48      design_1_i/debounce_0/inst/cnt_reg[3]/C          
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X1Y48      design_1_i/debounce_0/inst/cnt_reg[4]/C          
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X1Y48      design_1_i/debounce_0/inst/cnt_reg[5]/C          
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y46      design_1_i/debounce_0/inst/cclk_reg/C            
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y48      design_1_i/debounce_0/inst/cnt_reg[0]/C          
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y48      design_1_i/debounce_0/inst/cnt_reg[1]/C          
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y48      design_1_i/debounce_0/inst/cnt_reg[2]/C          
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X1Y48      design_1_i/debounce_0/inst/cnt_reg[3]/C          
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X1Y48      design_1_i/debounce_0/inst/cnt_reg[4]/C          
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X1Y48      design_1_i/debounce_0/inst/cnt_reg[5]/C          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y46      design_1_i/debounce_0/inst/cclk_reg/C            
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y48      design_1_i/debounce_0/inst/cnt_reg[0]/C          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y48      design_1_i/debounce_0/inst/cnt_reg[1]/C          
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y46      design_1_i/debounce_0/inst/cclk_reg/C            
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y46      design_1_i/debounce_0/inst/cclk_reg/C            
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y48      design_1_i/debounce_0/inst/cnt_reg[0]/C          
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y48      design_1_i/debounce_0/inst/cnt_reg[0]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y48      design_1_i/debounce_0/inst/cnt_reg[1]/C          
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y48      design_1_i/debounce_0/inst/cnt_reg[1]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y48      design_1_i/debounce_0/inst/cnt_reg[2]/C          
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y48      design_1_i/debounce_0/inst/cnt_reg[2]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X1Y48      design_1_i/debounce_0/inst/cnt_reg[3]/C          
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X1Y48      design_1_i/debounce_0/inst/cnt_reg[3]/C          



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.374ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/inst/pixel_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/sobel_0/inst/sobel_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.588ns  (logic 4.543ns (22.066%)  route 16.045ns (77.934%))
  Logic Levels:           16  (CARRY4=4 LUT1=1 LUT3=1 LUT4=5 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         1.567    -0.945    design_1_i/vga_0/inst/vga_pclk
    SLICE_X12Y40                                                      r  design_1_i/vga_0/inst/pixel_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.518    -0.427 r  design_1_i/vga_0/inst/pixel_cnt_reg[7]/Q
                         net (fo=13, routed)          1.407     0.981    design_1_i/vga_0/inst/pixel_cnt_reg[7]
    SLICE_X8Y39          LUT4 (Prop_lut4_I0_O)        0.124     1.105 f  design_1_i/vga_0/inst/vga_h_cnt[9]_INST_0/O
                         net (fo=17, routed)          0.536     1.640    design_1_i/region_cut_0/inst/vga_h_cnt[9]
    SLICE_X11Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.764 r  design_1_i/region_cut_0/inst/valid_h_cnt[11]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     1.764    design_1_i/region_cut_0/inst/n_0_valid_h_cnt[11]_INST_0_i_8
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.344 f  design_1_i/region_cut_0/inst/valid_h_cnt[11]_INST_0_i_2/O[2]
                         net (fo=12, routed)          1.142     3.487    design_1_i/region_cut_0/inst/valid_h_cnt2[10]
    SLICE_X13Y38         LUT6 (Prop_lut6_I2_O)        0.302     3.789 r  design_1_i/region_cut_0/inst/valid_h_cnt[3]_INST_0/O
                         net (fo=611, routed)         3.889     7.677    design_1_i/sobel_0/inst/h_cnt[3]
    SLICE_X5Y18          LUT4 (Prop_lut4_I0_O)        0.124     7.801 r  design_1_i/sobel_0/inst/linebuffer0_reg_r2_0_63_0_2_i_4/O
                         net (fo=120, routed)         3.224    11.025    design_1_i/sobel_0/inst/linebuffer1_reg_r2_128_191_6_6/DPRA3
    SLICE_X8Y37          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    11.149 r  design_1_i/sobel_0/inst/linebuffer1_reg_r2_128_191_6_6/DP/O
                         net (fo=2, routed)           1.340    12.489    design_1_i/sobel_0/inst/n_0_linebuffer1_reg_r2_128_191_6_6
    SLICE_X8Y33          LUT4 (Prop_lut4_I3_O)        0.124    12.613 r  design_1_i/sobel_0/inst/sobel_reg[7]_i_164/O
                         net (fo=1, routed)           0.573    13.186    design_1_i/sobel_0/inst/n_0_sobel_reg[7]_i_164
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.124    13.310 r  design_1_i/sobel_0/inst/sobel_reg[7]_i_142/O
                         net (fo=9, routed)           1.213    14.523    design_1_i/sobel_0/inst/sobel_reg4[6]
    SLICE_X12Y30         LUT4 (Prop_lut4_I0_O)        0.124    14.647 r  design_1_i/sobel_0/inst/sobel_reg[5]_i_30/O
                         net (fo=1, routed)           0.000    14.647    design_1_i/sobel_0/inst/n_0_sobel_reg[5]_i_30
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.023 r  design_1_i/sobel_0/inst/sobel_reg_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.023    design_1_i/sobel_0/inst/n_0_sobel_reg_reg[5]_i_25
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.346 r  design_1_i/sobel_0/inst/sobel_reg_reg[7]_i_123/O[1]
                         net (fo=4, routed)           0.655    16.001    design_1_i/sobel_0/inst/n_6_sobel_reg_reg[7]_i_123
    SLICE_X13Y30         LUT4 (Prop_lut4_I0_O)        0.306    16.307 r  design_1_i/sobel_0/inst/sobel_reg[7]_i_122/O
                         net (fo=1, routed)           0.000    16.307    design_1_i/sobel_0/inst/n_0_sobel_reg[7]_i_122
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    16.764 r  design_1_i/sobel_0/inst/sobel_reg_reg[7]_i_69/CO[1]
                         net (fo=4, routed)           0.820    17.583    design_1_i/sobel_0/inst/sobel_reg14_in
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.357    17.940 r  design_1_i/sobel_0/inst/sobel_reg[7]_i_30/O
                         net (fo=1, routed)           0.682    18.622    design_1_i/sobel_0/inst/n_0_sobel_reg[7]_i_30
    SLICE_X6Y33          LUT5 (Prop_lut5_I4_O)        0.332    18.954 r  design_1_i/sobel_0/inst/sobel_reg[7]_i_9/O
                         net (fo=1, routed)           0.565    19.519    design_1_i/sobel_0/inst/n_0_sobel_reg[7]_i_9
    SLICE_X1Y33          LUT5 (Prop_lut5_I4_O)        0.124    19.643 r  design_1_i/sobel_0/inst/sobel_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    19.643    design_1_i/sobel_0/inst/p_1_in[7]
    SLICE_X1Y33          FDRE                                         r  design_1_i/sobel_0/inst/sobel_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         1.512    38.517    design_1_i/sobel_0/inst/pclk
    SLICE_X1Y33                                                       r  design_1_i/sobel_0/inst/sobel_reg_reg[7]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.095    38.986    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)        0.031    39.017    design_1_i/sobel_0/inst/sobel_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         39.017    
                         arrival time                         -19.643    
  -------------------------------------------------------------------
                         slack                                 19.374    

Slack (MET) :             19.705ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/inst/pixel_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/sobel_0/inst/sobel_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.255ns  (logic 4.230ns (20.884%)  route 16.025ns (79.116%))
  Logic Levels:           16  (CARRY4=4 LUT1=1 LUT2=1 LUT3=1 LUT4=4 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         1.567    -0.945    design_1_i/vga_0/inst/vga_pclk
    SLICE_X12Y40                                                      r  design_1_i/vga_0/inst/pixel_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.518    -0.427 r  design_1_i/vga_0/inst/pixel_cnt_reg[7]/Q
                         net (fo=13, routed)          1.407     0.981    design_1_i/vga_0/inst/pixel_cnt_reg[7]
    SLICE_X8Y39          LUT4 (Prop_lut4_I0_O)        0.124     1.105 f  design_1_i/vga_0/inst/vga_h_cnt[9]_INST_0/O
                         net (fo=17, routed)          0.536     1.640    design_1_i/region_cut_0/inst/vga_h_cnt[9]
    SLICE_X11Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.764 r  design_1_i/region_cut_0/inst/valid_h_cnt[11]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     1.764    design_1_i/region_cut_0/inst/n_0_valid_h_cnt[11]_INST_0_i_8
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.344 f  design_1_i/region_cut_0/inst/valid_h_cnt[11]_INST_0_i_2/O[2]
                         net (fo=12, routed)          1.142     3.487    design_1_i/region_cut_0/inst/valid_h_cnt2[10]
    SLICE_X13Y38         LUT6 (Prop_lut6_I2_O)        0.302     3.789 r  design_1_i/region_cut_0/inst/valid_h_cnt[3]_INST_0/O
                         net (fo=611, routed)         3.889     7.677    design_1_i/sobel_0/inst/h_cnt[3]
    SLICE_X5Y18          LUT4 (Prop_lut4_I0_O)        0.124     7.801 r  design_1_i/sobel_0/inst/linebuffer0_reg_r2_0_63_0_2_i_4/O
                         net (fo=120, routed)         3.224    11.025    design_1_i/sobel_0/inst/linebuffer1_reg_r2_128_191_6_6/DPRA3
    SLICE_X8Y37          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    11.149 r  design_1_i/sobel_0/inst/linebuffer1_reg_r2_128_191_6_6/DP/O
                         net (fo=2, routed)           1.340    12.489    design_1_i/sobel_0/inst/n_0_linebuffer1_reg_r2_128_191_6_6
    SLICE_X8Y33          LUT4 (Prop_lut4_I3_O)        0.124    12.613 r  design_1_i/sobel_0/inst/sobel_reg[7]_i_164/O
                         net (fo=1, routed)           0.573    13.186    design_1_i/sobel_0/inst/n_0_sobel_reg[7]_i_164
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.124    13.310 r  design_1_i/sobel_0/inst/sobel_reg[7]_i_142/O
                         net (fo=9, routed)           1.213    14.523    design_1_i/sobel_0/inst/sobel_reg4[6]
    SLICE_X12Y30         LUT4 (Prop_lut4_I0_O)        0.124    14.647 r  design_1_i/sobel_0/inst/sobel_reg[5]_i_30/O
                         net (fo=1, routed)           0.000    14.647    design_1_i/sobel_0/inst/n_0_sobel_reg[5]_i_30
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    14.902 r  design_1_i/sobel_0/inst/sobel_reg_reg[5]_i_25/O[3]
                         net (fo=4, routed)           0.596    15.498    design_1_i/sobel_0/inst/n_4_sobel_reg_reg[5]_i_25
    SLICE_X11Y30         LUT2 (Prop_lut2_I0_O)        0.307    15.805 r  design_1_i/sobel_0/inst/sobel_reg[5]_i_26/O
                         net (fo=1, routed)           0.000    15.805    design_1_i/sobel_0/inst/n_0_sobel_reg[5]_i_26
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.206 r  design_1_i/sobel_0/inst/sobel_reg_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.206    design_1_i/sobel_0/inst/n_0_sobel_reg_reg[5]_i_20
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.428 r  design_1_i/sobel_0/inst/sobel_reg_reg[7]_i_70/O[0]
                         net (fo=1, routed)           1.099    17.527    design_1_i/sobel_0/inst/n_7_sobel_reg_reg[7]_i_70
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.327    17.854 r  design_1_i/sobel_0/inst/sobel_reg[6]_i_13/O
                         net (fo=1, routed)           0.567    18.421    design_1_i/sobel_0/inst/n_0_sobel_reg[6]_i_13
    SLICE_X6Y33          LUT5 (Prop_lut5_I4_O)        0.326    18.747 r  design_1_i/sobel_0/inst/sobel_reg[6]_i_3/O
                         net (fo=1, routed)           0.439    19.186    design_1_i/sobel_0/inst/n_0_sobel_reg[6]_i_3
    SLICE_X1Y33          LUT5 (Prop_lut5_I4_O)        0.124    19.310 r  design_1_i/sobel_0/inst/sobel_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    19.310    design_1_i/sobel_0/inst/p_1_in[6]
    SLICE_X1Y33          FDRE                                         r  design_1_i/sobel_0/inst/sobel_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         1.512    38.517    design_1_i/sobel_0/inst/pclk
    SLICE_X1Y33                                                       r  design_1_i/sobel_0/inst/sobel_reg_reg[6]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.095    38.986    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)        0.029    39.015    design_1_i/sobel_0/inst/sobel_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         39.015    
                         arrival time                         -19.310    
  -------------------------------------------------------------------
                         slack                                 19.705    

Slack (MET) :             19.712ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/inst/pixel_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/sobel_0/inst/sobel_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.248ns  (logic 4.307ns (21.272%)  route 15.941ns (78.728%))
  Logic Levels:           16  (CARRY4=4 LUT1=1 LUT3=1 LUT4=5 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         1.567    -0.945    design_1_i/vga_0/inst/vga_pclk
    SLICE_X12Y40                                                      r  design_1_i/vga_0/inst/pixel_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.518    -0.427 r  design_1_i/vga_0/inst/pixel_cnt_reg[7]/Q
                         net (fo=13, routed)          1.407     0.981    design_1_i/vga_0/inst/pixel_cnt_reg[7]
    SLICE_X8Y39          LUT4 (Prop_lut4_I0_O)        0.124     1.105 f  design_1_i/vga_0/inst/vga_h_cnt[9]_INST_0/O
                         net (fo=17, routed)          0.536     1.640    design_1_i/region_cut_0/inst/vga_h_cnt[9]
    SLICE_X11Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.764 r  design_1_i/region_cut_0/inst/valid_h_cnt[11]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     1.764    design_1_i/region_cut_0/inst/n_0_valid_h_cnt[11]_INST_0_i_8
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.344 f  design_1_i/region_cut_0/inst/valid_h_cnt[11]_INST_0_i_2/O[2]
                         net (fo=12, routed)          1.142     3.487    design_1_i/region_cut_0/inst/valid_h_cnt2[10]
    SLICE_X13Y38         LUT6 (Prop_lut6_I2_O)        0.302     3.789 r  design_1_i/region_cut_0/inst/valid_h_cnt[3]_INST_0/O
                         net (fo=611, routed)         3.889     7.677    design_1_i/sobel_0/inst/h_cnt[3]
    SLICE_X5Y18          LUT4 (Prop_lut4_I0_O)        0.124     7.801 r  design_1_i/sobel_0/inst/linebuffer0_reg_r2_0_63_0_2_i_4/O
                         net (fo=120, routed)         3.224    11.025    design_1_i/sobel_0/inst/linebuffer1_reg_r2_128_191_6_6/DPRA3
    SLICE_X8Y37          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    11.149 r  design_1_i/sobel_0/inst/linebuffer1_reg_r2_128_191_6_6/DP/O
                         net (fo=2, routed)           1.340    12.489    design_1_i/sobel_0/inst/n_0_linebuffer1_reg_r2_128_191_6_6
    SLICE_X8Y33          LUT4 (Prop_lut4_I3_O)        0.124    12.613 r  design_1_i/sobel_0/inst/sobel_reg[7]_i_164/O
                         net (fo=1, routed)           0.573    13.186    design_1_i/sobel_0/inst/n_0_sobel_reg[7]_i_164
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.124    13.310 r  design_1_i/sobel_0/inst/sobel_reg[7]_i_142/O
                         net (fo=9, routed)           1.213    14.523    design_1_i/sobel_0/inst/sobel_reg4[6]
    SLICE_X12Y30         LUT4 (Prop_lut4_I0_O)        0.124    14.647 r  design_1_i/sobel_0/inst/sobel_reg[5]_i_30/O
                         net (fo=1, routed)           0.000    14.647    design_1_i/sobel_0/inst/n_0_sobel_reg[5]_i_30
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.023 r  design_1_i/sobel_0/inst/sobel_reg_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.023    design_1_i/sobel_0/inst/n_0_sobel_reg_reg[5]_i_25
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.346 r  design_1_i/sobel_0/inst/sobel_reg_reg[7]_i_123/O[1]
                         net (fo=4, routed)           0.655    16.001    design_1_i/sobel_0/inst/n_6_sobel_reg_reg[7]_i_123
    SLICE_X13Y30         LUT4 (Prop_lut4_I0_O)        0.306    16.307 r  design_1_i/sobel_0/inst/sobel_reg[7]_i_122/O
                         net (fo=1, routed)           0.000    16.307    design_1_i/sobel_0/inst/n_0_sobel_reg[7]_i_122
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    16.764 r  design_1_i/sobel_0/inst/sobel_reg_reg[7]_i_69/CO[1]
                         net (fo=4, routed)           0.820    17.583    design_1_i/sobel_0/inst/sobel_reg14_in
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.329    17.912 r  design_1_i/sobel_0/inst/sobel_reg[5]_i_10/O
                         net (fo=1, routed)           0.686    18.598    design_1_i/sobel_0/inst/n_0_sobel_reg[5]_i_10
    SLICE_X6Y34          LUT5 (Prop_lut5_I4_O)        0.124    18.722 r  design_1_i/sobel_0/inst/sobel_reg[5]_i_3/O
                         net (fo=1, routed)           0.457    19.179    design_1_i/sobel_0/inst/n_0_sobel_reg[5]_i_3
    SLICE_X0Y33          LUT5 (Prop_lut5_I4_O)        0.124    19.303 r  design_1_i/sobel_0/inst/sobel_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    19.303    design_1_i/sobel_0/inst/p_1_in[5]
    SLICE_X0Y33          FDRE                                         r  design_1_i/sobel_0/inst/sobel_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         1.512    38.517    design_1_i/sobel_0/inst/pclk
    SLICE_X0Y33                                                       r  design_1_i/sobel_0/inst/sobel_reg_reg[5]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.095    38.986    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)        0.029    39.015    design_1_i/sobel_0/inst/sobel_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         39.015    
                         arrival time                         -19.303    
  -------------------------------------------------------------------
                         slack                                 19.712    

Slack (MET) :             19.963ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/inst/pixel_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/sobel_0/inst/sobel_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.999ns  (logic 4.307ns (21.536%)  route 15.692ns (78.464%))
  Logic Levels:           16  (CARRY4=4 LUT1=1 LUT3=1 LUT4=5 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         1.567    -0.945    design_1_i/vga_0/inst/vga_pclk
    SLICE_X12Y40                                                      r  design_1_i/vga_0/inst/pixel_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.518    -0.427 r  design_1_i/vga_0/inst/pixel_cnt_reg[7]/Q
                         net (fo=13, routed)          1.407     0.981    design_1_i/vga_0/inst/pixel_cnt_reg[7]
    SLICE_X8Y39          LUT4 (Prop_lut4_I0_O)        0.124     1.105 f  design_1_i/vga_0/inst/vga_h_cnt[9]_INST_0/O
                         net (fo=17, routed)          0.536     1.640    design_1_i/region_cut_0/inst/vga_h_cnt[9]
    SLICE_X11Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.764 r  design_1_i/region_cut_0/inst/valid_h_cnt[11]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     1.764    design_1_i/region_cut_0/inst/n_0_valid_h_cnt[11]_INST_0_i_8
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.344 f  design_1_i/region_cut_0/inst/valid_h_cnt[11]_INST_0_i_2/O[2]
                         net (fo=12, routed)          1.142     3.487    design_1_i/region_cut_0/inst/valid_h_cnt2[10]
    SLICE_X13Y38         LUT6 (Prop_lut6_I2_O)        0.302     3.789 r  design_1_i/region_cut_0/inst/valid_h_cnt[3]_INST_0/O
                         net (fo=611, routed)         3.889     7.677    design_1_i/sobel_0/inst/h_cnt[3]
    SLICE_X5Y18          LUT4 (Prop_lut4_I0_O)        0.124     7.801 r  design_1_i/sobel_0/inst/linebuffer0_reg_r2_0_63_0_2_i_4/O
                         net (fo=120, routed)         3.224    11.025    design_1_i/sobel_0/inst/linebuffer1_reg_r2_128_191_6_6/DPRA3
    SLICE_X8Y37          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    11.149 r  design_1_i/sobel_0/inst/linebuffer1_reg_r2_128_191_6_6/DP/O
                         net (fo=2, routed)           1.340    12.489    design_1_i/sobel_0/inst/n_0_linebuffer1_reg_r2_128_191_6_6
    SLICE_X8Y33          LUT4 (Prop_lut4_I3_O)        0.124    12.613 r  design_1_i/sobel_0/inst/sobel_reg[7]_i_164/O
                         net (fo=1, routed)           0.573    13.186    design_1_i/sobel_0/inst/n_0_sobel_reg[7]_i_164
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.124    13.310 r  design_1_i/sobel_0/inst/sobel_reg[7]_i_142/O
                         net (fo=9, routed)           1.213    14.523    design_1_i/sobel_0/inst/sobel_reg4[6]
    SLICE_X12Y30         LUT4 (Prop_lut4_I0_O)        0.124    14.647 r  design_1_i/sobel_0/inst/sobel_reg[5]_i_30/O
                         net (fo=1, routed)           0.000    14.647    design_1_i/sobel_0/inst/n_0_sobel_reg[5]_i_30
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.023 r  design_1_i/sobel_0/inst/sobel_reg_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.023    design_1_i/sobel_0/inst/n_0_sobel_reg_reg[5]_i_25
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.346 r  design_1_i/sobel_0/inst/sobel_reg_reg[7]_i_123/O[1]
                         net (fo=4, routed)           0.655    16.001    design_1_i/sobel_0/inst/n_6_sobel_reg_reg[7]_i_123
    SLICE_X13Y30         LUT4 (Prop_lut4_I0_O)        0.306    16.307 r  design_1_i/sobel_0/inst/sobel_reg[7]_i_122/O
                         net (fo=1, routed)           0.000    16.307    design_1_i/sobel_0/inst/n_0_sobel_reg[7]_i_122
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    16.764 r  design_1_i/sobel_0/inst/sobel_reg_reg[7]_i_69/CO[1]
                         net (fo=4, routed)           0.583    17.346    design_1_i/sobel_0/inst/sobel_reg14_in
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.329    17.675 r  design_1_i/sobel_0/inst/sobel_reg[4]_i_3/O
                         net (fo=1, routed)           0.686    18.362    design_1_i/sobel_0/inst/n_0_sobel_reg[4]_i_3
    SLICE_X6Y33          LUT5 (Prop_lut5_I4_O)        0.124    18.486 r  design_1_i/sobel_0/inst/sobel_reg[4]_i_2/O
                         net (fo=1, routed)           0.444    18.930    design_1_i/sobel_0/inst/n_0_sobel_reg[4]_i_2
    SLICE_X0Y33          LUT5 (Prop_lut5_I4_O)        0.124    19.054 r  design_1_i/sobel_0/inst/sobel_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    19.054    design_1_i/sobel_0/inst/p_1_in[4]
    SLICE_X0Y33          FDRE                                         r  design_1_i/sobel_0/inst/sobel_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         1.512    38.517    design_1_i/sobel_0/inst/pclk
    SLICE_X0Y33                                                       r  design_1_i/sobel_0/inst/sobel_reg_reg[4]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.095    38.986    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)        0.031    39.017    design_1_i/sobel_0/inst/sobel_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         39.017    
                         arrival time                         -19.054    
  -------------------------------------------------------------------
                         slack                                 19.963    

Slack (MET) :             24.777ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/sobel_0/inst/linebuffer2_reg_128_255_7_7/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.197ns  (logic 3.608ns (25.415%)  route 10.589ns (74.585%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         1.545    -0.967    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y24                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          3.228     2.718    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X57Y48         LUT6 (Prop_lut6_I2_O)        0.124     2.842 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.842    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/n_0_doutb[12]_INST_0_i_5
    SLICE_X57Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     3.059 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_2/O
                         net (fo=1, routed)           1.299     4.358    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/n_0_doutb[12]_INST_0_i_2
    SLICE_X48Y26         LUT5 (Prop_lut5_I2_O)        0.299     4.657 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0/O
                         net (fo=3, routed)           0.582     5.239    design_1_i/sobel_0/inst/rgb[17]
    SLICE_X48Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.624 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.624    design_1_i/sobel_0/inst/n_0_linebuffer0_reg_0_127_0_0_i_15
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.846 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_14/O[0]
                         net (fo=2, routed)           0.991     6.836    design_1_i/sobel_0/inst/n_7_linebuffer0_reg_0_127_0_0_i_14
    SLICE_X42Y26         LUT2 (Prop_lut2_I0_O)        0.299     7.135 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.000     7.135    design_1_i/sobel_0/inst/n_0_linebuffer0_reg_0_127_0_0_i_18
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.713 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_9/O[2]
                         net (fo=2, routed)           1.181     8.894    design_1_i/sobel_0/inst/p_2_in[2]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.301     9.195 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_11/O
                         net (fo=1, routed)           0.000     9.195    design_1_i/sobel_0/inst/n_0_linebuffer0_reg_0_127_0_0_i_11
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.593 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    design_1_i/sobel_0/inst/n_0_linebuffer0_reg_0_127_0_0_i_1
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.922 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_4_4_i_1/O[3]
                         net (fo=61, routed)          3.308    13.230    design_1_i/sobel_0/inst/linebuffer2_reg_128_255_7_7/D
    SLICE_X10Y30         RAMD64E                                      r  design_1_i/sobel_0/inst/linebuffer2_reg_128_255_7_7/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         1.440    38.445    design_1_i/sobel_0/inst/linebuffer2_reg_128_255_7_7/WCLK
    SLICE_X10Y30                                                      r  design_1_i/sobel_0/inst/linebuffer2_reg_128_255_7_7/DP.HIGH/CLK
                         clock pessimism              0.564    39.008    
                         clock uncertainty           -0.095    38.914    
    SLICE_X10Y30         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.907    38.007    design_1_i/sobel_0/inst/linebuffer2_reg_128_255_7_7/DP.HIGH
  -------------------------------------------------------------------
                         required time                         38.007    
                         arrival time                         -13.230    
  -------------------------------------------------------------------
                         slack                                 24.777    

Slack (MET) :             24.912ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/sobel_0/inst/linebuffer0_reg_128_255_7_7/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.126ns  (logic 3.608ns (25.541%)  route 10.518ns (74.459%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         1.545    -0.967    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y24                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          3.228     2.718    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X57Y48         LUT6 (Prop_lut6_I2_O)        0.124     2.842 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.842    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/n_0_doutb[12]_INST_0_i_5
    SLICE_X57Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     3.059 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_2/O
                         net (fo=1, routed)           1.299     4.358    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/n_0_doutb[12]_INST_0_i_2
    SLICE_X48Y26         LUT5 (Prop_lut5_I2_O)        0.299     4.657 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0/O
                         net (fo=3, routed)           0.582     5.239    design_1_i/sobel_0/inst/rgb[17]
    SLICE_X48Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.624 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.624    design_1_i/sobel_0/inst/n_0_linebuffer0_reg_0_127_0_0_i_15
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.846 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_14/O[0]
                         net (fo=2, routed)           0.991     6.836    design_1_i/sobel_0/inst/n_7_linebuffer0_reg_0_127_0_0_i_14
    SLICE_X42Y26         LUT2 (Prop_lut2_I0_O)        0.299     7.135 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.000     7.135    design_1_i/sobel_0/inst/n_0_linebuffer0_reg_0_127_0_0_i_18
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.713 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_9/O[2]
                         net (fo=2, routed)           1.181     8.894    design_1_i/sobel_0/inst/p_2_in[2]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.301     9.195 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_11/O
                         net (fo=1, routed)           0.000     9.195    design_1_i/sobel_0/inst/n_0_linebuffer0_reg_0_127_0_0_i_11
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.593 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    design_1_i/sobel_0/inst/n_0_linebuffer0_reg_0_127_0_0_i_1
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.922 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_4_4_i_1/O[3]
                         net (fo=61, routed)          3.237    13.160    design_1_i/sobel_0/inst/linebuffer0_reg_128_255_7_7/D
    SLICE_X6Y28          RAMD64E                                      r  design_1_i/sobel_0/inst/linebuffer0_reg_128_255_7_7/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         1.505    38.510    design_1_i/sobel_0/inst/linebuffer0_reg_128_255_7_7/WCLK
    SLICE_X6Y28                                                       r  design_1_i/sobel_0/inst/linebuffer0_reg_128_255_7_7/DP.HIGH/CLK
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.095    38.979    
    SLICE_X6Y28          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.907    38.072    design_1_i/sobel_0/inst/linebuffer0_reg_128_255_7_7/DP.HIGH
  -------------------------------------------------------------------
                         required time                         38.072    
                         arrival time                         -13.160    
  -------------------------------------------------------------------
                         slack                                 24.912    

Slack (MET) :             24.928ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/sobel_0/inst/linebuffer0_reg_r2_0_63_6_6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.413ns  (logic 3.535ns (24.526%)  route 10.878ns (75.474%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         1.545    -0.967    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y24                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          3.228     2.718    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X57Y48         LUT6 (Prop_lut6_I2_O)        0.124     2.842 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.842    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/n_0_doutb[12]_INST_0_i_5
    SLICE_X57Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     3.059 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_2/O
                         net (fo=1, routed)           1.299     4.358    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/n_0_doutb[12]_INST_0_i_2
    SLICE_X48Y26         LUT5 (Prop_lut5_I2_O)        0.299     4.657 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0/O
                         net (fo=3, routed)           0.582     5.239    design_1_i/sobel_0/inst/rgb[17]
    SLICE_X48Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.624 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.624    design_1_i/sobel_0/inst/n_0_linebuffer0_reg_0_127_0_0_i_15
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.846 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_14/O[0]
                         net (fo=2, routed)           0.991     6.836    design_1_i/sobel_0/inst/n_7_linebuffer0_reg_0_127_0_0_i_14
    SLICE_X42Y26         LUT2 (Prop_lut2_I0_O)        0.299     7.135 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.000     7.135    design_1_i/sobel_0/inst/n_0_linebuffer0_reg_0_127_0_0_i_18
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.713 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_9/O[2]
                         net (fo=2, routed)           1.181     8.894    design_1_i/sobel_0/inst/p_2_in[2]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.301     9.195 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_11/O
                         net (fo=1, routed)           0.000     9.195    design_1_i/sobel_0/inst/n_0_linebuffer0_reg_0_127_0_0_i_11
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.593 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    design_1_i/sobel_0/inst/n_0_linebuffer0_reg_0_127_0_0_i_1
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.849 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_4_4_i_1/O[2]
                         net (fo=61, routed)          3.597    13.447    design_1_i/sobel_0/inst/linebuffer0_reg_r2_0_63_6_6/D
    SLICE_X6Y43          RAMD64E                                      r  design_1_i/sobel_0/inst/linebuffer0_reg_r2_0_63_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         1.517    38.522    design_1_i/sobel_0/inst/linebuffer0_reg_r2_0_63_6_6/WCLK
    SLICE_X6Y43                                                       r  design_1_i/sobel_0/inst/linebuffer0_reg_r2_0_63_6_6/DP/CLK
                         clock pessimism              0.564    39.085    
                         clock uncertainty           -0.095    38.991    
    SLICE_X6Y43          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.616    38.375    design_1_i/sobel_0/inst/linebuffer0_reg_r2_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                         38.375    
                         arrival time                         -13.447    
  -------------------------------------------------------------------
                         slack                                 24.928    

Slack (MET) :             24.969ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/sobel_0/inst/linebuffer2_reg_0_127_7_7/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.007ns  (logic 3.608ns (25.758%)  route 10.399ns (74.242%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         1.545    -0.967    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y24                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          3.228     2.718    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X57Y48         LUT6 (Prop_lut6_I2_O)        0.124     2.842 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.842    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/n_0_doutb[12]_INST_0_i_5
    SLICE_X57Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     3.059 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_2/O
                         net (fo=1, routed)           1.299     4.358    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/n_0_doutb[12]_INST_0_i_2
    SLICE_X48Y26         LUT5 (Prop_lut5_I2_O)        0.299     4.657 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0/O
                         net (fo=3, routed)           0.582     5.239    design_1_i/sobel_0/inst/rgb[17]
    SLICE_X48Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.624 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.624    design_1_i/sobel_0/inst/n_0_linebuffer0_reg_0_127_0_0_i_15
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.846 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_14/O[0]
                         net (fo=2, routed)           0.991     6.836    design_1_i/sobel_0/inst/n_7_linebuffer0_reg_0_127_0_0_i_14
    SLICE_X42Y26         LUT2 (Prop_lut2_I0_O)        0.299     7.135 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.000     7.135    design_1_i/sobel_0/inst/n_0_linebuffer0_reg_0_127_0_0_i_18
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.713 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_9/O[2]
                         net (fo=2, routed)           1.181     8.894    design_1_i/sobel_0/inst/p_2_in[2]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.301     9.195 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_11/O
                         net (fo=1, routed)           0.000     9.195    design_1_i/sobel_0/inst/n_0_linebuffer0_reg_0_127_0_0_i_11
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.593 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    design_1_i/sobel_0/inst/n_0_linebuffer0_reg_0_127_0_0_i_1
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.922 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_4_4_i_1/O[3]
                         net (fo=61, routed)          3.118    13.041    design_1_i/sobel_0/inst/linebuffer2_reg_0_127_7_7/D
    SLICE_X12Y33         RAMD64E                                      r  design_1_i/sobel_0/inst/linebuffer2_reg_0_127_7_7/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         1.443    38.448    design_1_i/sobel_0/inst/linebuffer2_reg_0_127_7_7/WCLK
    SLICE_X12Y33                                                      r  design_1_i/sobel_0/inst/linebuffer2_reg_0_127_7_7/DP.HIGH/CLK
                         clock pessimism              0.564    39.011    
                         clock uncertainty           -0.095    38.917    
    SLICE_X12Y33         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.907    38.010    design_1_i/sobel_0/inst/linebuffer2_reg_0_127_7_7/DP.HIGH
  -------------------------------------------------------------------
                         required time                         38.010    
                         arrival time                         -13.041    
  -------------------------------------------------------------------
                         slack                                 24.969    

Slack (MET) :             25.025ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/sobel_0/inst/linebuffer0_reg_r2_256_319_6_6/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.318ns  (logic 3.535ns (24.689%)  route 10.783ns (75.311%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         1.545    -0.967    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y24                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          3.228     2.718    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X57Y48         LUT6 (Prop_lut6_I2_O)        0.124     2.842 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.842    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/n_0_doutb[12]_INST_0_i_5
    SLICE_X57Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     3.059 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_2/O
                         net (fo=1, routed)           1.299     4.358    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/n_0_doutb[12]_INST_0_i_2
    SLICE_X48Y26         LUT5 (Prop_lut5_I2_O)        0.299     4.657 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0/O
                         net (fo=3, routed)           0.582     5.239    design_1_i/sobel_0/inst/rgb[17]
    SLICE_X48Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.624 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.624    design_1_i/sobel_0/inst/n_0_linebuffer0_reg_0_127_0_0_i_15
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.846 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_14/O[0]
                         net (fo=2, routed)           0.991     6.836    design_1_i/sobel_0/inst/n_7_linebuffer0_reg_0_127_0_0_i_14
    SLICE_X42Y26         LUT2 (Prop_lut2_I0_O)        0.299     7.135 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.000     7.135    design_1_i/sobel_0/inst/n_0_linebuffer0_reg_0_127_0_0_i_18
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.713 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_9/O[2]
                         net (fo=2, routed)           1.181     8.894    design_1_i/sobel_0/inst/p_2_in[2]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.301     9.195 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_11/O
                         net (fo=1, routed)           0.000     9.195    design_1_i/sobel_0/inst/n_0_linebuffer0_reg_0_127_0_0_i_11
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.593 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    design_1_i/sobel_0/inst/n_0_linebuffer0_reg_0_127_0_0_i_1
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.849 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_4_4_i_1/O[2]
                         net (fo=61, routed)          3.502    13.352    design_1_i/sobel_0/inst/linebuffer0_reg_r2_256_319_6_6/D
    SLICE_X2Y44          RAMD64E                                      r  design_1_i/sobel_0/inst/linebuffer0_reg_r2_256_319_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         1.519    38.524    design_1_i/sobel_0/inst/linebuffer0_reg_r2_256_319_6_6/WCLK
    SLICE_X2Y44                                                       r  design_1_i/sobel_0/inst/linebuffer0_reg_r2_256_319_6_6/DP/CLK
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.095    38.993    
    SLICE_X2Y44          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.616    38.377    design_1_i/sobel_0/inst/linebuffer0_reg_r2_256_319_6_6/DP
  -------------------------------------------------------------------
                         required time                         38.377    
                         arrival time                         -13.352    
  -------------------------------------------------------------------
                         slack                                 25.025    

Slack (MET) :             25.064ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/sobel_0/inst/linebuffer2_reg_128_255_7_7/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.197ns  (logic 3.608ns (25.415%)  route 10.589ns (74.585%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         1.545    -0.967    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X33Y24                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.511 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          3.228     2.718    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X57Y48         LUT6 (Prop_lut6_I2_O)        0.124     2.842 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.842    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/n_0_doutb[12]_INST_0_i_5
    SLICE_X57Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     3.059 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_2/O
                         net (fo=1, routed)           1.299     4.358    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/n_0_doutb[12]_INST_0_i_2
    SLICE_X48Y26         LUT5 (Prop_lut5_I2_O)        0.299     4.657 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0/O
                         net (fo=3, routed)           0.582     5.239    design_1_i/sobel_0/inst/rgb[17]
    SLICE_X48Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.624 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.624    design_1_i/sobel_0/inst/n_0_linebuffer0_reg_0_127_0_0_i_15
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.846 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_14/O[0]
                         net (fo=2, routed)           0.991     6.836    design_1_i/sobel_0/inst/n_7_linebuffer0_reg_0_127_0_0_i_14
    SLICE_X42Y26         LUT2 (Prop_lut2_I0_O)        0.299     7.135 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.000     7.135    design_1_i/sobel_0/inst/n_0_linebuffer0_reg_0_127_0_0_i_18
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.713 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_9/O[2]
                         net (fo=2, routed)           1.181     8.894    design_1_i/sobel_0/inst/p_2_in[2]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.301     9.195 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_11/O
                         net (fo=1, routed)           0.000     9.195    design_1_i/sobel_0/inst/n_0_linebuffer0_reg_0_127_0_0_i_11
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.593 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    design_1_i/sobel_0/inst/n_0_linebuffer0_reg_0_127_0_0_i_1
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.922 r  design_1_i/sobel_0/inst/linebuffer0_reg_0_127_4_4_i_1/O[3]
                         net (fo=61, routed)          3.308    13.230    design_1_i/sobel_0/inst/linebuffer2_reg_128_255_7_7/D
    SLICE_X10Y30         RAMD64E                                      r  design_1_i/sobel_0/inst/linebuffer2_reg_128_255_7_7/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         1.440    38.445    design_1_i/sobel_0/inst/linebuffer2_reg_128_255_7_7/WCLK
    SLICE_X10Y30                                                      r  design_1_i/sobel_0/inst/linebuffer2_reg_128_255_7_7/SP.HIGH/CLK
                         clock pessimism              0.564    39.008    
                         clock uncertainty           -0.095    38.914    
    SLICE_X10Y30         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.620    38.294    design_1_i/sobel_0/inst/linebuffer2_reg_128_255_7_7/SP.HIGH
  -------------------------------------------------------------------
                         required time                         38.294    
                         arrival time                         -13.230    
  -------------------------------------------------------------------
                         slack                                 25.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ram_read_0/inst/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.820%)  route 0.179ns (52.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         0.565    -0.616    design_1_i/ram_read_0/inst/clk
    SLICE_X8Y52                                                       r  design_1_i/ram_read_0/inst/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  design_1_i/ram_read_0/inst/address_reg[1]/Q
                         net (fo=39, routed)          0.179    -0.273    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         0.877    -0.812    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.255    -0.558    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183    -0.375    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ram_read_0/inst/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.660%)  route 0.195ns (54.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         0.564    -0.617    design_1_i/ram_read_0/inst/clk
    SLICE_X8Y53                                                       r  design_1_i/ram_read_0/inst/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  design_1_i/ram_read_0/inst/address_reg[5]/Q
                         net (fo=39, routed)          0.195    -0.258    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         0.877    -0.812    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.255    -0.558    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.375    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/ram_read_0/inst/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.665%)  route 0.195ns (54.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         0.565    -0.616    design_1_i/ram_read_0/inst/clk
    SLICE_X8Y52                                                       r  design_1_i/ram_read_0/inst/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  design_1_i/ram_read_0/inst/address_reg[0]/Q
                         net (fo=39, routed)          0.195    -0.257    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         0.877    -0.812    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.255    -0.558    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183    -0.375    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ram_read_0/inst/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.164ns (26.572%)  route 0.453ns (73.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         0.565    -0.616    design_1_i/ram_read_0/inst/clk
    SLICE_X8Y52                                                       r  design_1_i/ram_read_0/inst/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  design_1_i/ram_read_0/inst/address_reg[0]/Q
                         net (fo=39, routed)          0.453     0.001    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         0.877    -0.812    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8                                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.508    -0.304    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183    -0.121    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/ram_read_0/inst/address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.482%)  route 0.205ns (55.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         0.564    -0.617    design_1_i/ram_read_0/inst/clk
    SLICE_X8Y54                                                       r  design_1_i/ram_read_0/inst/address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  design_1_i/ram_read_0/inst/address_reg[9]/Q
                         net (fo=39, routed)          0.205    -0.249    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         0.877    -0.812    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.255    -0.558    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.375    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/ram_read_0/inst/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.508%)  route 0.213ns (56.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         0.564    -0.617    design_1_i/ram_read_0/inst/clk
    SLICE_X8Y55                                                       r  design_1_i/ram_read_0/inst/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  design_1_i/ram_read_0/inst/address_reg[15]/Q
                         net (fo=44, routed)          0.213    -0.240    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X0Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         0.877    -0.812    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.255    -0.558    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180    -0.378    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/ram_read_0/inst/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.588%)  route 0.230ns (58.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         0.565    -0.616    design_1_i/ram_read_0/inst/clk
    SLICE_X8Y52                                                       r  design_1_i/ram_read_0/inst/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  design_1_i/ram_read_0/inst/address_reg[3]/Q
                         net (fo=39, routed)          0.230    -0.222    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         0.877    -0.812    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.255    -0.558    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.375    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/ram_read_0/inst/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.481%)  route 0.231ns (58.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         0.565    -0.616    design_1_i/ram_read_0/inst/clk
    SLICE_X8Y52                                                       r  design_1_i/ram_read_0/inst/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  design_1_i/ram_read_0/inst/address_reg[2]/Q
                         net (fo=39, routed)          0.231    -0.221    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         0.877    -0.812    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.255    -0.558    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.375    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/ram_read_0/inst/address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.019%)  route 0.236ns (58.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         0.564    -0.617    design_1_i/ram_read_0/inst/clk
    SLICE_X8Y55                                                       r  design_1_i/ram_read_0/inst/address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  design_1_i/ram_read_0/inst/address_reg[14]/Q
                         net (fo=37, routed)          0.236    -0.217    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X0Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         0.877    -0.812    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.255    -0.558    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.375    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/ram_read_0/inst/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.318%)  route 0.243ns (59.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         0.564    -0.617    design_1_i/ram_read_0/inst/clk
    SLICE_X8Y53                                                       r  design_1_i/ram_read_0/inst/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  design_1_i/ram_read_0/inst/address_reg[4]/Q
                         net (fo=39, routed)          0.243    -0.211    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=585, routed)         0.877    -0.812    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.255    -0.558    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.375    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform:           { 0 20 }
Period:             40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                                     
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892     40.000  37.108   RAMB36_X0Y9      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892     40.000  37.108   RAMB36_X0Y10     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892     40.000  37.108   RAMB36_X0Y5      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892     40.000  37.108   RAMB36_X0Y6      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892     40.000  37.108   RAMB36_X0Y7      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892     40.000  37.108   RAMB36_X0Y8      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892     40.000  37.108   RAMB36_X2Y2      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892     40.000  37.108   RAMB36_X2Y3      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892     40.000  37.108   RAMB36_X2Y0      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892     40.000  37.108   RAMB36_X2Y1      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK   
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   40.000  173.360  MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1                                                                                                                                         
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X12Y28     design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0/DP.HIGH/CLK                                                                                                                           
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X12Y28     design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0/DP.LOW/CLK                                                                                                                            
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X12Y28     design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0/SP.HIGH/CLK                                                                                                                           
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X12Y28     design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0/SP.LOW/CLK                                                                                                                            
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X10Y22     design_1_i/sobel_0/inst/linebuffer0_reg_0_127_2_2/DP.HIGH/CLK                                                                                                                           
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X10Y22     design_1_i/sobel_0/inst/linebuffer0_reg_0_127_2_2/DP.LOW/CLK                                                                                                                            
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X10Y22     design_1_i/sobel_0/inst/linebuffer0_reg_0_127_2_2/SP.HIGH/CLK                                                                                                                           
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X10Y22     design_1_i/sobel_0/inst/linebuffer0_reg_0_127_2_2/SP.LOW/CLK                                                                                                                            
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X8Y26      design_1_i/sobel_0/inst/linebuffer0_reg_0_127_4_4/DP.HIGH/CLK                                                                                                                           
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X8Y26      design_1_i/sobel_0/inst/linebuffer0_reg_0_127_4_4/DP.HIGH/CLK                                                                                                                           
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X12Y28     design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0/DP.HIGH/CLK                                                                                                                           
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X12Y28     design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0/DP.HIGH/CLK                                                                                                                           
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X12Y28     design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0/DP.LOW/CLK                                                                                                                            
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X12Y28     design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0/DP.LOW/CLK                                                                                                                            
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X12Y28     design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0/SP.HIGH/CLK                                                                                                                           
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X12Y28     design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0/SP.HIGH/CLK                                                                                                                           
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X12Y28     design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0/SP.LOW/CLK                                                                                                                            
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X12Y28     design_1_i/sobel_0/inst/linebuffer0_reg_0_127_0_0/SP.LOW/CLK                                                                                                                            
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X6Y17      design_1_i/sobel_0/inst/linebuffer0_reg_0_127_1_1/DP.HIGH/CLK                                                                                                                           
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250     20.000  18.750   SLICE_X6Y17      design_1_i/sobel_0/inst/linebuffer0_reg_0_127_1_1/DP.LOW/CLK                                                                                                                            



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                               
Min Period  n/a     BUFG/I               n/a            2.155     10.000  7.845    BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  



