##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_TS410_IntClock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_Debug_IntClock
		4.4::Critical Path Report for UART_OEM_IntClock
		4.5::Critical Path Report for UART_RPI_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_TS410_IntClock:R)
		5.3::Critical Path Report for (UART_Debug_IntClock:R vs. UART_Debug_IntClock:R)
		5.4::Critical Path Report for (UART_RPI_IntClock:R vs. UART_RPI_IntClock:R)
		5.5::Critical Path Report for (ADC_TS410_IntClock:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (ADC_TS410_IntClock:R vs. ADC_TS410_IntClock:R)
		5.7::Critical Path Report for (UART_OEM_IntClock:R vs. UART_OEM_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 17
Clock: ADC_DelSig_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_DelSig_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_DelSig_theACLK                  | N/A                   | Target: 0.19 MHz    | 
Clock: ADC_DelSig_theACLK(fixed-function)  | N/A                   | Target: 0.19 MHz    | 
Clock: ADC_TS410_IntClock                  | Frequency: 25.47 MHz  | Target: 1.60 MHz    | 
Clock: ADC_TS410_IntClock(routed)          | N/A                   | Target: 1.60 MHz    | 
Clock: Clock_ISR                           | N/A                   | Target: 1.00 MHz    | 
Clock: Clock_ISR(fixed-function)           | N/A                   | Target: 1.00 MHz    | 
Clock: CyBUS_CLK                           | Frequency: 84.99 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                               | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                               | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                        | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                           | N/A                   | Target: 24.00 MHz   | 
Clock: UART_Debug_IntClock                 | Frequency: 55.53 MHz  | Target: 1.85 MHz    | 
Clock: UART_OEM_IntClock                   | Frequency: 27.25 MHz  | Target: 0.92 MHz    | 
Clock: UART_RPI_IntClock                   | Frequency: 27.73 MHz  | Target: 1.85 MHz    | 
Clock: \ADC_DelSig:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_TS410_IntClock   ADC_TS410_IntClock   625000           585741      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_TS410_IntClock   CyBUS_CLK            41666.7          31604       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            ADC_TS410_IntClock   41666.7          34129       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            CyBUS_CLK            41666.7          29901       N/A              N/A         N/A              N/A         N/A              N/A         
UART_Debug_IntClock  UART_Debug_IntClock  541667           523659      N/A              N/A         N/A              N/A         N/A              N/A         
UART_OEM_IntClock    UART_OEM_IntClock    1.08333e+006     1046643     N/A              N/A         N/A              N/A         N/A              N/A         
UART_RPI_IntClock    UART_RPI_IntClock    541667           505604      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name            Setup to Clk  Clock Name:Phase     
-------------------  ------------  -------------------  
RST_UART_OEM(0)_PAD  17114         UART_OEM_IntClock:R  
RST_UART_RPI(0)_PAD  16927         UART_RPI_IntClock:R  
RX_OEM(0)_PAD        36553         UART_OEM_IntClock:R  
RX_RPI(0)_PAD        31337         UART_RPI_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase       
---------------  ------------  ---------------------  
TX_Debug(0)_PAD  34587         UART_Debug_IntClock:R  
TX_OEM(0)_PAD    30612         UART_OEM_IntClock:R    
TX_RPI(0)_PAD    33387         UART_RPI_IntClock:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_TS410_IntClock
************************************************
Clock: ADC_TS410_IntClock
Frequency: 25.47 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 585741p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35749
-------------------------------------   ----- 
End-of-path arrival time (ps)           35749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell83  11429  35749  585741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell83         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 84.99 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:Sync:genblk1[0]:INST\/out
Path End       : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 29901p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8256
-------------------------------------   ---- 
End-of-path arrival time (ps)           8256
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:Sync:genblk1[0]:INST\/clock                      synccell            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS410:Sync:genblk1[0]:INST\/out         synccell       1020   1020  29901  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell143   7236   8256  29901  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell143        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_Debug_IntClock
*************************************************
Clock: UART_Debug_IntClock
Frequency: 55.53 MHz | Target: 1.85 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 523659p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -6190
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         535477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11817
-------------------------------------   ----- 
End-of-path arrival time (ps)           11817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_1\/q                      macrocell68     1250   1250  523659  RISE       1
\UART_Debug:BUART:counter_load_not\/main_0           macrocell19     4297   5547  523659  RISE       1
\UART_Debug:BUART:counter_load_not\/q                macrocell19     3350   8897  523659  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2920  11817  523659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell8       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_OEM_IntClock
***********************************************
Clock: UART_OEM_IntClock
Frequency: 27.25 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1046643p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30501
-------------------------------------   ----- 
End-of-path arrival time (ps)           30501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q                       macrocell25     1250   1250  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/reset      datapathcell2   7697   8947  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   5190  14137  1046643  RISE       1
\UART_OEM:BUART:counter_load_not\/main_2           macrocell3      6817  20955  1046643  RISE       1
\UART_OEM:BUART:counter_load_not\/q                macrocell3      3350  24305  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   6196  30501  1046643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_RPI_IntClock
***********************************************
Clock: UART_RPI_IntClock
Frequency: 27.73 MHz | Target: 1.85 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_RPI:BUART:sTX:TxSts\/clock
Path slack     : 505604p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     541167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35563
-------------------------------------   ----- 
End-of-path arrival time (ps)           35563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q                        macrocell45     1250   1250  505604  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/reset             datapathcell4  12085  13335  505604  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   8580  21915  505604  RISE       1
\UART_RPI:BUART:tx_status_0\/main_3                 macrocell12     5007  26923  505604  RISE       1
\UART_RPI:BUART:tx_status_0\/q                      macrocell12     3350  30273  505604  RISE       1
\UART_RPI:BUART:sTX:TxSts\/status_0                 statusicell3    5290  35563  505604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:TxSts\/clock                           statusicell3        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:Sync:genblk1[0]:INST\/out
Path End       : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 29901p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8256
-------------------------------------   ---- 
End-of-path arrival time (ps)           8256
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:Sync:genblk1[0]:INST\/clock                      synccell            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS410:Sync:genblk1[0]:INST\/out         synccell       1020   1020  29901  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell143   7236   8256  29901  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell143        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_TS410_IntClock:R)
********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_227/main_0
Capture Clock  : Net_227/clock_0
Path slack     : 34129p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_TS410_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell143        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell143   1250   1250  34129  RISE       1
Net_227/main_0                          macrocell142   2778   4028  34129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_227/clock_0                                            macrocell142        0      0  RISE       1


5.3::Critical Path Report for (UART_Debug_IntClock:R vs. UART_Debug_IntClock:R)
*******************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 523659p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -6190
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         535477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11817
-------------------------------------   ----- 
End-of-path arrival time (ps)           11817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_1\/q                      macrocell68     1250   1250  523659  RISE       1
\UART_Debug:BUART:counter_load_not\/main_0           macrocell19     4297   5547  523659  RISE       1
\UART_Debug:BUART:counter_load_not\/q                macrocell19     3350   8897  523659  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2920  11817  523659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell8       0      0  RISE       1


5.4::Critical Path Report for (UART_RPI_IntClock:R vs. UART_RPI_IntClock:R)
***************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_RPI:BUART:sTX:TxSts\/clock
Path slack     : 505604p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     541167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35563
-------------------------------------   ----- 
End-of-path arrival time (ps)           35563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q                        macrocell45     1250   1250  505604  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/reset             datapathcell4  12085  13335  505604  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   8580  21915  505604  RISE       1
\UART_RPI:BUART:tx_status_0\/main_3                 macrocell12     5007  26923  505604  RISE       1
\UART_RPI:BUART:tx_status_0\/q                      macrocell12     3350  30273  505604  RISE       1
\UART_RPI:BUART:sTX:TxSts\/status_0                 statusicell3    5290  35563  505604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:TxSts\/clock                           statusicell3        0      0  RISE       1


5.5::Critical Path Report for (ADC_TS410_IntClock:R vs. CyBUS_CLK:R)
********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_227/q
Path End       : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 31604p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_227/clock_0                                            macrocell142        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_227/q                                    macrocell142   1250   1250  31604  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell143   5303   6553  31604  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell143        0      0  RISE       1


5.6::Critical Path Report for (ADC_TS410_IntClock:R vs. ADC_TS410_IntClock:R)
*****************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 585741p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35749
-------------------------------------   ----- 
End-of-path arrival time (ps)           35749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell83  11429  35749  585741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell83         0      0  RISE       1


5.7::Critical Path Report for (UART_OEM_IntClock:R vs. UART_OEM_IntClock:R)
***************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1046643p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30501
-------------------------------------   ----- 
End-of-path arrival time (ps)           30501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q                       macrocell25     1250   1250  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/reset      datapathcell2   7697   8947  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   5190  14137  1046643  RISE       1
\UART_OEM:BUART:counter_load_not\/main_2           macrocell3      6817  20955  1046643  RISE       1
\UART_OEM:BUART:counter_load_not\/q                macrocell3      3350  24305  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   6196  30501  1046643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:Sync:genblk1[0]:INST\/out
Path End       : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 29901p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8256
-------------------------------------   ---- 
End-of-path arrival time (ps)           8256
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:Sync:genblk1[0]:INST\/clock                      synccell            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS410:Sync:genblk1[0]:INST\/out         synccell       1020   1020  29901  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell143   7236   8256  29901  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell143        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_227/q
Path End       : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 31604p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_227/clock_0                                            macrocell142        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_227/q                                    macrocell142   1250   1250  31604  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell143   5303   6553  31604  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell143        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_227/main_0
Capture Clock  : Net_227/clock_0
Path slack     : 34129p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_TS410_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell143        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell143   1250   1250  34129  RISE       1
Net_227/main_0                          macrocell142   2778   4028  34129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_227/clock_0                                            macrocell142        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_TS410:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_TS410:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34129p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_TS410_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell143        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell143   1250   1250  34129  RISE       1
\ADC_TS410:bSAR_SEQ:nrq_reg\/main_0     macrocell144   2778   4028  34129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:nrq_reg\/clock_0                       macrocell144        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34136p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell143        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell143   1250   1250  34136  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell143   2771   4021  34136  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                macrocell143        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_RPI:BUART:sTX:TxSts\/clock
Path slack     : 505604p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     541167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35563
-------------------------------------   ----- 
End-of-path arrival time (ps)           35563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q                        macrocell45     1250   1250  505604  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/reset             datapathcell4  12085  13335  505604  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   8580  21915  505604  RISE       1
\UART_RPI:BUART:tx_status_0\/main_3                 macrocell12     5007  26923  505604  RISE       1
\UART_RPI:BUART:tx_status_0\/q                      macrocell12     3350  30273  505604  RISE       1
\UART_RPI:BUART:sTX:TxSts\/status_0                 statusicell3    5290  35563  505604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:TxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_RPI:BUART:sRX:RxSts\/clock
Path slack     : 506253p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     541167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34913
-------------------------------------   ----- 
End-of-path arrival time (ps)           34913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q                        macrocell45     1250   1250  505604  RISE       1
\UART_RPI:BUART:sRX:RxShifter:u0\/reset             datapathcell6   9476  10726  506253  RISE       1
\UART_RPI:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   8580  19306  506253  RISE       1
\UART_RPI:BUART:rx_status_4\/main_1                 macrocell16     6114  25421  506253  RISE       1
\UART_RPI:BUART:rx_status_4\/q                      macrocell16     3350  28771  506253  RISE       1
\UART_RPI:BUART:sRX:RxSts\/status_4                 statusicell4    6143  34913  506253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 508084p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -6190
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     535477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27393
-------------------------------------   ----- 
End-of-path arrival time (ps)           27393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q                       macrocell45     1250   1250  505604  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/reset      datapathcell5  10998  12248  508084  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell5   5190  17438  508084  RISE       1
\UART_RPI:BUART:counter_load_not\/main_2           macrocell11     3698  21135  508084  RISE       1
\UART_RPI:BUART:counter_load_not\/q                macrocell11     3350  24485  508084  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2907  27393  508084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:tx_state_0\/main_4
Capture Clock  : \UART_RPI:BUART:tx_state_0\/clock_0
Path slack     : 512144p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26012
-------------------------------------   ----- 
End-of-path arrival time (ps)           26012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q                        macrocell45     1250   1250  505604  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/reset             datapathcell4  12085  13335  505604  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   8580  21915  505604  RISE       1
\UART_RPI:BUART:tx_state_0\/main_4                  macrocell48     4097  26012  512144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:txn\/main_4
Capture Clock  : \UART_RPI:BUART:txn\/clock_0
Path slack     : 513145p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25012
-------------------------------------   ----- 
End-of-path arrival time (ps)           25012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q               macrocell45     1250   1250  505604  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/reset    datapathcell4  12085  13335  505604  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   9370  22705  513145  RISE       1
\UART_RPI:BUART:txn\/main_4                macrocell46     2306  25012  513145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:txn\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RPI:BUART:sTX:TxShifter:u0\/clock
Path slack     : 514814p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -6010
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     535657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20842
-------------------------------------   ----- 
End-of-path arrival time (ps)           20842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q                     macrocell45     1250   1250  505604  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell5  10998  12248  508084  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5   5190  17438  508084  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   3404  20842  514814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:tx_state_1\/main_3
Capture Clock  : \UART_RPI:BUART:tx_state_1\/clock_0
Path slack     : 517021p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21135
-------------------------------------   ----- 
End-of-path arrival time (ps)           21135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q                     macrocell45     1250   1250  505604  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell5  10998  12248  508084  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5   5190  17438  508084  RISE       1
\UART_RPI:BUART:tx_state_1\/main_3               macrocell47     3698  21135  517021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_1\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:tx_state_2\/main_3
Capture Clock  : \UART_RPI:BUART:tx_state_2\/clock_0
Path slack     : 517031p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21125
-------------------------------------   ----- 
End-of-path arrival time (ps)           21125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q                     macrocell45     1250   1250  505604  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell5  10998  12248  508084  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5   5190  17438  508084  RISE       1
\UART_RPI:BUART:tx_state_2\/main_3               macrocell49     3688  21125  517031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_2\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_RPI:BUART:tx_bitclk\/clock_0
Path slack     : 517146p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21010
-------------------------------------   ----- 
End-of-path arrival time (ps)           21010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q                     macrocell45     1250   1250  505604  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell5  10998  12248  508084  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5   5190  17438  508084  RISE       1
\UART_RPI:BUART:tx_bitclk\/main_2                macrocell50     3573  21010  517146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_bitclk\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:tx_state_1\/main_5
Capture Clock  : \UART_RPI:BUART:tx_state_1\/clock_0
Path slack     : 517645p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20511
-------------------------------------   ----- 
End-of-path arrival time (ps)           20511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q                     macrocell45     1250   1250  505604  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell5  10998  12248  508084  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5   5190  17438  517645  RISE       1
\UART_RPI:BUART:tx_state_1\/main_5               macrocell47     3074  20511  517645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_1\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:tx_state_2\/main_5
Capture Clock  : \UART_RPI:BUART:tx_state_2\/clock_0
Path slack     : 517655p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20501
-------------------------------------   ----- 
End-of-path arrival time (ps)           20501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q                     macrocell45     1250   1250  505604  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell5  10998  12248  508084  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5   5190  17438  517645  RISE       1
\UART_RPI:BUART:tx_state_2\/main_5               macrocell49     3064  20501  517655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_2\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:txn\/main_6
Capture Clock  : \UART_RPI:BUART:txn\/clock_0
Path slack     : 517780p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20377
-------------------------------------   ----- 
End-of-path arrival time (ps)           20377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q                     macrocell45     1250   1250  505604  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell5  10998  12248  508084  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5   5190  17438  517645  RISE       1
\UART_RPI:BUART:txn\/main_6                      macrocell46     2939  20377  517780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:txn\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:tx_state_0\/main_3
Capture Clock  : \UART_RPI:BUART:tx_state_0\/clock_0
Path slack     : 518072p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20085
-------------------------------------   ----- 
End-of-path arrival time (ps)           20085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q                     macrocell45     1250   1250  505604  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell5  10998  12248  508084  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5   5190  17438  508084  RISE       1
\UART_RPI:BUART:tx_state_0\/main_3               macrocell48     2647  20085  518072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_1\/q
Path End       : \UART_RPI:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RPI:BUART:sRX:RxBitCounter\/clock
Path slack     : 518077p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -5360
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     536307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18230
-------------------------------------   ----- 
End-of-path arrival time (ps)           18230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_1\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_1\/q            macrocell52   1250   1250  518077  RISE       1
\UART_RPI:BUART:rx_counter_load\/main_0  macrocell14   8055   9305  518077  RISE       1
\UART_RPI:BUART:rx_counter_load\/q       macrocell14   3350  12655  518077  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/load   count7cell    5575  18230  518077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:sTX:TxShifter:u0\/reset
Capture Clock  : \UART_RPI:BUART:sTX:TxShifter:u0\/clock
Path slack     : 519711p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -8620
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     533047

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13335
-------------------------------------   ----- 
End-of-path arrival time (ps)           13335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q             macrocell45     1250   1250  505604  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/reset  datapathcell4  12085  13335  519711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/reset
Capture Clock  : \UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 520549p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -8870
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     532797

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12248
-------------------------------------   ----- 
End-of-path arrival time (ps)           12248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q                   macrocell45     1250   1250  505604  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/reset  datapathcell5  10998  12248  520549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_count7_bit8_wire\/q
Path End       : MODIN7_1/main_7
Capture Clock  : MODIN7_1/clock_0
Path slack     : 521384p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16772
-------------------------------------   ----- 
End-of-path arrival time (ps)           16772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_count7_bit8_wire\/q  macrocell57   1250   1250  521384  RISE       1
MODIN7_1_split/main_6                   macrocell62   9854  11104  521384  RISE       1
MODIN7_1_split/q                        macrocell62   3350  14454  521384  RISE       1
MODIN7_1/main_7                         macrocell60   2319  16772  521384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:sRX:RxShifter:u0\/reset
Capture Clock  : \UART_RPI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 522121p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -8820
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     532847

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10726
-------------------------------------   ----- 
End-of-path arrival time (ps)           10726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q             macrocell45     1250   1250  505604  RISE       1
\UART_RPI:BUART:sRX:RxShifter:u0\/reset  datapathcell6   9476  10726  522121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 523659p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -6190
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         535477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11817
-------------------------------------   ----- 
End-of-path arrival time (ps)           11817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_1\/q                      macrocell68     1250   1250  523659  RISE       1
\UART_Debug:BUART:counter_load_not\/main_0           macrocell19     4297   5547  523659  RISE       1
\UART_Debug:BUART:counter_load_not\/q                macrocell19     3350   8897  523659  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2920  11817  523659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell8       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_RPI:BUART:rx_bitclk_enable\/main_4
Capture Clock  : \UART_RPI:BUART:rx_bitclk_enable\/clock_0
Path slack     : 523806p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14350
-------------------------------------   ----- 
End-of-path arrival time (ps)           14350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_count7_bit8_wire\/q    macrocell57   1250   1250  521384  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/main_4  macrocell58  13100  14350  523806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:txn\/main_0
Capture Clock  : \UART_RPI:BUART:txn\/clock_0
Path slack     : 524785p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13372
-------------------------------------   ----- 
End-of-path arrival time (ps)           13372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q  macrocell45   1250   1250  505604  RISE       1
\UART_RPI:BUART:txn\/main_0   macrocell46  12122  13372  524785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:txn\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:tx_state_1\/main_0
Capture Clock  : \UART_RPI:BUART:tx_state_1\/clock_0
Path slack     : 524850p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13307
-------------------------------------   ----- 
End-of-path arrival time (ps)           13307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q        macrocell45   1250   1250  505604  RISE       1
\UART_RPI:BUART:tx_state_1\/main_0  macrocell47  12057  13307  524850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_1\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:rx_address_detected\/main_0
Capture Clock  : \UART_RPI:BUART:rx_address_detected\/clock_0
Path slack     : 524850p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13307
-------------------------------------   ----- 
End-of-path arrival time (ps)           13307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q                 macrocell45   1250   1250  505604  RISE       1
\UART_RPI:BUART:rx_address_detected\/main_0  macrocell64  12057  13307  524850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_address_detected\/clock_0               macrocell64         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:tx_state_2\/main_0
Capture Clock  : \UART_RPI:BUART:tx_state_2\/clock_0
Path slack     : 524863p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13294
-------------------------------------   ----- 
End-of-path arrival time (ps)           13294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q        macrocell45   1250   1250  505604  RISE       1
\UART_RPI:BUART:tx_state_2\/main_0  macrocell49  12044  13294  524863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_2\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:rx_state_1\/main_0
Capture Clock  : \UART_RPI:BUART:rx_state_1\/clock_0
Path slack     : 524863p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13294
-------------------------------------   ----- 
End-of-path arrival time (ps)           13294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q        macrocell45   1250   1250  505604  RISE       1
\UART_RPI:BUART:rx_state_1\/main_0  macrocell52  12044  13294  524863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_1\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:rx_last\/main_1
Capture Clock  : \UART_RPI:BUART:rx_last\/clock_0
Path slack     : 524863p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13294
-------------------------------------   ----- 
End-of-path arrival time (ps)           13294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q     macrocell45   1250   1250  505604  RISE       1
\UART_RPI:BUART:rx_last\/main_1  macrocell65  12044  13294  524863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_last\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : \UART_RPI:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_RPI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 525256p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3470
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12941
-------------------------------------   ----- 
End-of-path arrival time (ps)           12941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell61         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
MODIN7_0/q                                  macrocell61     1250   1250  525256  RISE       1
\UART_RPI:BUART:rx_postpoll\/main_2         macrocell15     3919   5169  525256  RISE       1
\UART_RPI:BUART:rx_postpoll\/q              macrocell15     3350   8519  525256  RISE       1
\UART_RPI:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   4422  12941  525256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:tx_state_0\/main_0
Capture Clock  : \UART_RPI:BUART:tx_state_0\/clock_0
Path slack     : 525872p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12285
-------------------------------------   ----- 
End-of-path arrival time (ps)           12285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q        macrocell45   1250   1250  505604  RISE       1
\UART_RPI:BUART:tx_state_0\/main_0  macrocell48  11035  12285  525872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:rx_state_3\/main_0
Capture Clock  : \UART_RPI:BUART:rx_state_3\/clock_0
Path slack     : 526836p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11321
-------------------------------------   ----- 
End-of-path arrival time (ps)           11321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q        macrocell45   1250   1250  505604  RISE       1
\UART_RPI:BUART:rx_state_3\/main_0  macrocell55  10071  11321  526836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:rx_state_2\/main_1
Capture Clock  : \UART_RPI:BUART:rx_state_2\/clock_0
Path slack     : 526836p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11321
-------------------------------------   ----- 
End-of-path arrival time (ps)           11321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q        macrocell45   1250   1250  505604  RISE       1
\UART_RPI:BUART:rx_state_2\/main_1  macrocell56  10071  11321  526836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_1\/q
Path End       : \UART_RPI:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RPI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 526940p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -6010
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8717
-------------------------------------   ---- 
End-of-path arrival time (ps)           8717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_1\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_1\/q                macrocell52     1250   1250  518077  RISE       1
\UART_RPI:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   7467   8717  526940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:rx_state_0\/main_1
Capture Clock  : \UART_RPI:BUART:rx_state_0\/clock_0
Path slack     : 527773p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10383
-------------------------------------   ----- 
End-of-path arrival time (ps)           10383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q        macrocell45   1250   1250  505604  RISE       1
\UART_RPI:BUART:rx_state_0\/main_1  macrocell53   9133  10383  527773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_RPI:BUART:rx_load_fifo\/clock_0
Path slack     : 527773p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10383
-------------------------------------   ----- 
End-of-path arrival time (ps)           10383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q          macrocell45   1250   1250  505604  RISE       1
\UART_RPI:BUART:rx_load_fifo\/main_0  macrocell54   9133  10383  527773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_load_fifo\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPI:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RPI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 527851p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -6010
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7805
-------------------------------------   ---- 
End-of-path arrival time (ps)           7805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/clock_0                  macrocell58         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_bitclk_enable\/q          macrocell58     1250   1250  527851  RISE       1
\UART_RPI:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   6555   7805  527851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_1\/q
Path End       : \UART_RPI:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RPI:BUART:sTX:TxShifter:u0\/clock
Path slack     : 527934p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -6010
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7723
-------------------------------------   ---- 
End-of-path arrival time (ps)           7723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_1\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_1\/q                macrocell47     1250   1250  524493  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   6473   7723  527934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_count7_bit8_wire\/q
Path End       : MODIN7_1/main_5
Capture Clock  : MODIN7_1/clock_0
Path slack     : 528256p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9900
-------------------------------------   ---- 
End-of-path arrival time (ps)           9900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_count7_bit8_wire\/q  macrocell57   1250   1250  521384  RISE       1
MODIN7_1/main_5                         macrocell60   8650   9900  528256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_count7_bit8_wire\/q
Path End       : MODIN7_0/main_6
Capture Clock  : MODIN7_0/clock_0
Path slack     : 528256p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9900
-------------------------------------   ---- 
End-of-path arrival time (ps)           9900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_count7_bit8_wire\/q  macrocell57   1250   1250  521384  RISE       1
MODIN7_0/main_6                         macrocell61   8650   9900  528256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:rx_count7_bit8_wire\/main_0
Capture Clock  : \UART_RPI:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 528329p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9827
-------------------------------------   ---- 
End-of-path arrival time (ps)           9827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q                 macrocell45   1250   1250  505604  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/main_0  macrocell57   8577   9827  528329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell57         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:rx_status_3\/main_1
Capture Clock  : \UART_RPI:BUART:rx_status_3\/clock_0
Path slack     : 528329p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9827
-------------------------------------   ---- 
End-of-path arrival time (ps)           9827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q         macrocell45   1250   1250  505604  RISE       1
\UART_RPI:BUART:rx_status_3\/main_1  macrocell63   8577   9827  528329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_status_3\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:sTX:TxSts\/reset
Capture Clock  : \UART_RPI:BUART:sTX:TxSts\/clock
Path slack     : 528331p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Recovery time                                                         0
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     541667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13335
-------------------------------------   ----- 
End-of-path arrival time (ps)           13335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q      macrocell45    1250   1250  505604  RISE       1
\UART_RPI:BUART:sTX:TxSts\/reset  statusicell3  12085  13335  528331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:TxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_1\/q
Path End       : \UART_RPI:BUART:rx_state_0\/main_2
Capture Clock  : \UART_RPI:BUART:rx_state_0\/clock_0
Path slack     : 528506p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9650
-------------------------------------   ---- 
End-of-path arrival time (ps)           9650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_1\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_1\/q       macrocell52   1250   1250  518077  RISE       1
\UART_RPI:BUART:rx_state_0\/main_2  macrocell53   8400   9650  528506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_1\/q
Path End       : \UART_RPI:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_RPI:BUART:rx_load_fifo\/clock_0
Path slack     : 528506p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9650
-------------------------------------   ---- 
End-of-path arrival time (ps)           9650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_1\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_1\/q         macrocell52   1250   1250  518077  RISE       1
\UART_RPI:BUART:rx_load_fifo\/main_1  macrocell54   8400   9650  528506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_load_fifo\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Debug:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Debug:BUART:sTX:TxSts\/clock
Path slack     : 528610p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                             -500
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         541167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12556
-------------------------------------   ----- 
End-of-path arrival time (ps)           12556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  528610  RISE       1
\UART_Debug:BUART:tx_status_0\/main_3                 macrocell20     3357   6937  528610  RISE       1
\UART_Debug:BUART:tx_status_0\/q                      macrocell20     3350  10287  528610  RISE       1
\UART_Debug:BUART:sTX:TxSts\/status_0                 statusicell5    2269  12556  528610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxSts\/clock                         statusicell5        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 528627p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -6010
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7029
-------------------------------------   ---- 
End-of-path arrival time (ps)           7029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  526104  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   6839   7029  528627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_1\/q
Path End       : \UART_RPI:BUART:rx_count7_bit8_wire\/main_1
Capture Clock  : \UART_RPI:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 528851p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9305
-------------------------------------   ---- 
End-of-path arrival time (ps)           9305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_1\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_1\/q                macrocell52   1250   1250  518077  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/main_1  macrocell57   8055   9305  528851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell57         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_1\/q
Path End       : \UART_RPI:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_RPI:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 528851p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9305
-------------------------------------   ---- 
End-of-path arrival time (ps)           9305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_1\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_1\/q               macrocell52   1250   1250  518077  RISE       1
\UART_RPI:BUART:rx_state_stop1_reg\/main_0  macrocell59   8055   9305  528851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_stop1_reg\/clock_0                macrocell59         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_1\/q
Path End       : \UART_RPI:BUART:rx_status_3\/main_2
Capture Clock  : \UART_RPI:BUART:rx_status_3\/clock_0
Path slack     : 528851p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9305
-------------------------------------   ---- 
End-of-path arrival time (ps)           9305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_1\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_1\/q        macrocell52   1250   1250  518077  RISE       1
\UART_RPI:BUART:rx_status_3\/main_2  macrocell63   8055   9305  528851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_status_3\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : \UART_RPI:BUART:rx_state_0\/main_9
Capture Clock  : \UART_RPI:BUART:rx_state_0\/clock_0
Path slack     : 529312p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8845
-------------------------------------   ---- 
End-of-path arrival time (ps)           8845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
MODIN7_0/q                          macrocell61   1250   1250  525256  RISE       1
\UART_RPI:BUART:rx_state_0\/main_9  macrocell53   7595   8845  529312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_1\/q
Path End       : \UART_RPI:BUART:rx_state_3\/main_1
Capture Clock  : \UART_RPI:BUART:rx_state_3\/clock_0
Path slack     : 529424p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8733
-------------------------------------   ---- 
End-of-path arrival time (ps)           8733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_1\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_1\/q       macrocell52   1250   1250  518077  RISE       1
\UART_RPI:BUART:rx_state_3\/main_1  macrocell55   7483   8733  529424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_1\/q
Path End       : \UART_RPI:BUART:rx_state_2\/main_2
Capture Clock  : \UART_RPI:BUART:rx_state_2\/clock_0
Path slack     : 529424p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8733
-------------------------------------   ---- 
End-of-path arrival time (ps)           8733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_1\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_1\/q       macrocell52   1250   1250  518077  RISE       1
\UART_RPI:BUART:rx_state_2\/main_2  macrocell56   7483   8733  529424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_0\/q
Path End       : \UART_RPI:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RPI:BUART:sTX:TxShifter:u0\/clock
Path slack     : 529759p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -6010
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5898
-------------------------------------   ---- 
End-of-path arrival time (ps)           5898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_0\/q                macrocell48     1250   1250  523575  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   4648   5898  529759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_1\/q
Path End       : \UART_RPI:BUART:txn\/main_2
Capture Clock  : \UART_RPI:BUART:txn\/clock_0
Path slack     : 529870p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8287
-------------------------------------   ---- 
End-of-path arrival time (ps)           8287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_1\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_1\/q  macrocell47   1250   1250  524493  RISE       1
\UART_RPI:BUART:txn\/main_2    macrocell46   7037   8287  529870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:txn\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_1\/q
Path End       : \UART_RPI:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_RPI:BUART:tx_bitclk\/clock_0
Path slack     : 529870p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8287
-------------------------------------   ---- 
End-of-path arrival time (ps)           8287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_1\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_1\/q      macrocell47   1250   1250  524493  RISE       1
\UART_RPI:BUART:tx_bitclk\/main_0  macrocell50   7037   8287  529870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_bitclk\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : \UART_RPI:BUART:rx_status_3\/main_8
Capture Clock  : \UART_RPI:BUART:rx_status_3\/clock_0
Path slack     : 529877p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8279
-------------------------------------   ---- 
End-of-path arrival time (ps)           8279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
MODIN7_0/q                           macrocell61   1250   1250  525256  RISE       1
\UART_RPI:BUART:rx_status_3\/main_8  macrocell63   7029   8279  529877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_status_3\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPI:BUART:rx_state_0\/main_4
Capture Clock  : \UART_RPI:BUART:rx_state_0\/clock_0
Path slack     : 530028p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8129
-------------------------------------   ---- 
End-of-path arrival time (ps)           8129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/clock_0                  macrocell58         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_bitclk_enable\/q  macrocell58   1250   1250  527851  RISE       1
\UART_RPI:BUART:rx_state_0\/main_4   macrocell53   6879   8129  530028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPI:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_RPI:BUART:rx_load_fifo\/clock_0
Path slack     : 530028p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8129
-------------------------------------   ---- 
End-of-path arrival time (ps)           8129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/clock_0                  macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_bitclk_enable\/q   macrocell58   1250   1250  527851  RISE       1
\UART_RPI:BUART:rx_load_fifo\/main_3  macrocell54   6879   8129  530028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_load_fifo\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPI:BUART:rx_status_3\/main_4
Capture Clock  : \UART_RPI:BUART:rx_status_3\/clock_0
Path slack     : 530032p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8124
-------------------------------------   ---- 
End-of-path arrival time (ps)           8124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/clock_0                  macrocell58         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_bitclk_enable\/q  macrocell58   1250   1250  527851  RISE       1
\UART_RPI:BUART:rx_status_3\/main_4  macrocell63   6874   8124  530032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_status_3\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_0\/q
Path End       : \UART_RPI:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RPI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 530371p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -6010
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_0\/q                macrocell53     1250   1250  523000  RISE       1
\UART_RPI:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   4036   5286  530371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPI:BUART:rx_state_3\/main_3
Capture Clock  : \UART_RPI:BUART:rx_state_3\/clock_0
Path slack     : 530380p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7777
-------------------------------------   ---- 
End-of-path arrival time (ps)           7777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/clock_0                  macrocell58         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_bitclk_enable\/q  macrocell58   1250   1250  527851  RISE       1
\UART_RPI:BUART:rx_state_3\/main_3   macrocell55   6527   7777  530380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPI:BUART:rx_state_2\/main_4
Capture Clock  : \UART_RPI:BUART:rx_state_2\/clock_0
Path slack     : 530380p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7777
-------------------------------------   ---- 
End-of-path arrival time (ps)           7777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/clock_0                  macrocell58         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_bitclk_enable\/q  macrocell58   1250   1250  527851  RISE       1
\UART_RPI:BUART:rx_state_2\/main_4   macrocell56   6527   7777  530380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Debug:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 530596p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7561
-------------------------------------   ---- 
End-of-path arrival time (ps)           7561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  526104  RISE       1
\UART_Debug:BUART:tx_state_1\/main_2               macrocell68     7371   7561  530596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Debug:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 530596p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7561
-------------------------------------   ---- 
End-of-path arrival time (ps)           7561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  526104  RISE       1
\UART_Debug:BUART:tx_state_2\/main_2               macrocell70     7371   7561  530596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Debug:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_Debug:BUART:tx_bitclk\/clock_0
Path slack     : 530596p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7561
-------------------------------------   ---- 
End-of-path arrival time (ps)           7561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  526104  RISE       1
\UART_Debug:BUART:tx_bitclk\/main_2                macrocell71     7371   7561  530596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell71         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_last\/q
Path End       : \UART_RPI:BUART:rx_state_2\/main_8
Capture Clock  : \UART_RPI:BUART:rx_state_2\/clock_0
Path slack     : 530657p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7500
-------------------------------------   ---- 
End-of-path arrival time (ps)           7500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_last\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_last\/q          macrocell65   1250   1250  530657  RISE       1
\UART_RPI:BUART:rx_state_2\/main_8  macrocell56   6250   7500  530657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_RPI:BUART:rx_state_3\/main_6
Capture Clock  : \UART_RPI:BUART:rx_state_3\/clock_0
Path slack     : 530754p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7403
-------------------------------------   ---- 
End-of-path arrival time (ps)           7403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_count7_bit8_wire\/q  macrocell57   1250   1250  521384  RISE       1
\UART_RPI:BUART:rx_state_3\/main_6      macrocell55   6153   7403  530754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_RPI:BUART:rx_state_2\/main_7
Capture Clock  : \UART_RPI:BUART:rx_state_2\/clock_0
Path slack     : 530754p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7403
-------------------------------------   ---- 
End-of-path arrival time (ps)           7403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_count7_bit8_wire\/q  macrocell57   1250   1250  521384  RISE       1
\UART_RPI:BUART:rx_state_2\/main_7      macrocell56   6153   7403  530754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : \UART_RPI:BUART:rx_state_0\/main_8
Capture Clock  : \UART_RPI:BUART:rx_state_0\/clock_0
Path slack     : 530824p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7332
-------------------------------------   ---- 
End-of-path arrival time (ps)           7332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
MODIN7_1/q                          macrocell60   1250   1250  525764  RISE       1
\UART_RPI:BUART:rx_state_0\/main_8  macrocell53   6082   7332  530824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : \UART_RPI:BUART:rx_status_3\/main_7
Capture Clock  : \UART_RPI:BUART:rx_status_3\/clock_0
Path slack     : 530835p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7322
-------------------------------------   ---- 
End-of-path arrival time (ps)           7322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
MODIN7_1/q                           macrocell60   1250   1250  525764  RISE       1
\UART_RPI:BUART:rx_status_3\/main_7  macrocell63   6072   7322  530835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_status_3\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RPI:BUART:rx_state_3\/main_7
Capture Clock  : \UART_RPI:BUART:rx_state_3\/clock_0
Path slack     : 530917p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7239
-------------------------------------   ---- 
End-of-path arrival time (ps)           7239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  530917  RISE       1
\UART_RPI:BUART:rx_state_3\/main_7         macrocell55   5299   7239  530917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RPI:BUART:rx_state_2\/main_9
Capture Clock  : \UART_RPI:BUART:rx_state_2\/clock_0
Path slack     : 530917p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7239
-------------------------------------   ---- 
End-of-path arrival time (ps)           7239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  530917  RISE       1
\UART_RPI:BUART:rx_state_2\/main_9         macrocell56   5299   7239  530917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RPI:BUART:rx_state_3\/main_8
Capture Clock  : \UART_RPI:BUART:rx_state_3\/clock_0
Path slack     : 530918p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7238
-------------------------------------   ---- 
End-of-path arrival time (ps)           7238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  530918  RISE       1
\UART_RPI:BUART:rx_state_3\/main_8         macrocell55   5298   7238  530918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RPI:BUART:rx_state_2\/main_10
Capture Clock  : \UART_RPI:BUART:rx_state_2\/clock_0
Path slack     : 530918p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7238
-------------------------------------   ---- 
End-of-path arrival time (ps)           7238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  530918  RISE       1
\UART_RPI:BUART:rx_state_2\/main_10        macrocell56   5298   7238  530918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Debug:BUART:txn\/main_3
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 530932p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7224
-------------------------------------   ---- 
End-of-path arrival time (ps)           7224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  530932  RISE       1
\UART_Debug:BUART:txn\/main_3                macrocell67     2854   7224  530932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:sRX:RxSts\/reset
Capture Clock  : \UART_RPI:BUART:sRX:RxSts\/clock
Path slack     : 530941p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Recovery time                                                         0
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     541667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10726
-------------------------------------   ----- 
End-of-path arrival time (ps)           10726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q      macrocell45    1250   1250  505604  RISE       1
\UART_RPI:BUART:sRX:RxSts\/reset  statusicell4   9476  10726  530941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 531017p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -6010
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_1\/q                macrocell68     1250   1250  523659  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   3390   4640  531017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Debug:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 531220p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6937
-------------------------------------   ---- 
End-of-path arrival time (ps)           6937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  528610  RISE       1
\UART_Debug:BUART:tx_state_0\/main_3                  macrocell69     3357   6937  531220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN7_1/main_3
Capture Clock  : MODIN7_1/clock_0
Path slack     : 531357p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6800
-------------------------------------   ---- 
End-of-path arrival time (ps)           6800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  526254  RISE       1
MODIN7_1/main_3                            macrocell60   4860   6800  531357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN7_0/main_3
Capture Clock  : MODIN7_0/clock_0
Path slack     : 531357p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6800
-------------------------------------   ---- 
End-of-path arrival time (ps)           6800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  526254  RISE       1
MODIN7_0/main_3                            macrocell61   4860   6800  531357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN7_1/main_4
Capture Clock  : MODIN7_1/clock_0
Path slack     : 531366p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6790
-------------------------------------   ---- 
End-of-path arrival time (ps)           6790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  526258  RISE       1
MODIN7_1/main_4                            macrocell60   4850   6790  531366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN7_0/main_4
Capture Clock  : MODIN7_0/clock_0
Path slack     : 531366p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6790
-------------------------------------   ---- 
End-of-path arrival time (ps)           6790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  526258  RISE       1
MODIN7_0/main_4                            macrocell61   4850   6790  531366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 531414p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -6010
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_0\/q                macrocell69     1250   1250  524181  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   2993   4243  531414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_RPI:BUART:rx_count7_bit8_wire\/main_6
Capture Clock  : \UART_RPI:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 531505p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6652
-------------------------------------   ---- 
End-of-path arrival time (ps)           6652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_count7_bit8_wire\/q       macrocell57   1250   1250  521384  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/main_6  macrocell57   5402   6652  531505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell57         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_0\/q
Path End       : \UART_RPI:BUART:tx_state_2\/main_2
Capture Clock  : \UART_RPI:BUART:tx_state_2\/clock_0
Path slack     : 531534p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6622
-------------------------------------   ---- 
End-of-path arrival time (ps)           6622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_0\/q       macrocell48   1250   1250  523575  RISE       1
\UART_RPI:BUART:tx_state_2\/main_2  macrocell49   5372   6622  531534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_2\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_0\/q
Path End       : \UART_RPI:BUART:txn\/main_3
Capture Clock  : \UART_RPI:BUART:txn\/clock_0
Path slack     : 531682p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6475
-------------------------------------   ---- 
End-of-path arrival time (ps)           6475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_0\/q  macrocell48   1250   1250  523575  RISE       1
\UART_RPI:BUART:txn\/main_3    macrocell46   5225   6475  531682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:txn\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_0\/q
Path End       : \UART_RPI:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_RPI:BUART:tx_bitclk\/clock_0
Path slack     : 531682p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6475
-------------------------------------   ---- 
End-of-path arrival time (ps)           6475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_0\/q      macrocell48   1250   1250  523575  RISE       1
\UART_RPI:BUART:tx_bitclk\/main_1  macrocell50   5225   6475  531682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_bitclk\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/tc
Path End       : \UART_RPI:BUART:rx_count7_bit8_wire\/main_5
Capture Clock  : \UART_RPI:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 531734p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6422
-------------------------------------   ---- 
End-of-path arrival time (ps)           6422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/tc         count7cell    2050   2050  531734  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/main_5  macrocell57   4372   6422  531734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell57         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RPI:BUART:rx_state_0\/main_10
Capture Clock  : \UART_RPI:BUART:rx_state_0\/clock_0
Path slack     : 531812p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6344
-------------------------------------   ---- 
End-of-path arrival time (ps)           6344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  530917  RISE       1
\UART_RPI:BUART:rx_state_0\/main_10        macrocell53   4404   6344  531812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RPI:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_RPI:BUART:rx_load_fifo\/clock_0
Path slack     : 531812p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6344
-------------------------------------   ---- 
End-of-path arrival time (ps)           6344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  530917  RISE       1
\UART_RPI:BUART:rx_load_fifo\/main_7       macrocell54   4404   6344  531812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_load_fifo\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RPI:BUART:rx_state_0\/main_11
Capture Clock  : \UART_RPI:BUART:rx_state_0\/clock_0
Path slack     : 531814p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  530918  RISE       1
\UART_RPI:BUART:rx_state_0\/main_11        macrocell53   4402   6342  531814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RPI:BUART:rx_load_fifo\/main_8
Capture Clock  : \UART_RPI:BUART:rx_load_fifo\/clock_0
Path slack     : 531814p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  530918  RISE       1
\UART_RPI:BUART:rx_load_fifo\/main_8       macrocell54   4402   6342  531814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_load_fifo\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_2\/q
Path End       : \UART_RPI:BUART:rx_state_0\/main_6
Capture Clock  : \UART_RPI:BUART:rx_state_0\/clock_0
Path slack     : 532041p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6116
-------------------------------------   ---- 
End-of-path arrival time (ps)           6116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_2\/q       macrocell56   1250   1250  522227  RISE       1
\UART_RPI:BUART:rx_state_0\/main_6  macrocell53   4866   6116  532041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_2\/q
Path End       : \UART_RPI:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_RPI:BUART:rx_load_fifo\/clock_0
Path slack     : 532041p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6116
-------------------------------------   ---- 
End-of-path arrival time (ps)           6116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_2\/q         macrocell56   1250   1250  522227  RISE       1
\UART_RPI:BUART:rx_load_fifo\/main_5  macrocell54   4866   6116  532041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_load_fifo\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_2\/q
Path End       : \UART_RPI:BUART:txn\/main_5
Capture Clock  : \UART_RPI:BUART:txn\/clock_0
Path slack     : 532264p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_2\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_2\/q  macrocell49   1250   1250  525187  RISE       1
\UART_RPI:BUART:txn\/main_5    macrocell46   4643   5893  532264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:txn\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_2\/q
Path End       : \UART_RPI:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_RPI:BUART:tx_bitclk\/clock_0
Path slack     : 532264p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_2\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_2\/q      macrocell49   1250   1250  525187  RISE       1
\UART_RPI:BUART:tx_bitclk\/main_3  macrocell50   4643   5893  532264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_bitclk\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:tx_mark\/main_0
Capture Clock  : \UART_RPI:BUART:tx_mark\/clock_0
Path slack     : 532276p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q     macrocell45   1250   1250  505604  RISE       1
\UART_RPI:BUART:tx_mark\/main_0  macrocell51   4631   5881  532276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_mark\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Debug:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 532436p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5720
-------------------------------------   ---- 
End-of-path arrival time (ps)           5720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  526104  RISE       1
\UART_Debug:BUART:tx_state_0\/main_2               macrocell69     5530   5720  532436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_0\/q
Path End       : \UART_RPI:BUART:tx_state_1\/main_2
Capture Clock  : \UART_RPI:BUART:tx_state_1\/clock_0
Path slack     : 532512p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_0\/q       macrocell48   1250   1250  523575  RISE       1
\UART_RPI:BUART:tx_state_1\/main_2  macrocell47   4395   5645  532512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_1\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:txn\/main_1
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 532609p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5547
-------------------------------------   ---- 
End-of-path arrival time (ps)           5547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_1\/q  macrocell68   1250   1250  523659  RISE       1
\UART_Debug:BUART:txn\/main_1    macrocell67   4297   5547  532609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_bitclk\/q
Path End       : \UART_RPI:BUART:tx_state_1\/main_6
Capture Clock  : \UART_RPI:BUART:tx_state_1\/clock_0
Path slack     : 532613p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5544
-------------------------------------   ---- 
End-of-path arrival time (ps)           5544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_bitclk\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_bitclk\/q        macrocell50   1250   1250  532613  RISE       1
\UART_RPI:BUART:tx_state_1\/main_6  macrocell47   4294   5544  532613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_1\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 532618p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_1\/q       macrocell68   1250   1250  523659  RISE       1
\UART_Debug:BUART:tx_state_1\/main_0  macrocell68   4289   5539  532618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 532618p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_1\/q       macrocell68   1250   1250  523659  RISE       1
\UART_Debug:BUART:tx_state_2\/main_0  macrocell70   4289   5539  532618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Debug:BUART:tx_bitclk\/clock_0
Path slack     : 532618p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_1\/q      macrocell68   1250   1250  523659  RISE       1
\UART_Debug:BUART:tx_bitclk\/main_0  macrocell71   4289   5539  532618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell71         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_bitclk\/q
Path End       : \UART_RPI:BUART:tx_state_2\/main_6
Capture Clock  : \UART_RPI:BUART:tx_state_2\/clock_0
Path slack     : 532629p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5527
-------------------------------------   ---- 
End-of-path arrival time (ps)           5527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_bitclk\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_bitclk\/q        macrocell50   1250   1250  532613  RISE       1
\UART_RPI:BUART:tx_state_2\/main_6  macrocell49   4277   5527  532629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_2\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_3
Path End       : MODIN7_1/main_2
Capture Clock  : MODIN7_1/clock_0
Path slack     : 532685p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5472
-------------------------------------   ---- 
End-of-path arrival time (ps)           5472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  527036  RISE       1
MODIN7_1/main_2                            macrocell60   3532   5472  532685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_3
Path End       : MODIN7_0/main_2
Capture Clock  : MODIN7_0/clock_0
Path slack     : 532685p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5472
-------------------------------------   ---- 
End-of-path arrival time (ps)           5472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  527036  RISE       1
MODIN7_0/main_2                            macrocell61   3532   5472  532685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_RPI:BUART:rx_state_0\/main_7
Capture Clock  : \UART_RPI:BUART:rx_state_0\/clock_0
Path slack     : 532750p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_count7_bit8_wire\/q  macrocell57   1250   1250  521384  RISE       1
\UART_RPI:BUART:rx_state_0\/main_7      macrocell53   4157   5407  532750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_RPI:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_RPI:BUART:rx_load_fifo\/clock_0
Path slack     : 532750p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_count7_bit8_wire\/q  macrocell57   1250   1250  521384  RISE       1
\UART_RPI:BUART:rx_load_fifo\/main_6    macrocell54   4157   5407  532750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_load_fifo\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : MODIN7_1/main_1
Capture Clock  : MODIN7_1/clock_0
Path slack     : 532764p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q  macrocell45   1250   1250  505604  RISE       1
MODIN7_1/main_1               macrocell60   4143   5393  532764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : MODIN7_0/main_1
Capture Clock  : MODIN7_0/clock_0
Path slack     : 532764p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q  macrocell45   1250   1250  505604  RISE       1
MODIN7_0/main_1               macrocell61   4143   5393  532764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_1\/q
Path End       : \UART_RPI:BUART:tx_state_0\/main_1
Capture Clock  : \UART_RPI:BUART:tx_state_0\/clock_0
Path slack     : 532785p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5372
-------------------------------------   ---- 
End-of-path arrival time (ps)           5372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_1\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_1\/q       macrocell47   1250   1250  524493  RISE       1
\UART_RPI:BUART:tx_state_0\/main_1  macrocell48   4122   5372  532785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_0
Path End       : MODIN7_0/main_5
Capture Clock  : MODIN7_0/clock_0
Path slack     : 532858p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  527204  RISE       1
MODIN7_0/main_5                            macrocell61   3359   5299  532858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_0\/q
Path End       : \UART_RPI:BUART:rx_state_3\/main_2
Capture Clock  : \UART_RPI:BUART:rx_state_3\/clock_0
Path slack     : 532888p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5268
-------------------------------------   ---- 
End-of-path arrival time (ps)           5268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_0\/q       macrocell53   1250   1250  523000  RISE       1
\UART_RPI:BUART:rx_state_3\/main_2  macrocell55   4018   5268  532888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_0\/q
Path End       : \UART_RPI:BUART:rx_state_2\/main_3
Capture Clock  : \UART_RPI:BUART:rx_state_2\/clock_0
Path slack     : 532888p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5268
-------------------------------------   ---- 
End-of-path arrival time (ps)           5268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_0\/q       macrocell53   1250   1250  523000  RISE       1
\UART_RPI:BUART:rx_state_2\/main_3  macrocell56   4018   5268  532888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_2\/q
Path End       : \UART_RPI:BUART:rx_count7_bit8_wire\/main_4
Capture Clock  : \UART_RPI:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 533002p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_2\/q                macrocell56   1250   1250  522227  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/main_4  macrocell57   3905   5155  533002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell57         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_2\/q
Path End       : \UART_RPI:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_RPI:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 533002p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_2\/q               macrocell56   1250   1250  522227  RISE       1
\UART_RPI:BUART:rx_state_stop1_reg\/main_3  macrocell59   3905   5155  533002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_stop1_reg\/clock_0                macrocell59         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_2\/q
Path End       : \UART_RPI:BUART:rx_status_3\/main_6
Capture Clock  : \UART_RPI:BUART:rx_status_3\/clock_0
Path slack     : 533002p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_2\/q        macrocell56   1250   1250  522227  RISE       1
\UART_RPI:BUART:rx_status_3\/main_6  macrocell63   3905   5155  533002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_status_3\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:txn\/q
Path End       : \UART_Debug:BUART:txn\/main_0
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 533091p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5066
-------------------------------------   ---- 
End-of-path arrival time (ps)           5066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:txn\/q       macrocell67   1250   1250  533091  RISE       1
\UART_Debug:BUART:txn\/main_0  macrocell67   3816   5066  533091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:txn\/q
Path End       : \UART_RPI:BUART:txn\/main_1
Capture Clock  : \UART_RPI:BUART:txn\/clock_0
Path slack     : 533117p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:txn\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:txn\/q       macrocell46   1250   1250  533117  RISE       1
\UART_RPI:BUART:txn\/main_1  macrocell46   3790   5040  533117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:txn\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:txn\/main_2
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 533131p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_0\/q  macrocell69   1250   1250  524181  RISE       1
\UART_Debug:BUART:txn\/main_2    macrocell67   3775   5025  533131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 533139p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_1\/q       macrocell68   1250   1250  523659  RISE       1
\UART_Debug:BUART:tx_state_0\/main_0  macrocell69   3767   5017  533139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_1\/q
Path End       : \UART_RPI:BUART:rx_state_1\/main_1
Capture Clock  : \UART_RPI:BUART:rx_state_1\/clock_0
Path slack     : 533143p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5014
-------------------------------------   ---- 
End-of-path arrival time (ps)           5014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_1\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_1\/q       macrocell52   1250   1250  518077  RISE       1
\UART_RPI:BUART:rx_state_1\/main_1  macrocell52   3764   5014  533143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_1\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_2\/q
Path End       : \UART_RPI:BUART:tx_state_0\/main_5
Capture Clock  : \UART_RPI:BUART:tx_state_0\/clock_0
Path slack     : 533190p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_2\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_2\/q       macrocell49   1250   1250  525187  RISE       1
\UART_RPI:BUART:tx_state_0\/main_5  macrocell48   3716   4966  533190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_load_fifo\/q
Path End       : \UART_RPI:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_RPI:BUART:sRX:RxShifter:u0\/clock
Path slack     : 533195p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3130
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5342
-------------------------------------   ---- 
End-of-path arrival time (ps)           5342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_load_fifo\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_load_fifo\/q            macrocell54     1250   1250  523779  RISE       1
\UART_RPI:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   4092   5342  533195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:txn\/main_4
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 533302p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_2\/q  macrocell70   1250   1250  524353  RISE       1
\UART_Debug:BUART:txn\/main_4    macrocell67   3604   4854  533302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_0/q
Path End       : MODIN7_0/main_7
Capture Clock  : MODIN7_0/clock_0
Path slack     : 533398p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell61         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN7_0/q       macrocell61   1250   1250  525256  RISE       1
MODIN7_0/main_7  macrocell61   3508   4758  533398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_0/clock_0                                           macrocell61         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_1\/q
Path End       : \UART_RPI:BUART:tx_state_1\/main_1
Capture Clock  : \UART_RPI:BUART:tx_state_1\/clock_0
Path slack     : 533430p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_1\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_1\/q       macrocell47   1250   1250  524493  RISE       1
\UART_RPI:BUART:tx_state_1\/main_1  macrocell47   3476   4726  533430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_1\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_bitclk\/q
Path End       : \UART_Debug:BUART:txn\/main_6
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 533432p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell71         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_bitclk\/q  macrocell71   1250   1250  533432  RISE       1
\UART_Debug:BUART:txn\/main_6   macrocell67   3475   4725  533432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN7_1/q
Path End       : MODIN7_1/main_6
Capture Clock  : MODIN7_1/clock_0
Path slack     : 533499p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell60         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN7_1/q       macrocell60   1250   1250  525764  RISE       1
MODIN7_1/main_6  macrocell60   3407   4657  533499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN7_1/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_3\/q
Path End       : \UART_RPI:BUART:rx_count7_bit8_wire\/main_3
Capture Clock  : \UART_RPI:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 533510p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_3\/q                macrocell55   1250   1250  522735  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/main_3  macrocell57   3397   4647  533510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell57         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_3\/q
Path End       : \UART_RPI:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_RPI:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 533510p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_3\/q               macrocell55   1250   1250  522735  RISE       1
\UART_RPI:BUART:rx_state_stop1_reg\/main_2  macrocell59   3397   4647  533510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_stop1_reg\/clock_0                macrocell59         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_3\/q
Path End       : \UART_RPI:BUART:rx_status_3\/main_5
Capture Clock  : \UART_RPI:BUART:rx_status_3\/clock_0
Path slack     : 533510p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_3\/q        macrocell55   1250   1250  522735  RISE       1
\UART_RPI:BUART:rx_status_3\/main_5  macrocell63   3397   4647  533510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_status_3\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_3\/q
Path End       : \UART_RPI:BUART:rx_state_0\/main_5
Capture Clock  : \UART_RPI:BUART:rx_state_0\/clock_0
Path slack     : 533523p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_3\/q       macrocell55   1250   1250  522735  RISE       1
\UART_RPI:BUART:rx_state_0\/main_5  macrocell53   3383   4633  533523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_3\/q
Path End       : \UART_RPI:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_RPI:BUART:rx_load_fifo\/clock_0
Path slack     : 533523p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_3\/q         macrocell55   1250   1250  522735  RISE       1
\UART_RPI:BUART:rx_load_fifo\/main_4  macrocell54   3383   4633  533523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_load_fifo\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RPI:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_RPI:BUART:rx_bitclk_enable\/clock_0
Path slack     : 533577p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  527036  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/main_0   macrocell58   2640   4580  533577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_RPI:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_RPI:BUART:rx_bitclk_enable\/clock_0
Path slack     : 533577p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4579
-------------------------------------   ---- 
End-of-path arrival time (ps)           4579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  526254  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/main_1   macrocell58   2639   4579  533577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_RPI:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_RPI:BUART:rx_bitclk_enable\/clock_0
Path slack     : 533590p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  526258  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/main_2   macrocell58   2627   4567  533590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_bitclk\/q
Path End       : \UART_RPI:BUART:tx_state_0\/main_6
Capture Clock  : \UART_RPI:BUART:tx_state_0\/clock_0
Path slack     : 533699p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_bitclk\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_bitclk\/q        macrocell50   1250   1250  532613  RISE       1
\UART_RPI:BUART:tx_state_0\/main_6  macrocell48   3208   4458  533699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_1\/q
Path End       : \UART_RPI:BUART:tx_state_2\/main_1
Capture Clock  : \UART_RPI:BUART:tx_state_2\/clock_0
Path slack     : 533711p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_1\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_1\/q       macrocell47   1250   1250  524493  RISE       1
\UART_RPI:BUART:tx_state_2\/main_1  macrocell49   3196   4446  533711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_2\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_0\/q
Path End       : \UART_RPI:BUART:rx_count7_bit8_wire\/main_2
Capture Clock  : \UART_RPI:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 533774p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_0\/q                macrocell53   1250   1250  523000  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/main_2  macrocell57   3132   4382  533774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_count7_bit8_wire\/clock_0               macrocell57         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_0\/q
Path End       : \UART_RPI:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_RPI:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 533774p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_0\/q               macrocell53   1250   1250  523000  RISE       1
\UART_RPI:BUART:rx_state_stop1_reg\/main_1  macrocell59   3132   4382  533774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_stop1_reg\/clock_0                macrocell59         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_0\/q
Path End       : \UART_RPI:BUART:rx_status_3\/main_3
Capture Clock  : \UART_RPI:BUART:rx_status_3\/clock_0
Path slack     : 533774p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_0\/q        macrocell53   1250   1250  523000  RISE       1
\UART_RPI:BUART:rx_status_3\/main_3  macrocell63   3132   4382  533774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_status_3\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_0\/q
Path End       : \UART_RPI:BUART:rx_state_0\/main_3
Capture Clock  : \UART_RPI:BUART:rx_state_0\/clock_0
Path slack     : 533780p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4377
-------------------------------------   ---- 
End-of-path arrival time (ps)           4377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_0\/q       macrocell53   1250   1250  523000  RISE       1
\UART_RPI:BUART:rx_state_0\/main_3  macrocell53   3127   4377  533780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_0\/q
Path End       : \UART_RPI:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_RPI:BUART:rx_load_fifo\/clock_0
Path slack     : 533780p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4377
-------------------------------------   ---- 
End-of-path arrival time (ps)           4377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_0\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_0\/q         macrocell53   1250   1250  523000  RISE       1
\UART_RPI:BUART:rx_load_fifo\/main_2  macrocell54   3127   4377  533780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_load_fifo\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_RPI:BUART:rx_bitclk_enable\/main_3
Capture Clock  : \UART_RPI:BUART:rx_bitclk_enable\/clock_0
Path slack     : 533911p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  527204  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/main_3   macrocell58   2305   4245  533911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_bitclk_enable\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 533920p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_0\/q       macrocell69   1250   1250  524181  RISE       1
\UART_Debug:BUART:tx_state_1\/main_1  macrocell68   2987   4237  533920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 533920p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_0\/q       macrocell69   1250   1250  524181  RISE       1
\UART_Debug:BUART:tx_state_2\/main_1  macrocell70   2987   4237  533920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_Debug:BUART:tx_bitclk\/clock_0
Path slack     : 533920p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_0\/q      macrocell69   1250   1250  524181  RISE       1
\UART_Debug:BUART:tx_bitclk\/main_1  macrocell71   2987   4237  533920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell71         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_0\/q
Path End       : \UART_RPI:BUART:tx_state_0\/main_2
Capture Clock  : \UART_RPI:BUART:tx_state_0\/clock_0
Path slack     : 533958p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_0\/q       macrocell48   1250   1250  523575  RISE       1
\UART_RPI:BUART:tx_state_0\/main_2  macrocell48   2949   4199  533958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 534047p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4110
-------------------------------------   ---- 
End-of-path arrival time (ps)           4110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_0\/q       macrocell69   1250   1250  524181  RISE       1
\UART_Debug:BUART:tx_state_0\/main_1  macrocell69   2860   4110  534047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_2\/q
Path End       : \UART_RPI:BUART:tx_state_2\/main_4
Capture Clock  : \UART_RPI:BUART:tx_state_2\/clock_0
Path slack     : 534117p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_2\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_2\/q       macrocell49   1250   1250  525187  RISE       1
\UART_RPI:BUART:tx_state_2\/main_4  macrocell49   2790   4040  534117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_2\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_state_2\/q
Path End       : \UART_RPI:BUART:tx_state_1\/main_4
Capture Clock  : \UART_RPI:BUART:tx_state_1\/clock_0
Path slack     : 534124p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_2\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_state_2\/q       macrocell49   1250   1250  525187  RISE       1
\UART_RPI:BUART:tx_state_1\/main_4  macrocell47   2782   4032  534124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_state_1\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Debug:BUART:tx_state_1\/main_4
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 534146p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4011
-------------------------------------   ---- 
End-of-path arrival time (ps)           4011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  534146  RISE       1
\UART_Debug:BUART:tx_state_1\/main_4               macrocell68     3821   4011  534146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Debug:BUART:tx_state_2\/main_4
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 534146p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4011
-------------------------------------   ---- 
End-of-path arrival time (ps)           4011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  534146  RISE       1
\UART_Debug:BUART:tx_state_2\/main_4               macrocell70     3821   4011  534146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 534219p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_2\/q       macrocell70   1250   1250  524353  RISE       1
\UART_Debug:BUART:tx_state_0\/main_4  macrocell69   2688   3938  534219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 534229p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           3928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_2\/q       macrocell70   1250   1250  524353  RISE       1
\UART_Debug:BUART:tx_state_1\/main_3  macrocell68   2678   3928  534229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 534229p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           3928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_2\/q       macrocell70   1250   1250  524353  RISE       1
\UART_Debug:BUART:tx_state_2\/main_3  macrocell70   2678   3928  534229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_Debug:BUART:tx_bitclk\/clock_0
Path slack     : 534229p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           3928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_state_2\/q      macrocell70   1250   1250  524353  RISE       1
\UART_Debug:BUART:tx_bitclk\/main_3  macrocell71   2678   3928  534229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell71         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_bitclk\/q
Path End       : \UART_Debug:BUART:tx_state_0\/main_5
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 534346p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_bitclk\/q        macrocell71   1250   1250  533432  RISE       1
\UART_Debug:BUART:tx_state_0\/main_5  macrocell69   2560   3810  534346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_bitclk\/q
Path End       : \UART_Debug:BUART:tx_state_1\/main_5
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 534347p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_bitclk\/q        macrocell71   1250   1250  533432  RISE       1
\UART_Debug:BUART:tx_state_1\/main_5  macrocell68   2560   3810  534347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_bitclk\/q
Path End       : \UART_Debug:BUART:tx_state_2\/main_5
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 534347p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_Debug:BUART:tx_bitclk\/q        macrocell71   1250   1250  533432  RISE       1
\UART_Debug:BUART:tx_state_2\/main_5  macrocell70   2560   3810  534347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_status_3\/q
Path End       : \UART_RPI:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_RPI:BUART:sRX:RxSts\/clock
Path slack     : 534477p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     541167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_status_3\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_status_3\/q       macrocell63    1250   1250  534477  RISE       1
\UART_RPI:BUART:sRX:RxSts\/status_3  statusicell4   5440   6690  534477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_bitclk\/q
Path End       : \UART_RPI:BUART:txn\/main_7
Capture Clock  : \UART_RPI:BUART:txn\/clock_0
Path slack     : 534599p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_bitclk\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_bitclk\/q  macrocell50   1250   1250  532613  RISE       1
\UART_RPI:BUART:txn\/main_7   macrocell46   2308   3558  534599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:txn\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_address_detected\/q
Path End       : \UART_RPI:BUART:rx_address_detected\/main_1
Capture Clock  : \UART_RPI:BUART:rx_address_detected\/clock_0
Path slack     : 534604p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_address_detected\/clock_0               macrocell64         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_address_detected\/q       macrocell64   1250   1250  534604  RISE       1
\UART_RPI:BUART:rx_address_detected\/main_1  macrocell64   2303   3553  534604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_address_detected\/clock_0               macrocell64         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_3\/q
Path End       : \UART_RPI:BUART:rx_state_3\/main_4
Capture Clock  : \UART_RPI:BUART:rx_state_3\/clock_0
Path slack     : 534607p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_3\/q       macrocell55   1250   1250  522735  RISE       1
\UART_RPI:BUART:rx_state_3\/main_4  macrocell55   2300   3550  534607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_3\/q
Path End       : \UART_RPI:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RPI:BUART:rx_state_2\/clock_0
Path slack     : 534607p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_3\/q       macrocell55   1250   1250  522735  RISE       1
\UART_RPI:BUART:rx_state_2\/main_5  macrocell56   2300   3550  534607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:tx_mark\/q
Path End       : \UART_RPI:BUART:tx_mark\/main_1
Capture Clock  : \UART_RPI:BUART:tx_mark\/clock_0
Path slack     : 534607p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_mark\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:tx_mark\/q       macrocell51   1250   1250  534607  RISE       1
\UART_RPI:BUART:tx_mark\/main_1  macrocell51   2300   3550  534607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:tx_mark\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_2\/q
Path End       : \UART_RPI:BUART:rx_state_3\/main_5
Capture Clock  : \UART_RPI:BUART:rx_state_3\/clock_0
Path slack     : 534610p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_2\/q       macrocell56   1250   1250  522227  RISE       1
\UART_RPI:BUART:rx_state_3\/main_5  macrocell55   2297   3547  534610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_3\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:rx_state_2\/q
Path End       : \UART_RPI:BUART:rx_state_2\/main_6
Capture Clock  : \UART_RPI:BUART:rx_state_2\/clock_0
Path slack     : 534610p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:rx_state_2\/q       macrocell56   1250   1250  522227  RISE       1
\UART_RPI:BUART:rx_state_2\/main_6  macrocell56   2297   3547  534610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:rx_state_2\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Debug:BUART:txn\/main_5
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 535039p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   541667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3118
-------------------------------------   ---- 
End-of-path arrival time (ps)           3118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  534146  RISE       1
\UART_Debug:BUART:txn\/main_5                      macrocell67     2928   3118  535039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPI:BUART:reset_reg\/q
Path End       : \UART_RPI:BUART:sRX:RxBitCounter\/reset
Capture Clock  : \UART_RPI:BUART:sRX:RxBitCounter\/clock
Path slack     : 538100p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_RPI_IntClock:R#1 vs. UART_RPI_IntClock:R#2)   541667
- Recovery time                                                         0
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     541667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:reset_reg\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_RPI:BUART:reset_reg\/q             macrocell45   1250   1250  505604  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/reset  count7cell    2317   3567  538100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_RPI:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 585741p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35749
-------------------------------------   ----- 
End-of-path arrival time (ps)           35749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell83  11429  35749  585741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell83         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 585741p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35749
-------------------------------------   ----- 
End-of-path arrival time (ps)           35749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell88  11429  35749  585741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell88         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 585741p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35749
-------------------------------------   ----- 
End-of-path arrival time (ps)           35749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell95  11429  35749  585741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell95         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 585741p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35749
-------------------------------------   ----- 
End-of-path arrival time (ps)           35749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell99  11429  35749  585741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell99         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 585758p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35732
-------------------------------------   ----- 
End-of-path arrival time (ps)           35732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell116  11412  35732  585758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell116        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 585758p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35732
-------------------------------------   ----- 
End-of-path arrival time (ps)           35732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell129  11412  35732  585758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell129        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 586821p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34669
-------------------------------------   ----- 
End-of-path arrival time (ps)           34669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell86  10350  34669  586821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell86         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 586821p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34669
-------------------------------------   ----- 
End-of-path arrival time (ps)           34669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell98  10350  34669  586821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell98         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 586821p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34669
-------------------------------------   ----- 
End-of-path arrival time (ps)           34669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell101  10350  34669  586821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell101        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 586821p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34669
-------------------------------------   ----- 
End-of-path arrival time (ps)           34669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell134  10350  34669  586821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell134        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 586830p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34660
-------------------------------------   ----- 
End-of-path arrival time (ps)           34660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell79  10341  34660  586830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell79         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 586830p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34660
-------------------------------------   ----- 
End-of-path arrival time (ps)           34660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell124  10341  34660  586830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell124        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 586830p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34660
-------------------------------------   ----- 
End-of-path arrival time (ps)           34660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell127  10341  34660  586830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell127        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 586830p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34660
-------------------------------------   ----- 
End-of-path arrival time (ps)           34660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell131  10341  34660  586830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell131        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 587898p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33592
-------------------------------------   ----- 
End-of-path arrival time (ps)           33592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell78   9273  33592  587898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell78         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 587898p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33592
-------------------------------------   ----- 
End-of-path arrival time (ps)           33592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell87   9273  33592  587898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell87         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 587898p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33592
-------------------------------------   ----- 
End-of-path arrival time (ps)           33592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell122   9273  33592  587898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell122        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 587898p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33592
-------------------------------------   ----- 
End-of-path arrival time (ps)           33592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell140   9273  33592  587898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell140        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 588204p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33286
-------------------------------------   ----- 
End-of-path arrival time (ps)           33286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell115   8967  33286  588204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell115        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 588206p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33284
-------------------------------------   ----- 
End-of-path arrival time (ps)           33284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell82   8964  33284  588206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell82         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 588206p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33284
-------------------------------------   ----- 
End-of-path arrival time (ps)           33284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell120   8964  33284  588206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell120        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 588206p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33284
-------------------------------------   ----- 
End-of-path arrival time (ps)           33284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell123   8964  33284  588206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell123        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 588206p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33284
-------------------------------------   ----- 
End-of-path arrival time (ps)           33284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell125   8964  33284  588206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell125        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 588219p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33271
-------------------------------------   ----- 
End-of-path arrival time (ps)           33271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell94   8951  33271  588219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell94         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 588219p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33271
-------------------------------------   ----- 
End-of-path arrival time (ps)           33271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell110   8951  33271  588219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell110        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 588219p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33271
-------------------------------------   ----- 
End-of-path arrival time (ps)           33271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell126   8951  33271  588219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell126        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 588219p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33271
-------------------------------------   ----- 
End-of-path arrival time (ps)           33271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell130   8951  33271  588219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell130        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 588346p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33144
-------------------------------------   ----- 
End-of-path arrival time (ps)           33144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell104   8824  33144  588346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell104        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 588785p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32705
-------------------------------------   ----- 
End-of-path arrival time (ps)           32705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell80   8385  32705  588785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell80         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 588785p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32705
-------------------------------------   ----- 
End-of-path arrival time (ps)           32705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell118   8385  32705  588785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell118        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 588785p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32705
-------------------------------------   ----- 
End-of-path arrival time (ps)           32705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell128   8385  32705  588785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell128        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 588785p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32705
-------------------------------------   ----- 
End-of-path arrival time (ps)           32705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell133   8385  32705  588785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell133        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 589252p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32238
-------------------------------------   ----- 
End-of-path arrival time (ps)           32238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell96   7918  32238  589252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell96         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 589252p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32238
-------------------------------------   ----- 
End-of-path arrival time (ps)           32238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell107   7918  32238  589252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell107        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 589252p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32238
-------------------------------------   ----- 
End-of-path arrival time (ps)           32238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell112   7918  32238  589252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell112        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 589252p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32238
-------------------------------------   ----- 
End-of-path arrival time (ps)           32238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell117   7918  32238  589252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell117        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 589416p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32074
-------------------------------------   ----- 
End-of-path arrival time (ps)           32074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell121   7755  32074  589416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell121        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 589416p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32074
-------------------------------------   ----- 
End-of-path arrival time (ps)           32074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell132   7755  32074  589416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell132        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 589416p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32074
-------------------------------------   ----- 
End-of-path arrival time (ps)           32074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell135   7755  32074  589416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell135        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 589429p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32061
-------------------------------------   ----- 
End-of-path arrival time (ps)           32061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell91   7742  32061  589429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell91         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 589429p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32061
-------------------------------------   ----- 
End-of-path arrival time (ps)           32061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell113   7742  32061  589429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell113        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 589429p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32061
-------------------------------------   ----- 
End-of-path arrival time (ps)           32061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell119   7742  32061  589429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell119        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 589562p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31928
-------------------------------------   ----- 
End-of-path arrival time (ps)           31928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell85   7608  31928  589562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell85         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 589562p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31928
-------------------------------------   ----- 
End-of-path arrival time (ps)           31928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell100   7608  31928  589562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell100        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 589562p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31928
-------------------------------------   ----- 
End-of-path arrival time (ps)           31928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell109   7608  31928  589562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell109        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 589702p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31788
-------------------------------------   ----- 
End-of-path arrival time (ps)           31788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell81   7469  31788  589702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell81         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 589702p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31788
-------------------------------------   ----- 
End-of-path arrival time (ps)           31788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell90   7469  31788  589702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell90         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 589702p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31788
-------------------------------------   ----- 
End-of-path arrival time (ps)           31788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell105   7469  31788  589702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell105        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 589702p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31788
-------------------------------------   ----- 
End-of-path arrival time (ps)           31788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell106   7469  31788  589702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell106        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 592367p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29123
-------------------------------------   ----- 
End-of-path arrival time (ps)           29123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell111   4804  29123  592367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell111        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 592367p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29123
-------------------------------------   ----- 
End-of-path arrival time (ps)           29123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell114   4804  29123  592367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell114        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 593267p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28223
-------------------------------------   ----- 
End-of-path arrival time (ps)           28223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell89   3903  28223  593267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell89         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 593267p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28223
-------------------------------------   ----- 
End-of-path arrival time (ps)           28223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell103   3903  28223  593267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell103        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 593267p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28223
-------------------------------------   ----- 
End-of-path arrival time (ps)           28223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell141   3903  28223  593267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell141        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 593281p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28209
-------------------------------------   ----- 
End-of-path arrival time (ps)           28209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell84   3890  28209  593281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell84         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 593281p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28209
-------------------------------------   ----- 
End-of-path arrival time (ps)           28209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell93   3890  28209  593281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell93         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 593281p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28209
-------------------------------------   ----- 
End-of-path arrival time (ps)           28209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell138   3890  28209  593281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell138        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 593281p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28209
-------------------------------------   ----- 
End-of-path arrival time (ps)           28209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell139   3890  28209  593281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell139        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 594343p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27147
-------------------------------------   ----- 
End-of-path arrival time (ps)           27147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell97   2827  27147  594343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell97         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 594343p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27147
-------------------------------------   ----- 
End-of-path arrival time (ps)           27147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell102   2827  27147  594343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell102        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 594343p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27147
-------------------------------------   ----- 
End-of-path arrival time (ps)           27147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell108   2827  27147  594343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell108        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 594343p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27147
-------------------------------------   ----- 
End-of-path arrival time (ps)           27147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell136   2827  27147  594343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell136        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 594346p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27144
-------------------------------------   ----- 
End-of-path arrival time (ps)           27144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22   6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22   3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell92   2824  27144  594346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell92         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 594346p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27144
-------------------------------------   ----- 
End-of-path arrival time (ps)           27144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q              macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    10360  11610  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  14960  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/main_8        macrocell22    6010  20970  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_is_active\/q             macrocell22    3350  24320  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell137   2824  27144  594346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell137        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 598461p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23029
-------------------------------------   ----- 
End-of-path arrival time (ps)           23029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73   1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell96  21779  23029  598461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell96         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 598461p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23029
-------------------------------------   ----- 
End-of-path arrival time (ps)           23029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell107  21779  23029  598461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell107        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 598461p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23029
-------------------------------------   ----- 
End-of-path arrival time (ps)           23029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell112  21779  23029  598461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell112        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 598461p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23029
-------------------------------------   ----- 
End-of-path arrival time (ps)           23029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell117  21779  23029  598461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell117        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 599641p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21849
-------------------------------------   ----- 
End-of-path arrival time (ps)           21849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q        macrocell76   1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell79  20599  21849  599641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell79         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 599641p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21849
-------------------------------------   ----- 
End-of-path arrival time (ps)           21849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell124  20599  21849  599641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell124        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 599641p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21849
-------------------------------------   ----- 
End-of-path arrival time (ps)           21849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell127  20599  21849  599641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell127        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 599641p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21849
-------------------------------------   ----- 
End-of-path arrival time (ps)           21849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell131  20599  21849  599641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell131        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 599799p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21691
-------------------------------------   ----- 
End-of-path arrival time (ps)           21691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q        macrocell73   1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell81  20441  21691  599799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell81         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 599799p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21691
-------------------------------------   ----- 
End-of-path arrival time (ps)           21691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73   1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell90  20441  21691  599799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell90         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 599799p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21691
-------------------------------------   ----- 
End-of-path arrival time (ps)           21691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell105  20441  21691  599799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell105        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 599799p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21691
-------------------------------------   ----- 
End-of-path arrival time (ps)           21691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell106  20441  21691  599799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell106        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 600207p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21283
-------------------------------------   ----- 
End-of-path arrival time (ps)           21283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q        macrocell76   1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell86  20033  21283  600207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell86         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 600207p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21283
-------------------------------------   ----- 
End-of-path arrival time (ps)           21283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76   1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell98  20033  21283  600207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell98         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 600207p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21283
-------------------------------------   ----- 
End-of-path arrival time (ps)           21283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell101  20033  21283  600207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell101        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 600207p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21283
-------------------------------------   ----- 
End-of-path arrival time (ps)           21283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell134  20033  21283  600207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell134        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 600296p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21194
-------------------------------------   ----- 
End-of-path arrival time (ps)           21194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q        macrocell77   1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell78  19944  21194  600296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell78         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 600296p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21194
-------------------------------------   ----- 
End-of-path arrival time (ps)           21194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q        macrocell77   1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell87  19944  21194  600296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell87         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 600296p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21194
-------------------------------------   ----- 
End-of-path arrival time (ps)           21194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell122  19944  21194  600296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell122        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 600296p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21194
-------------------------------------   ----- 
End-of-path arrival time (ps)           21194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell140  19944  21194  600296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell140        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 601213p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20277
-------------------------------------   ----- 
End-of-path arrival time (ps)           20277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q        macrocell77   1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell79  19027  20277  601213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell79         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 601213p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20277
-------------------------------------   ----- 
End-of-path arrival time (ps)           20277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell124  19027  20277  601213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell124        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 601213p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20277
-------------------------------------   ----- 
End-of-path arrival time (ps)           20277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell127  19027  20277  601213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell127        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 601213p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20277
-------------------------------------   ----- 
End-of-path arrival time (ps)           20277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell131  19027  20277  601213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell131        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 601221p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20269
-------------------------------------   ----- 
End-of-path arrival time (ps)           20269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q        macrocell77   1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell86  19019  20269  601221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell86         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 601221p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20269
-------------------------------------   ----- 
End-of-path arrival time (ps)           20269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77   1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell98  19019  20269  601221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell98         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 601221p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20269
-------------------------------------   ----- 
End-of-path arrival time (ps)           20269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell101  19019  20269  601221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell101        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 601221p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20269
-------------------------------------   ----- 
End-of-path arrival time (ps)           20269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell134  19019  20269  601221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell134        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 601308p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20182
-------------------------------------   ----- 
End-of-path arrival time (ps)           20182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q        macrocell73   1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell80  18932  20182  601308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell80         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 601308p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20182
-------------------------------------   ----- 
End-of-path arrival time (ps)           20182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell118  18932  20182  601308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell118        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 601308p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20182
-------------------------------------   ----- 
End-of-path arrival time (ps)           20182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell128  18932  20182  601308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell128        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 601308p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20182
-------------------------------------   ----- 
End-of-path arrival time (ps)           20182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell133  18932  20182  601308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell133        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 601449p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20041
-------------------------------------   ----- 
End-of-path arrival time (ps)           20041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q        macrocell72   1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell78  18791  20041  601449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell78         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 601449p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20041
-------------------------------------   ----- 
End-of-path arrival time (ps)           20041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q        macrocell72   1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell87  18791  20041  601449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell87         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 601449p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20041
-------------------------------------   ----- 
End-of-path arrival time (ps)           20041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell122  18791  20041  601449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell122        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 601449p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20041
-------------------------------------   ----- 
End-of-path arrival time (ps)           20041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell140  18791  20041  601449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell140        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 602240p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19250
-------------------------------------   ----- 
End-of-path arrival time (ps)           19250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q        macrocell73   1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell83  18000  19250  602240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell83         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 602240p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19250
-------------------------------------   ----- 
End-of-path arrival time (ps)           19250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73   1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell88  18000  19250  602240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell88         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 602240p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19250
-------------------------------------   ----- 
End-of-path arrival time (ps)           19250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73   1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell95  18000  19250  602240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell95         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 602240p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19250
-------------------------------------   ----- 
End-of-path arrival time (ps)           19250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73   1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell99  18000  19250  602240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell99         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 602256p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19234
-------------------------------------   ----- 
End-of-path arrival time (ps)           19234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell116  17984  19234  602256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell116        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 602256p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19234
-------------------------------------   ----- 
End-of-path arrival time (ps)           19234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell129  17984  19234  602256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell129        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 602284p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19206
-------------------------------------   ----- 
End-of-path arrival time (ps)           19206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q        macrocell77   1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell83  17956  19206  602284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell83         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 602284p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19206
-------------------------------------   ----- 
End-of-path arrival time (ps)           19206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77   1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell88  17956  19206  602284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell88         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 602284p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19206
-------------------------------------   ----- 
End-of-path arrival time (ps)           19206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77   1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell95  17956  19206  602284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell95         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 602284p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19206
-------------------------------------   ----- 
End-of-path arrival time (ps)           19206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77   1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell99  17956  19206  602284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell99         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 602306p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19184
-------------------------------------   ----- 
End-of-path arrival time (ps)           19184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell116  17934  19184  602306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell116        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 602306p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19184
-------------------------------------   ----- 
End-of-path arrival time (ps)           19184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell129  17934  19184  602306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell129        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 602365p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19125
-------------------------------------   ----- 
End-of-path arrival time (ps)           19125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q        macrocell72   1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell79  17875  19125  602365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell79         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 602365p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19125
-------------------------------------   ----- 
End-of-path arrival time (ps)           19125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell124  17875  19125  602365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell124        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 602365p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19125
-------------------------------------   ----- 
End-of-path arrival time (ps)           19125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell127  17875  19125  602365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell127        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 602365p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19125
-------------------------------------   ----- 
End-of-path arrival time (ps)           19125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell131  17875  19125  602365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell131        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 602375p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19115
-------------------------------------   ----- 
End-of-path arrival time (ps)           19115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q        macrocell72   1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell86  17865  19115  602375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell86         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 602375p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19115
-------------------------------------   ----- 
End-of-path arrival time (ps)           19115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72   1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell98  17865  19115  602375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell98         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 602375p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19115
-------------------------------------   ----- 
End-of-path arrival time (ps)           19115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell101  17865  19115  602375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell101        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 602375p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19115
-------------------------------------   ----- 
End-of-path arrival time (ps)           19115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell134  17865  19115  602375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell134        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 602490p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19000
-------------------------------------   ----- 
End-of-path arrival time (ps)           19000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q        macrocell76   1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell83  17750  19000  602490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell83         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 602490p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19000
-------------------------------------   ----- 
End-of-path arrival time (ps)           19000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76   1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell88  17750  19000  602490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell88         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 602490p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19000
-------------------------------------   ----- 
End-of-path arrival time (ps)           19000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76   1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell95  17750  19000  602490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell95         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 602490p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19000
-------------------------------------   ----- 
End-of-path arrival time (ps)           19000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76   1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell99  17750  19000  602490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell99         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 602527p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18963
-------------------------------------   ----- 
End-of-path arrival time (ps)           18963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q        macrocell75   1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell78  17713  18963  602527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell78         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 602527p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18963
-------------------------------------   ----- 
End-of-path arrival time (ps)           18963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q        macrocell75   1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell87  17713  18963  602527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell87         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 602527p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18963
-------------------------------------   ----- 
End-of-path arrival time (ps)           18963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell122  17713  18963  602527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell122        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 602527p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18963
-------------------------------------   ----- 
End-of-path arrival time (ps)           18963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell140  17713  18963  602527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell140        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 602748p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18742
-------------------------------------   ----- 
End-of-path arrival time (ps)           18742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell116  17492  18742  602748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell116        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 602748p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18742
-------------------------------------   ----- 
End-of-path arrival time (ps)           18742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell129  17492  18742  602748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell129        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 603149p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18341
-------------------------------------   ----- 
End-of-path arrival time (ps)           18341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell116  17091  18341  603149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell116        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 603149p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18341
-------------------------------------   ----- 
End-of-path arrival time (ps)           18341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell129  17091  18341  603149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell129        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 603163p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18327
-------------------------------------   ----- 
End-of-path arrival time (ps)           18327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q        macrocell72   1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell83  17077  18327  603163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell83         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 603163p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18327
-------------------------------------   ----- 
End-of-path arrival time (ps)           18327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72   1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell88  17077  18327  603163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell88         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 603163p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18327
-------------------------------------   ----- 
End-of-path arrival time (ps)           18327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72   1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell95  17077  18327  603163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell95         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 603163p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18327
-------------------------------------   ----- 
End-of-path arrival time (ps)           18327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72   1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell99  17077  18327  603163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell99         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 603440p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18050
-------------------------------------   ----- 
End-of-path arrival time (ps)           18050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q        macrocell75   1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell79  16800  18050  603440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell79         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 603440p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18050
-------------------------------------   ----- 
End-of-path arrival time (ps)           18050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell124  16800  18050  603440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell124        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 603440p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18050
-------------------------------------   ----- 
End-of-path arrival time (ps)           18050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell127  16800  18050  603440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell127        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 603440p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18050
-------------------------------------   ----- 
End-of-path arrival time (ps)           18050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell131  16800  18050  603440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell131        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 603452p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18038
-------------------------------------   ----- 
End-of-path arrival time (ps)           18038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q        macrocell75   1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell86  16788  18038  603452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell86         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 603452p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18038
-------------------------------------   ----- 
End-of-path arrival time (ps)           18038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75   1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell98  16788  18038  603452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell98         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 603452p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18038
-------------------------------------   ----- 
End-of-path arrival time (ps)           18038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell101  16788  18038  603452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell101        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 603452p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18038
-------------------------------------   ----- 
End-of-path arrival time (ps)           18038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell134  16788  18038  603452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell134        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 603746p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17744
-------------------------------------   ----- 
End-of-path arrival time (ps)           17744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q        macrocell73   1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell79  16494  17744  603746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell79         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 603746p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17744
-------------------------------------   ----- 
End-of-path arrival time (ps)           17744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell124  16494  17744  603746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell124        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 603746p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17744
-------------------------------------   ----- 
End-of-path arrival time (ps)           17744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell127  16494  17744  603746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell127        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 603746p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17744
-------------------------------------   ----- 
End-of-path arrival time (ps)           17744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell131  16494  17744  603746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell131        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 604509p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16981
-------------------------------------   ----- 
End-of-path arrival time (ps)           16981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q        macrocell75   1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell83  15731  16981  604509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell83         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 604509p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16981
-------------------------------------   ----- 
End-of-path arrival time (ps)           16981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75   1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell88  15731  16981  604509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell88         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 604509p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16981
-------------------------------------   ----- 
End-of-path arrival time (ps)           16981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75   1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell95  15731  16981  604509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell95         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 604509p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16981
-------------------------------------   ----- 
End-of-path arrival time (ps)           16981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75   1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell99  15731  16981  604509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell99         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 604519p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16971
-------------------------------------   ----- 
End-of-path arrival time (ps)           16971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell116  15721  16971  604519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell116        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 604519p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16971
-------------------------------------   ----- 
End-of-path arrival time (ps)           16971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell129  15721  16971  604519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell129        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 604864p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16626
-------------------------------------   ----- 
End-of-path arrival time (ps)           16626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q        macrocell73   1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell86  15376  16626  604864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell86         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 604864p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16626
-------------------------------------   ----- 
End-of-path arrival time (ps)           16626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73   1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell98  15376  16626  604864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell98         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 604864p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16626
-------------------------------------   ----- 
End-of-path arrival time (ps)           16626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell101  15376  16626  604864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell101        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 604864p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16626
-------------------------------------   ----- 
End-of-path arrival time (ps)           16626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell134  15376  16626  604864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell134        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 605739p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15751
-------------------------------------   ----- 
End-of-path arrival time (ps)           15751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q        macrocell77   1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell80  14501  15751  605739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell80         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 605739p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15751
-------------------------------------   ----- 
End-of-path arrival time (ps)           15751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell118  14501  15751  605739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell118        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 605739p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15751
-------------------------------------   ----- 
End-of-path arrival time (ps)           15751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell128  14501  15751  605739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell128        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 605739p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15751
-------------------------------------   ----- 
End-of-path arrival time (ps)           15751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell133  14501  15751  605739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell133        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 605998p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15492
-------------------------------------   ----- 
End-of-path arrival time (ps)           15492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q        macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell79  14242  15492  605998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_1\/clock_0             macrocell79         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 605998p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15492
-------------------------------------   ----- 
End-of-path arrival time (ps)           15492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell124  14242  15492  605998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_46\/clock_0            macrocell124        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 605998p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15492
-------------------------------------   ----- 
End-of-path arrival time (ps)           15492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell127  14242  15492  605998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_49\/clock_0            macrocell127        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 605998p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15492
-------------------------------------   ----- 
End-of-path arrival time (ps)           15492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell131  14242  15492  605998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_53\/clock_0            macrocell131        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 606015p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15475
-------------------------------------   ----- 
End-of-path arrival time (ps)           15475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q        macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell86  14225  15475  606015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_8\/clock_0             macrocell86         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 606015p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15475
-------------------------------------   ----- 
End-of-path arrival time (ps)           15475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell98  14225  15475  606015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_20\/clock_0            macrocell98         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 606015p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15475
-------------------------------------   ----- 
End-of-path arrival time (ps)           15475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell101  14225  15475  606015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_23\/clock_0            macrocell101        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 606015p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15475
-------------------------------------   ----- 
End-of-path arrival time (ps)           15475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell134  14225  15475  606015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_56\/clock_0            macrocell134        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 606552p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14938
-------------------------------------   ----- 
End-of-path arrival time (ps)           14938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q        macrocell76   1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell80  13688  14938  606552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell80         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 606552p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14938
-------------------------------------   ----- 
End-of-path arrival time (ps)           14938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell118  13688  14938  606552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell118        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 606552p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14938
-------------------------------------   ----- 
End-of-path arrival time (ps)           14938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell128  13688  14938  606552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell128        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 606552p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14938
-------------------------------------   ----- 
End-of-path arrival time (ps)           14938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell133  13688  14938  606552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell133        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 606661p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14829
-------------------------------------   ----- 
End-of-path arrival time (ps)           14829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q        macrocell72   1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell80  13579  14829  606661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell80         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 606661p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14829
-------------------------------------   ----- 
End-of-path arrival time (ps)           14829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell118  13579  14829  606661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell118        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 606661p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14829
-------------------------------------   ----- 
End-of-path arrival time (ps)           14829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell128  13579  14829  606661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell128        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 606661p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14829
-------------------------------------   ----- 
End-of-path arrival time (ps)           14829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell133  13579  14829  606661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell133        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 606925p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14565
-------------------------------------   ----- 
End-of-path arrival time (ps)           14565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell116  13315  14565  606925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_38\/clock_0            macrocell116        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 606925p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14565
-------------------------------------   ----- 
End-of-path arrival time (ps)           14565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell129  13315  14565  606925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_51\/clock_0            macrocell129        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 606934p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14556
-------------------------------------   ----- 
End-of-path arrival time (ps)           14556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q        macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell83  13306  14556  606934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_5\/clock_0             macrocell83         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 606934p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14556
-------------------------------------   ----- 
End-of-path arrival time (ps)           14556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell88  13306  14556  606934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_10\/clock_0            macrocell88         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 606934p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14556
-------------------------------------   ----- 
End-of-path arrival time (ps)           14556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell95  13306  14556  606934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_17\/clock_0            macrocell95         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 606934p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14556
-------------------------------------   ----- 
End-of-path arrival time (ps)           14556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell99  13306  14556  606934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_21\/clock_0            macrocell99         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 607285p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14205
-------------------------------------   ----- 
End-of-path arrival time (ps)           14205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q        macrocell77   1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell81  12955  14205  607285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell81         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 607285p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14205
-------------------------------------   ----- 
End-of-path arrival time (ps)           14205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77   1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell90  12955  14205  607285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell90         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 607285p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14205
-------------------------------------   ----- 
End-of-path arrival time (ps)           14205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell105  12955  14205  607285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell105        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 607285p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14205
-------------------------------------   ----- 
End-of-path arrival time (ps)           14205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell106  12955  14205  607285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell106        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 607334p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14156
-------------------------------------   ----- 
End-of-path arrival time (ps)           14156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell111  12906  14156  607334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell111        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 607334p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14156
-------------------------------------   ----- 
End-of-path arrival time (ps)           14156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell114  12906  14156  607334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell114        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 607510p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13980
-------------------------------------   ----- 
End-of-path arrival time (ps)           13980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q        macrocell75   1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell80  12730  13980  607510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell80         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 607510p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13980
-------------------------------------   ----- 
End-of-path arrival time (ps)           13980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell118  12730  13980  607510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell118        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 607510p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13980
-------------------------------------   ----- 
End-of-path arrival time (ps)           13980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell128  12730  13980  607510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell128        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 607510p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13980
-------------------------------------   ----- 
End-of-path arrival time (ps)           13980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell133  12730  13980  607510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell133        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 607702p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13788
-------------------------------------   ----- 
End-of-path arrival time (ps)           13788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75   1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell92  12538  13788  607702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell92         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 607702p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13788
-------------------------------------   ----- 
End-of-path arrival time (ps)           13788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell137  12538  13788  607702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell137        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 607713p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13777
-------------------------------------   ----- 
End-of-path arrival time (ps)           13777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75   1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell97  12527  13777  607713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell97         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 607713p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13777
-------------------------------------   ----- 
End-of-path arrival time (ps)           13777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell102  12527  13777  607713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell102        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 607713p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13777
-------------------------------------   ----- 
End-of-path arrival time (ps)           13777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell108  12527  13777  607713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell108        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 607713p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13777
-------------------------------------   ----- 
End-of-path arrival time (ps)           13777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell136  12527  13777  607713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell136        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 608061p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13429
-------------------------------------   ----- 
End-of-path arrival time (ps)           13429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q        macrocell73   1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell78  12179  13429  608061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell78         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 608061p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13429
-------------------------------------   ----- 
End-of-path arrival time (ps)           13429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q        macrocell73   1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell87  12179  13429  608061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell87         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 608061p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13429
-------------------------------------   ----- 
End-of-path arrival time (ps)           13429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell122  12179  13429  608061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell122        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 608061p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13429
-------------------------------------   ----- 
End-of-path arrival time (ps)           13429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell140  12179  13429  608061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell140        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 608209p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13281
-------------------------------------   ----- 
End-of-path arrival time (ps)           13281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77   1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell96  12031  13281  608209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell96         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608209p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13281
-------------------------------------   ----- 
End-of-path arrival time (ps)           13281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell107  12031  13281  608209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell107        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608209p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13281
-------------------------------------   ----- 
End-of-path arrival time (ps)           13281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell112  12031  13281  608209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell112        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 608209p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13281
-------------------------------------   ----- 
End-of-path arrival time (ps)           13281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell117  12031  13281  608209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell117        0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 608260p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13230
-------------------------------------   ----- 
End-of-path arrival time (ps)           13230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76   1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell96  11980  13230  608260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell96         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608260p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13230
-------------------------------------   ----- 
End-of-path arrival time (ps)           13230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell107  11980  13230  608260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell107        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608260p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13230
-------------------------------------   ----- 
End-of-path arrival time (ps)           13230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell112  11980  13230  608260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell112        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 608260p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13230
-------------------------------------   ----- 
End-of-path arrival time (ps)           13230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell117  11980  13230  608260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell117        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 608322p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13168
-------------------------------------   ----- 
End-of-path arrival time (ps)           13168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q        macrocell76   1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell81  11918  13168  608322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell81         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 608322p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13168
-------------------------------------   ----- 
End-of-path arrival time (ps)           13168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76   1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell90  11918  13168  608322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell90         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 608322p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13168
-------------------------------------   ----- 
End-of-path arrival time (ps)           13168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell105  11918  13168  608322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell105        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 608322p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13168
-------------------------------------   ----- 
End-of-path arrival time (ps)           13168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell106  11918  13168  608322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell106        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 608422p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13068
-------------------------------------   ----- 
End-of-path arrival time (ps)           13068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q        macrocell72   1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell81  11818  13068  608422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell81         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 608422p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13068
-------------------------------------   ----- 
End-of-path arrival time (ps)           13068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72   1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell90  11818  13068  608422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell90         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 608422p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13068
-------------------------------------   ----- 
End-of-path arrival time (ps)           13068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell105  11818  13068  608422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell105        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 608422p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13068
-------------------------------------   ----- 
End-of-path arrival time (ps)           13068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell106  11818  13068  608422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell106        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 608674p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12816
-------------------------------------   ----- 
End-of-path arrival time (ps)           12816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q        macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell82  11566  12816  608674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell82         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 608674p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12816
-------------------------------------   ----- 
End-of-path arrival time (ps)           12816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell120  11566  12816  608674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell120        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 608674p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12816
-------------------------------------   ----- 
End-of-path arrival time (ps)           12816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell123  11566  12816  608674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell123        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 608674p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12816
-------------------------------------   ----- 
End-of-path arrival time (ps)           12816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell125  11566  12816  608674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell125        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 608674p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12816
-------------------------------------   ----- 
End-of-path arrival time (ps)           12816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell115  11566  12816  608674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell115        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 609223p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12267
-------------------------------------   ----- 
End-of-path arrival time (ps)           12267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q        macrocell75   1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell81  11017  12267  609223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell81         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609223p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12267
-------------------------------------   ----- 
End-of-path arrival time (ps)           12267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75   1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell90  11017  12267  609223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell90         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609223p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12267
-------------------------------------   ----- 
End-of-path arrival time (ps)           12267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell105  11017  12267  609223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell105        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 609223p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12267
-------------------------------------   ----- 
End-of-path arrival time (ps)           12267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell106  11017  12267  609223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell106        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609335p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12155
-------------------------------------   ----- 
End-of-path arrival time (ps)           12155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell94  10905  12155  609335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell94         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 609335p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12155
-------------------------------------   ----- 
End-of-path arrival time (ps)           12155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell110  10905  12155  609335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell110        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609335p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12155
-------------------------------------   ----- 
End-of-path arrival time (ps)           12155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell126  10905  12155  609335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell126        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609335p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12155
-------------------------------------   ----- 
End-of-path arrival time (ps)           12155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell130  10905  12155  609335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell130        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 609350p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12140
-------------------------------------   ----- 
End-of-path arrival time (ps)           12140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72   1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell96  10890  12140  609350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell96         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609350p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12140
-------------------------------------   ----- 
End-of-path arrival time (ps)           12140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell107  10890  12140  609350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell107        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609350p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12140
-------------------------------------   ----- 
End-of-path arrival time (ps)           12140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell112  10890  12140  609350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell112        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609350p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12140
-------------------------------------   ----- 
End-of-path arrival time (ps)           12140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell117  10890  12140  609350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell117        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609515p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11975
-------------------------------------   ----- 
End-of-path arrival time (ps)           11975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell104  10725  11975  609515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell104        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609810p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11680
-------------------------------------   ----- 
End-of-path arrival time (ps)           11680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell111  10430  11680  609810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell111        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609810p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11680
-------------------------------------   ----- 
End-of-path arrival time (ps)           11680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell114  10430  11680  609810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell114        0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 609991p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11499
-------------------------------------   ----- 
End-of-path arrival time (ps)           11499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q        macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell78  10249  11499  609991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell78         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 609991p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11499
-------------------------------------   ----- 
End-of-path arrival time (ps)           11499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q        macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell87  10249  11499  609991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell87         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 609991p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11499
-------------------------------------   ----- 
End-of-path arrival time (ps)           11499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell122  10249  11499  609991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell122        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609991p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11499
-------------------------------------   ----- 
End-of-path arrival time (ps)           11499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell140  10249  11499  609991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell140        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610086p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11404
-------------------------------------   ----- 
End-of-path arrival time (ps)           11404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell111  10154  11404  610086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell111        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 610086p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11404
-------------------------------------   ----- 
End-of-path arrival time (ps)           11404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell114  10154  11404  610086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell114        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_TS410:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_TS410:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 610126p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -4060
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10814
-------------------------------------   ----- 
End-of-path arrival time (ps)           10814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:CtrlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  610126  RISE       1
\ADC_TS410:bSAR_SEQ:cnt_enable\/main_1      macrocell23    2636   3846  610126  RISE       1
\ADC_TS410:bSAR_SEQ:cnt_enable\/q           macrocell23    3350   7196  610126  RISE       1
\ADC_TS410:bSAR_SEQ:ChannelCounter\/enable  count7cell     3619  10814  610126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 610145p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11345
-------------------------------------   ----- 
End-of-path arrival time (ps)           11345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75   1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell96  10095  11345  610145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell96         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610145p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11345
-------------------------------------   ----- 
End-of-path arrival time (ps)           11345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell107  10095  11345  610145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell107        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610145p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11345
-------------------------------------   ----- 
End-of-path arrival time (ps)           11345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell112  10095  11345  610145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell112        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610145p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11345
-------------------------------------   ----- 
End-of-path arrival time (ps)           11345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell117  10095  11345  610145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell117        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 610229p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11261
-------------------------------------   ----- 
End-of-path arrival time (ps)           11261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell121  10011  11261  610229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell121        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610229p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11261
-------------------------------------   ----- 
End-of-path arrival time (ps)           11261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell132  10011  11261  610229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell132        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 610229p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11261
-------------------------------------   ----- 
End-of-path arrival time (ps)           11261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell135  10011  11261  610229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell135        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610246p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11244
-------------------------------------   ----- 
End-of-path arrival time (ps)           11244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell104   9994  11244  610246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell104        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 610255p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11235
-------------------------------------   ----- 
End-of-path arrival time (ps)           11235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76   1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell92   9985  11235  610255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell92         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 610255p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11235
-------------------------------------   ----- 
End-of-path arrival time (ps)           11235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell137   9985  11235  610255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell137        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610259p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11231
-------------------------------------   ----- 
End-of-path arrival time (ps)           11231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell111   9981  11231  610259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell111        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 610259p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11231
-------------------------------------   ----- 
End-of-path arrival time (ps)           11231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell114   9981  11231  610259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell114        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610268p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11222
-------------------------------------   ----- 
End-of-path arrival time (ps)           11222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76   1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell97   9972  11222  610268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell97         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610268p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11222
-------------------------------------   ----- 
End-of-path arrival time (ps)           11222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell102   9972  11222  610268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell102        0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610268p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11222
-------------------------------------   ----- 
End-of-path arrival time (ps)           11222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell108   9972  11222  610268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell108        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 610268p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11222
-------------------------------------   ----- 
End-of-path arrival time (ps)           11222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell136   9972  11222  610268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell136        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610278p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11212
-------------------------------------   ----- 
End-of-path arrival time (ps)           11212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q        macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell80   9962  11212  610278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_2\/clock_0             macrocell80         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 610278p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11212
-------------------------------------   ----- 
End-of-path arrival time (ps)           11212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell118   9962  11212  610278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_40\/clock_0            macrocell118        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610278p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11212
-------------------------------------   ----- 
End-of-path arrival time (ps)           11212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell128   9962  11212  610278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_50\/clock_0            macrocell128        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610278p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11212
-------------------------------------   ----- 
End-of-path arrival time (ps)           11212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell133   9962  11212  610278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_55\/clock_0            macrocell133        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610611p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10879
-------------------------------------   ----- 
End-of-path arrival time (ps)           10879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77   1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell89   9629  10879  610611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell89         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610611p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10879
-------------------------------------   ----- 
End-of-path arrival time (ps)           10879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell103   9629  10879  610611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell103        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610611p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10879
-------------------------------------   ----- 
End-of-path arrival time (ps)           10879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell141   9629  10879  610611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell141        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610625p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10865
-------------------------------------   ----- 
End-of-path arrival time (ps)           10865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q        macrocell77   1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell84   9615  10865  610625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell84         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610625p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10865
-------------------------------------   ----- 
End-of-path arrival time (ps)           10865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77   1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell93   9615  10865  610625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell93         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 610625p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10865
-------------------------------------   ----- 
End-of-path arrival time (ps)           10865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell138   9615  10865  610625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell138        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610625p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10865
-------------------------------------   ----- 
End-of-path arrival time (ps)           10865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell139   9615  10865  610625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell139        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610638p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10852
-------------------------------------   ----- 
End-of-path arrival time (ps)           10852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell104   9602  10852  610638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell104        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610672p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10818
-------------------------------------   ----- 
End-of-path arrival time (ps)           10818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell104   9568  10818  610672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell104        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 610966p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10524
-------------------------------------   ----- 
End-of-path arrival time (ps)           10524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q        macrocell73   1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell85   9274  10524  610966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell85         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 610966p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10524
-------------------------------------   ----- 
End-of-path arrival time (ps)           10524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell100   9274  10524  610966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell100        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610966p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10524
-------------------------------------   ----- 
End-of-path arrival time (ps)           10524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell109   9274  10524  610966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell109        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611283p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10207
-------------------------------------   ----- 
End-of-path arrival time (ps)           10207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76   1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell89   8957  10207  611283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell89         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611283p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10207
-------------------------------------   ----- 
End-of-path arrival time (ps)           10207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell103   8957  10207  611283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell103        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611283p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10207
-------------------------------------   ----- 
End-of-path arrival time (ps)           10207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell141   8957  10207  611283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell141        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611306p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10184
-------------------------------------   ----- 
End-of-path arrival time (ps)           10184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q        macrocell76   1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell84   8934  10184  611306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell84         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611306p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10184
-------------------------------------   ----- 
End-of-path arrival time (ps)           10184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76   1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell93   8934  10184  611306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell93         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611306p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10184
-------------------------------------   ----- 
End-of-path arrival time (ps)           10184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell138   8934  10184  611306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell138        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611306p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10184
-------------------------------------   ----- 
End-of-path arrival time (ps)           10184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell139   8934  10184  611306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell139        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611325p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10165
-------------------------------------   ----- 
End-of-path arrival time (ps)           10165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72   1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell89   8915  10165  611325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell89         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611325p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10165
-------------------------------------   ----- 
End-of-path arrival time (ps)           10165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell103   8915  10165  611325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell103        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611325p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10165
-------------------------------------   ----- 
End-of-path arrival time (ps)           10165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell141   8915  10165  611325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell141        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611338p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10152
-------------------------------------   ----- 
End-of-path arrival time (ps)           10152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q        macrocell72   1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell84   8902  10152  611338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell84         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611338p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10152
-------------------------------------   ----- 
End-of-path arrival time (ps)           10152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72   1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell93   8902  10152  611338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell93         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611338p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10152
-------------------------------------   ----- 
End-of-path arrival time (ps)           10152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell138   8902  10152  611338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell138        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611338p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10152
-------------------------------------   ----- 
End-of-path arrival time (ps)           10152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell139   8902  10152  611338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell139        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611467p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10023
-------------------------------------   ----- 
End-of-path arrival time (ps)           10023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73   1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell91   8773  10023  611467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell91         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 611467p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10023
-------------------------------------   ----- 
End-of-path arrival time (ps)           10023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell113   8773  10023  611467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell113        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611467p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10023
-------------------------------------   ----- 
End-of-path arrival time (ps)           10023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell119   8773  10023  611467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell119        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611590p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9900
-------------------------------------   ---- 
End-of-path arrival time (ps)           9900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q        macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell85   8650   9900  611590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell85         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611590p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9900
-------------------------------------   ---- 
End-of-path arrival time (ps)           9900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell100   8650   9900  611590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell100        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611590p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9900
-------------------------------------   ---- 
End-of-path arrival time (ps)           9900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell109   8650   9900  611590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell109        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611595p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9895
-------------------------------------   ---- 
End-of-path arrival time (ps)           9895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell121   8645   9895  611595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell121        0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611595p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9895
-------------------------------------   ---- 
End-of-path arrival time (ps)           9895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell132   8645   9895  611595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell132        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611595p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9895
-------------------------------------   ---- 
End-of-path arrival time (ps)           9895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell135   8645   9895  611595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell135        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611625p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9865
-------------------------------------   ---- 
End-of-path arrival time (ps)           9865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77   1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell92   8615   9865  611625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell92         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 611625p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9865
-------------------------------------   ---- 
End-of-path arrival time (ps)           9865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell137   8615   9865  611625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell137        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611633p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9857
-------------------------------------   ---- 
End-of-path arrival time (ps)           9857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77   1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell97   8607   9857  611633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell97         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611633p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9857
-------------------------------------   ---- 
End-of-path arrival time (ps)           9857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell102   8607   9857  611633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell102        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611633p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9857
-------------------------------------   ---- 
End-of-path arrival time (ps)           9857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell108   8607   9857  611633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell108        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611633p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9857
-------------------------------------   ---- 
End-of-path arrival time (ps)           9857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell136   8607   9857  611633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell136        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611713p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9777
-------------------------------------   ---- 
End-of-path arrival time (ps)           9777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell91   8527   9777  611713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell91         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 611713p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9777
-------------------------------------   ---- 
End-of-path arrival time (ps)           9777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell113   8527   9777  611713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell113        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611713p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9777
-------------------------------------   ---- 
End-of-path arrival time (ps)           9777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell119   8527   9777  611713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell119        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611759p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9731
-------------------------------------   ---- 
End-of-path arrival time (ps)           9731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell115   8481   9731  611759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell115        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611766p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9724
-------------------------------------   ---- 
End-of-path arrival time (ps)           9724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73   1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell94   8474   9724  611766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell94         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611766p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9724
-------------------------------------   ---- 
End-of-path arrival time (ps)           9724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell110   8474   9724  611766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell110        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 611766p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9724
-------------------------------------   ---- 
End-of-path arrival time (ps)           9724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell126   8474   9724  611766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell126        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 611766p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9724
-------------------------------------   ---- 
End-of-path arrival time (ps)           9724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell130   8474   9724  611766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell130        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611900p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9590
-------------------------------------   ---- 
End-of-path arrival time (ps)           9590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell115   8340   9590  611900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell115        0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612038p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9452
-------------------------------------   ---- 
End-of-path arrival time (ps)           9452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q        macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell81   8202   9452  612038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_3\/clock_0             macrocell81         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 612038p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9452
-------------------------------------   ---- 
End-of-path arrival time (ps)           9452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell90   8202   9452  612038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_12\/clock_0            macrocell90         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 612038p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9452
-------------------------------------   ---- 
End-of-path arrival time (ps)           9452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell105   8202   9452  612038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_27\/clock_0            macrocell105        0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 612038p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9452
-------------------------------------   ---- 
End-of-path arrival time (ps)           9452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell106   8202   9452  612038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_28\/clock_0            macrocell106        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 612295p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9195
-------------------------------------   ---- 
End-of-path arrival time (ps)           9195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  591704  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell74   7255   9195  612295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612315p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9175
-------------------------------------   ---- 
End-of-path arrival time (ps)           9175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q        macrocell73   1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell82   7925   9175  612315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell82         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 612315p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9175
-------------------------------------   ---- 
End-of-path arrival time (ps)           9175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell120   7925   9175  612315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell120        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612315p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9175
-------------------------------------   ---- 
End-of-path arrival time (ps)           9175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell123   7925   9175  612315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell123        0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612315p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9175
-------------------------------------   ---- 
End-of-path arrival time (ps)           9175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell125   7925   9175  612315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell125        0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612343p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9147
-------------------------------------   ---- 
End-of-path arrival time (ps)           9147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72   1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell92   7897   9147  612343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell92         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 612343p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9147
-------------------------------------   ---- 
End-of-path arrival time (ps)           9147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell137   7897   9147  612343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell137        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612354p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9136
-------------------------------------   ---- 
End-of-path arrival time (ps)           9136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72   1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell97   7886   9136  612354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell97         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612354p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9136
-------------------------------------   ---- 
End-of-path arrival time (ps)           9136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell102   7886   9136  612354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell102        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612354p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9136
-------------------------------------   ---- 
End-of-path arrival time (ps)           9136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell108   7886   9136  612354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell108        0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 612354p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9136
-------------------------------------   ---- 
End-of-path arrival time (ps)           9136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell136   7886   9136  612354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell136        0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612408p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9082
-------------------------------------   ---- 
End-of-path arrival time (ps)           9082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q        macrocell75   1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell84   7832   9082  612408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell84         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612408p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9082
-------------------------------------   ---- 
End-of-path arrival time (ps)           9082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75   1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell93   7832   9082  612408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell93         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 612408p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9082
-------------------------------------   ---- 
End-of-path arrival time (ps)           9082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell138   7832   9082  612408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell138        0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 612408p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9082
-------------------------------------   ---- 
End-of-path arrival time (ps)           9082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell139   7832   9082  612408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell139        0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612428p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9062
-------------------------------------   ---- 
End-of-path arrival time (ps)           9062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75   1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell89   7812   9062  612428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell89         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612428p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9062
-------------------------------------   ---- 
End-of-path arrival time (ps)           9062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell103   7812   9062  612428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell103        0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612428p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9062
-------------------------------------   ---- 
End-of-path arrival time (ps)           9062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell141   7812   9062  612428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell141        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 612430p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9060
-------------------------------------   ---- 
End-of-path arrival time (ps)           9060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75   1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell94   7810   9060  612430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell94         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 612430p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9060
-------------------------------------   ---- 
End-of-path arrival time (ps)           9060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell110   7810   9060  612430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell110        0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612430p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9060
-------------------------------------   ---- 
End-of-path arrival time (ps)           9060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell126   7810   9060  612430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell126        0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 612430p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9060
-------------------------------------   ---- 
End-of-path arrival time (ps)           9060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell130   7810   9060  612430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell130        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612732p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8758
-------------------------------------   ---- 
End-of-path arrival time (ps)           8758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell92   7508   8758  612732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell92         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 612732p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8758
-------------------------------------   ---- 
End-of-path arrival time (ps)           8758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell137   7508   8758  612732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell137        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612744p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8746
-------------------------------------   ---- 
End-of-path arrival time (ps)           8746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell97   7496   8746  612744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell97         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612744p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8746
-------------------------------------   ---- 
End-of-path arrival time (ps)           8746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell102   7496   8746  612744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell102        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612744p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8746
-------------------------------------   ---- 
End-of-path arrival time (ps)           8746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell108   7496   8746  612744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell108        0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 612744p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8746
-------------------------------------   ---- 
End-of-path arrival time (ps)           8746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell136   7496   8746  612744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell136        0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612807p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8683
-------------------------------------   ---- 
End-of-path arrival time (ps)           8683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q        macrocell75   1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell82   7433   8683  612807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell82         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 612807p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8683
-------------------------------------   ---- 
End-of-path arrival time (ps)           8683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell120   7433   8683  612807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell120        0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612807p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8683
-------------------------------------   ---- 
End-of-path arrival time (ps)           8683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell123   7433   8683  612807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell123        0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612807p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8683
-------------------------------------   ---- 
End-of-path arrival time (ps)           8683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell125   7433   8683  612807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell125        0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 612918p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8572
-------------------------------------   ---- 
End-of-path arrival time (ps)           8572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q        macrocell76   1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell78   7322   8572  612918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_0\/clock_0             macrocell78         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612918p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8572
-------------------------------------   ---- 
End-of-path arrival time (ps)           8572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q        macrocell76   1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell87   7322   8572  612918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_9\/clock_0             macrocell87         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612918p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8572
-------------------------------------   ---- 
End-of-path arrival time (ps)           8572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell122   7322   8572  612918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_44\/clock_0            macrocell122        0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 612918p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8572
-------------------------------------   ---- 
End-of-path arrival time (ps)           8572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell140   7322   8572  612918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_62\/clock_0            macrocell140        0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 612960p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8530
-------------------------------------   ---- 
End-of-path arrival time (ps)           8530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell96   7280   8530  612960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_18\/clock_0            macrocell96         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 612960p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8530
-------------------------------------   ---- 
End-of-path arrival time (ps)           8530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell107   7280   8530  612960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_29\/clock_0            macrocell107        0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 612960p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8530
-------------------------------------   ---- 
End-of-path arrival time (ps)           8530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell112   7280   8530  612960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_34\/clock_0            macrocell112        0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 612960p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8530
-------------------------------------   ---- 
End-of-path arrival time (ps)           8530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell117   7280   8530  612960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_39\/clock_0            macrocell117        0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 613066p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8424
-------------------------------------   ---- 
End-of-path arrival time (ps)           8424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell121   7174   8424  613066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell121        0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 613066p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8424
-------------------------------------   ---- 
End-of-path arrival time (ps)           8424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell132   7174   8424  613066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell132        0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 613066p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8424
-------------------------------------   ---- 
End-of-path arrival time (ps)           8424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell135   7174   8424  613066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell135        0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613081p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8409
-------------------------------------   ---- 
End-of-path arrival time (ps)           8409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q        macrocell77   1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell85   7159   8409  613081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell85         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 613081p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8409
-------------------------------------   ---- 
End-of-path arrival time (ps)           8409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell100   7159   8409  613081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell100        0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 613081p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8409
-------------------------------------   ---- 
End-of-path arrival time (ps)           8409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell109   7159   8409  613081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell109        0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 613083p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8407
-------------------------------------   ---- 
End-of-path arrival time (ps)           8407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77   1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell91   7157   8407  613083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell91         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 613083p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8407
-------------------------------------   ---- 
End-of-path arrival time (ps)           8407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell113   7157   8407  613083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell113        0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 613083p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8407
-------------------------------------   ---- 
End-of-path arrival time (ps)           8407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell119   7157   8407  613083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell119        0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 613131p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8359
-------------------------------------   ---- 
End-of-path arrival time (ps)           8359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  592217  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell73   6419   8359  613131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613594p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7896
-------------------------------------   ---- 
End-of-path arrival time (ps)           7896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q        macrocell76   1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell85   6646   7896  613594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell85         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 613594p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7896
-------------------------------------   ---- 
End-of-path arrival time (ps)           7896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell100   6646   7896  613594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell100        0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 613594p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7896
-------------------------------------   ---- 
End-of-path arrival time (ps)           7896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell109   6646   7896  613594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell109        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 613863p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7627
-------------------------------------   ---- 
End-of-path arrival time (ps)           7627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell104   6377   7627  613863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell104        0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613884p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7606
-------------------------------------   ---- 
End-of-path arrival time (ps)           7606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell111   6356   7606  613884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell111        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 613884p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7606
-------------------------------------   ---- 
End-of-path arrival time (ps)           7606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell114   6356   7606  613884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell114        0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 614138p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7352
-------------------------------------   ---- 
End-of-path arrival time (ps)           7352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell121   6102   7352  614138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell121        0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614138p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7352
-------------------------------------   ---- 
End-of-path arrival time (ps)           7352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell132   6102   7352  614138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell132        0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 614138p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7352
-------------------------------------   ---- 
End-of-path arrival time (ps)           7352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell135   6102   7352  614138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell135        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 614151p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7339
-------------------------------------   ---- 
End-of-path arrival time (ps)           7339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell121   6089   7339  614151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell121        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614151p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7339
-------------------------------------   ---- 
End-of-path arrival time (ps)           7339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell132   6089   7339  614151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell132        0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 614151p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7339
-------------------------------------   ---- 
End-of-path arrival time (ps)           7339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell135   6089   7339  614151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell135        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614153p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q        macrocell72   1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell85   6087   7337  614153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell85         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 614153p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell100   6087   7337  614153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell100        0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 614153p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell109   6087   7337  614153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell109        0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 614154p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72   1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell91   6086   7336  614154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell91         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 614154p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell113   6086   7336  614154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell113        0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614154p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell119   6086   7336  614154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell119        0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 614290p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7200
-------------------------------------   ---- 
End-of-path arrival time (ps)           7200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q        macrocell77   1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell82   5950   7200  614290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell82         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 614290p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7200
-------------------------------------   ---- 
End-of-path arrival time (ps)           7200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell120   5950   7200  614290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell120        0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 614290p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7200
-------------------------------------   ---- 
End-of-path arrival time (ps)           7200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell123   5950   7200  614290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell123        0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 614290p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7200
-------------------------------------   ---- 
End-of-path arrival time (ps)           7200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell125   5950   7200  614290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell125        0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_TS410:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_TS410:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 614309p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -5360
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:CtrlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  610126  RISE       1
\ADC_TS410:bSAR_SEQ:ChannelCounter\/load  count7cell     4121   5331  614309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614455p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7035
-------------------------------------   ---- 
End-of-path arrival time (ps)           7035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell104   5785   7035  614455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_26\/clock_0            macrocell104        0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614475p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7015
-------------------------------------   ---- 
End-of-path arrival time (ps)           7015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell111   5765   7015  614475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_33\/clock_0            macrocell111        0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 614475p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7015
-------------------------------------   ---- 
End-of-path arrival time (ps)           7015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell114   5765   7015  614475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_36\/clock_0            macrocell114        0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 614625p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6865
-------------------------------------   ---- 
End-of-path arrival time (ps)           6865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76   1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell91   5615   6865  614625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell91         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 614625p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6865
-------------------------------------   ---- 
End-of-path arrival time (ps)           6865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell113   5615   6865  614625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell113        0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614625p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6865
-------------------------------------   ---- 
End-of-path arrival time (ps)           6865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell119   5615   6865  614625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell119        0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 614924p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6566
-------------------------------------   ---- 
End-of-path arrival time (ps)           6566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q        macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell84   5316   6566  614924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell84         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614924p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6566
-------------------------------------   ---- 
End-of-path arrival time (ps)           6566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell93   5316   6566  614924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell93         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 614924p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6566
-------------------------------------   ---- 
End-of-path arrival time (ps)           6566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell138   5316   6566  614924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell138        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 614924p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6566
-------------------------------------   ---- 
End-of-path arrival time (ps)           6566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell139   5316   6566  614924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell139        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 614940p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6550
-------------------------------------   ---- 
End-of-path arrival time (ps)           6550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74   1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell89   5300   6550  614940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell89         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614940p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6550
-------------------------------------   ---- 
End-of-path arrival time (ps)           6550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell103   5300   6550  614940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell103        0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 614940p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6550
-------------------------------------   ---- 
End-of-path arrival time (ps)           6550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_3\/q         macrocell74    1250   1250  585741  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell141   5300   6550  614940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell141        0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 615207p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  591792  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell75   4343   6283  615207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 615239p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6251
-------------------------------------   ---- 
End-of-path arrival time (ps)           6251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell115   5001   6251  615239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell115        0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 615446p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72   1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell94   4794   6044  615446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell94         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 615446p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell110   4794   6044  615446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell110        0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 615446p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell126   4794   6044  615446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell126        0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 615446p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell130   4794   6044  615446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell130        0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 615465p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell115   4775   6025  615465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell115        0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 615465p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q        macrocell72   1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell82   4775   6025  615465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell82         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 615465p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell120   4775   6025  615465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell120        0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615465p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell123   4775   6025  615465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell123        0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 615465p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/q         macrocell72    1250   1250  592317  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell125   4775   6025  615465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell125        0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 615516p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  591925  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell76   4034   5974  615516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 615518p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5972
-------------------------------------   ---- 
End-of-path arrival time (ps)           5972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  591389  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell72   4032   5972  615518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_5\/clock_0              macrocell72         0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 615534p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73   1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell89   4706   5956  615534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_11\/clock_0            macrocell89         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 615534p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell103   4706   5956  615534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_25\/clock_0            macrocell103        0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615534p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell141   4706   5956  615534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_63\/clock_0            macrocell141        0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 615553p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q        macrocell73   1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell84   4687   5937  615553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_6\/clock_0             macrocell84         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 615553p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73   1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell93   4687   5937  615553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_15\/clock_0            macrocell93         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 615553p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell138   4687   5937  615553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_60\/clock_0            macrocell138        0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 615553p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell139   4687   5937  615553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_61\/clock_0            macrocell139        0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615692p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5798
-------------------------------------   ---- 
End-of-path arrival time (ps)           5798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell121   4548   5798  615692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_43\/clock_0            macrocell121        0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 615692p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5798
-------------------------------------   ---- 
End-of-path arrival time (ps)           5798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell132   4548   5798  615692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_54\/clock_0            macrocell132        0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 615692p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5798
-------------------------------------   ---- 
End-of-path arrival time (ps)           5798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell135   4548   5798  615692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_57\/clock_0            macrocell135        0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 615717p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5773
-------------------------------------   ---- 
End-of-path arrival time (ps)           5773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75   1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell91   4523   5773  615717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_13\/clock_0            macrocell91         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 615717p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5773
-------------------------------------   ---- 
End-of-path arrival time (ps)           5773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell113   4523   5773  615717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_35\/clock_0            macrocell113        0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615717p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5773
-------------------------------------   ---- 
End-of-path arrival time (ps)           5773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell119   4523   5773  615717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_41\/clock_0            macrocell119        0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 616282p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77   1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell94   3958   5208  616282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell94         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 616282p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell110   3958   5208  616282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell110        0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 616282p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell126   3958   5208  616282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell126        0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 616282p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/q         macrocell77    1250   1250  590684  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell130   3958   5208  616282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell130        0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_227/q
Path End       : \ADC_TS410:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_TS410:bSAR_SEQ:EOCSts\/clock
Path slack     : 616419p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                           -500
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8081
-------------------------------------   ---- 
End-of-path arrival time (ps)           8081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_227/clock_0                                            macrocell142        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
Net_227/q                             macrocell142   1250   1250  616419  RISE       1
\ADC_TS410:bSAR_SEQ:EOCSts\/status_0  statuscell1    6831   8081  616419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:EOCSts\/clock                          statuscell1         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 616515p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q        macrocell75   1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell85   3725   4975  616515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_7\/clock_0             macrocell85         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 616515p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell100   3725   4975  616515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_22\/clock_0            macrocell100        0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 616515p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_2\/q         macrocell75    1250   1250  587760  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell109   3725   4975  616515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_31\/clock_0            macrocell109        0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 616615p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73   1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell97   3625   4875  616615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_19\/clock_0            macrocell97         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 616615p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell102   3625   4875  616615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_24\/clock_0            macrocell102        0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616615p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell108   3625   4875  616615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_30\/clock_0            macrocell108        0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 616615p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell136   3625   4875  616615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_58\/clock_0            macrocell136        0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 616618p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73   1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell92   3622   4872  616618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_14\/clock_0            macrocell92         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 616618p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_4\/q         macrocell73    1250   1250  587386  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell137   3622   4872  616618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_59\/clock_0            macrocell137        0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 616960p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76   1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell94   3280   4530  616960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_16\/clock_0            macrocell94         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 616960p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell110   3280   4530  616960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_32\/clock_0            macrocell110        0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 616960p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell126   3280   4530  616960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_48\/clock_0            macrocell126        0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 616960p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell130   3280   4530  616960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_52\/clock_0            macrocell130        0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 616970p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q        macrocell76   1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell82   3270   4520  616970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_4\/clock_0             macrocell82         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 616970p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell120   3270   4520  616970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_42\/clock_0            macrocell120        0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 616970p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell123   3270   4520  616970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_45\/clock_0            macrocell123        0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 616970p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell125   3270   4520  616970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_47\/clock_0            macrocell125        0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 616994p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  592864  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell77   2556   4496  616994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_0\/clock_0              macrocell77         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 617223p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:AMuxHw_2_Decoder_old_id_1\/q         macrocell76    1250   1250  592828  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell115   3017   4267  617223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:AMuxHw_2_Decoder_one_hot_37\/clock_0            macrocell115        0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_TS410:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_TS410:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 617423p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -2100
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:CtrlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  617423  RISE       1
\ADC_TS410:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     4267   5477  617423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:ChannelCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:nrq_reg\/q
Path End       : Net_227/main_1
Capture Clock  : Net_227/clock_0
Path slack     : 617936p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:nrq_reg\/clock_0                       macrocell144        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:nrq_reg\/q  macrocell144   1250   1250  617936  RISE       1
Net_227/main_1                  macrocell142   2304   3554  617936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_227/clock_0                                            macrocell142        0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_TS410:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_TS410:bSAR_SEQ:EOCSts\/clock
Path slack     : 618765p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -2100
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:CtrlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  617423  RISE       1
\ADC_TS410:bSAR_SEQ:EOCSts\/clk_en      statuscell1    2925   4135  618765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:EOCSts\/clock                          statuscell1         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_227/clk_en
Capture Clock  : Net_227/clock_0
Path slack     : 618766p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -2100
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:CtrlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  617423  RISE       1
Net_227/clk_en                          macrocell142   2924   4134  618766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_227/clock_0                                            macrocell142        0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS410:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_TS410:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_TS410:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 618766p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (ADC_TS410_IntClock:R#1 vs. ADC_TS410_IntClock:R#2)   625000
- Setup time                                                          -2100
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:CtrlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS410:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  617423  RISE       1
\ADC_TS410:bSAR_SEQ:nrq_reg\/clk_en     macrocell144   2924   4134  618766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_TS410:bSAR_SEQ:nrq_reg\/clock_0                       macrocell144        0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1046643p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30501
-------------------------------------   ----- 
End-of-path arrival time (ps)           30501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q                       macrocell25     1250   1250  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/reset      datapathcell2   7697   8947  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   5190  14137  1046643  RISE       1
\UART_OEM:BUART:counter_load_not\/main_2           macrocell3      6817  20955  1046643  RISE       1
\UART_OEM:BUART:counter_load_not\/q                macrocell3      3350  24305  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   6196  30501  1046643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_OEM:BUART:sRX:RxSts\/clock
Path slack     : 1050864p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31970
-------------------------------------   ----- 
End-of-path arrival time (ps)           31970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q                        macrocell25     1250   1250  1046643  RISE       1
\UART_OEM:BUART:sRX:RxShifter:u0\/reset             datapathcell3   8795  10045  1050864  RISE       1
\UART_OEM:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   8580  18625  1050864  RISE       1
\UART_OEM:BUART:rx_status_4\/main_1                 macrocell8      3677  22302  1050864  RISE       1
\UART_OEM:BUART:rx_status_4\/q                      macrocell8      3350  25652  1050864  RISE       1
\UART_OEM:BUART:sRX:RxSts\/status_4                 statusicell2    6318  31970  1050864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_OEM:BUART:sTX:TxSts\/clock
Path slack     : 1053286p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29547
-------------------------------------   ----- 
End-of-path arrival time (ps)           29547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q                        macrocell25     1250   1250  1046643  RISE       1
\UART_OEM:BUART:sTX:TxShifter:u0\/reset             datapathcell1   3823   5073  1053286  RISE       1
\UART_OEM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   8580  13653  1053286  RISE       1
\UART_OEM:BUART:tx_status_0\/main_3                 macrocell4      8026  21679  1053286  RISE       1
\UART_OEM:BUART:tx_status_0\/q                      macrocell4      3350  25029  1053286  RISE       1
\UART_OEM:BUART:sTX:TxSts\/status_0                 statusicell1    4518  29547  1053286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_OEM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1055447p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21877
-------------------------------------   ----- 
End-of-path arrival time (ps)           21877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q                     macrocell25     1250   1250  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   7697   8947  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  14137  1046643  RISE       1
\UART_OEM:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   7739  21877  1055447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:tx_state_0\/main_3
Capture Clock  : \UART_OEM:BUART:tx_state_0\/clock_0
Path slack     : 1057931p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21893
-------------------------------------   ----- 
End-of-path arrival time (ps)           21893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q                     macrocell25     1250   1250  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   7697   8947  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  14137  1046643  RISE       1
\UART_OEM:BUART:tx_state_0\/main_3               macrocell28     7755  21893  1057931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : MODIN3_1/main_7
Capture Clock  : MODIN3_1/clock_0
Path slack     : 1058385p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21438
-------------------------------------   ----- 
End-of-path arrival time (ps)           21438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q  macrocell25   1250   1250  1046643  RISE       1
MODIN3_1_split/main_1         macrocell66  10632  11882  1058385  RISE       1
MODIN3_1_split/q              macrocell66   3350  15232  1058385  RISE       1
MODIN3_1/main_7               macrocell40   6206  21438  1058385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:tx_state_2\/main_5
Capture Clock  : \UART_OEM:BUART:tx_state_2\/clock_0
Path slack     : 1058761p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21063
-------------------------------------   ----- 
End-of-path arrival time (ps)           21063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q                     macrocell25     1250   1250  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   7697   8947  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190  14137  1058761  RISE       1
\UART_OEM:BUART:tx_state_2\/main_5               macrocell29     6925  21063  1058761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_2\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:txn\/main_6
Capture Clock  : \UART_OEM:BUART:txn\/clock_0
Path slack     : 1058772p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21051
-------------------------------------   ----- 
End-of-path arrival time (ps)           21051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q                     macrocell25     1250   1250  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   7697   8947  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190  14137  1058761  RISE       1
\UART_OEM:BUART:txn\/main_6                      macrocell26     6914  21051  1058772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:txn\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:tx_state_2\/main_3
Capture Clock  : \UART_OEM:BUART:tx_state_2\/clock_0
Path slack     : 1058868p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20955
-------------------------------------   ----- 
End-of-path arrival time (ps)           20955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q                     macrocell25     1250   1250  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   7697   8947  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  14137  1046643  RISE       1
\UART_OEM:BUART:tx_state_2\/main_3               macrocell29     6817  20955  1058868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_2\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \UART_OEM:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_OEM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1059870p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3470
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079863

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19994
-------------------------------------   ----- 
End-of-path arrival time (ps)           19994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell40         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
MODIN3_1/q                                  macrocell40     1250   1250  1059870  RISE       1
\UART_OEM:BUART:rx_postpoll\/main_1         macrocell7     11718  12968  1059870  RISE       1
\UART_OEM:BUART:rx_postpoll\/q              macrocell7      3350  16318  1059870  RISE       1
\UART_OEM:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   3676  19994  1059870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:tx_state_1\/main_5
Capture Clock  : \UART_OEM:BUART:tx_state_1\/clock_0
Path slack     : 1061665p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18158
-------------------------------------   ----- 
End-of-path arrival time (ps)           18158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q                     macrocell25     1250   1250  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   7697   8947  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190  14137  1058761  RISE       1
\UART_OEM:BUART:tx_state_1\/main_5               macrocell27     4020  18158  1061665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_1\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_3\/q
Path End       : \UART_OEM:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_OEM:BUART:sRX:RxBitCounter\/clock
Path slack     : 1061698p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16275
-------------------------------------   ----- 
End-of-path arrival time (ps)           16275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_3\/q            macrocell35   1250   1250  1061698  RISE       1
\UART_OEM:BUART:rx_counter_load\/main_2  macrocell6    5318   6568  1061698  RISE       1
\UART_OEM:BUART:rx_counter_load\/q       macrocell6    3350   9918  1061698  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/load   count7cell    6357  16275  1061698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:tx_state_1\/main_3
Capture Clock  : \UART_OEM:BUART:tx_state_1\/clock_0
Path slack     : 1061806p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18017
-------------------------------------   ----- 
End-of-path arrival time (ps)           18017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q                     macrocell25     1250   1250  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   7697   8947  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  14137  1046643  RISE       1
\UART_OEM:BUART:tx_state_1\/main_3               macrocell27     3880  18017  1061806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_1\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_OEM:BUART:tx_bitclk\/clock_0
Path slack     : 1061806p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18017
-------------------------------------   ----- 
End-of-path arrival time (ps)           18017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q                     macrocell25     1250   1250  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   7697   8947  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  14137  1046643  RISE       1
\UART_OEM:BUART:tx_bitclk\/main_2                macrocell30     3880  18017  1061806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_bitclk\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:txn\/main_4
Capture Clock  : \UART_OEM:BUART:txn\/clock_0
Path slack     : 1062465p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17358
-------------------------------------   ----- 
End-of-path arrival time (ps)           17358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q               macrocell25     1250   1250  1046643  RISE       1
\UART_OEM:BUART:sTX:TxShifter:u0\/reset    datapathcell1   3823   5073  1053286  RISE       1
\UART_OEM:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   9370  14443  1062465  RISE       1
\UART_OEM:BUART:txn\/main_4                macrocell26     2915  17358  1062465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:txn\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:tx_state_0\/main_4
Capture Clock  : \UART_OEM:BUART:tx_state_0\/clock_0
Path slack     : 1063522p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16301
-------------------------------------   ----- 
End-of-path arrival time (ps)           16301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q                        macrocell25     1250   1250  1046643  RISE       1
\UART_OEM:BUART:sTX:TxShifter:u0\/reset             datapathcell1   3823   5073  1053286  RISE       1
\UART_OEM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   8580  13653  1053286  RISE       1
\UART_OEM:BUART:tx_state_0\/main_4                  macrocell28     2648  16301  1063522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:sRX:RxShifter:u0\/reset
Capture Clock  : \UART_OEM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1064468p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -8820
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1074513

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10045
-------------------------------------   ----- 
End-of-path arrival time (ps)           10045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q             macrocell25     1250   1250  1046643  RISE       1
\UART_OEM:BUART:sRX:RxShifter:u0\/reset  datapathcell3   8795  10045  1064468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/reset
Capture Clock  : \UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065516p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -8870
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1074463

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8947
-------------------------------------   ---- 
End-of-path arrival time (ps)           8947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q                   macrocell25     1250   1250  1046643  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/reset  datapathcell2   7697   8947  1065516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \UART_OEM:BUART:rx_status_3\/main_7
Capture Clock  : \UART_OEM:BUART:rx_status_3\/clock_0
Path slack     : 1065785p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14038
-------------------------------------   ----- 
End-of-path arrival time (ps)           14038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q                           macrocell40   1250   1250  1059870  RISE       1
\UART_OEM:BUART:rx_status_3\/main_7  macrocell42  12788  14038  1065785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_status_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_1\/q
Path End       : \UART_OEM:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_OEM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1065888p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11435
-------------------------------------   ----- 
End-of-path arrival time (ps)           11435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_1\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_1\/q                macrocell27     1250   1250  1057651  RISE       1
\UART_OEM:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1  10185  11435  1065888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : MODIN3_1/main_1
Capture Clock  : MODIN3_1/clock_0
Path slack     : 1067065p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12758
-------------------------------------   ----- 
End-of-path arrival time (ps)           12758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q  macrocell25   1250   1250  1046643  RISE       1
MODIN3_1/main_1               macrocell40  11508  12758  1067065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : MODIN3_0/main_1
Capture Clock  : MODIN3_0/clock_0
Path slack     : 1067065p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12758
-------------------------------------   ----- 
End-of-path arrival time (ps)           12758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q  macrocell25   1250   1250  1046643  RISE       1
MODIN3_0/main_1               macrocell41  11508  12758  1067065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_1\/q
Path End       : \UART_OEM:BUART:tx_state_0\/main_1
Capture Clock  : \UART_OEM:BUART:tx_state_0\/clock_0
Path slack     : 1068372p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11451
-------------------------------------   ----- 
End-of-path arrival time (ps)           11451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_1\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_1\/q       macrocell27   1250   1250  1057651  RISE       1
\UART_OEM:BUART:tx_state_0\/main_1  macrocell28  10201  11451  1068372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:rx_state_3\/main_0
Capture Clock  : \UART_OEM:BUART:rx_state_3\/clock_0
Path slack     : 1068377p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11446
-------------------------------------   ----- 
End-of-path arrival time (ps)           11446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q        macrocell25   1250   1250  1046643  RISE       1
\UART_OEM:BUART:rx_state_3\/main_0  macrocell35  10196  11446  1068377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:rx_state_2\/main_1
Capture Clock  : \UART_OEM:BUART:rx_state_2\/clock_0
Path slack     : 1068377p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11446
-------------------------------------   ----- 
End-of-path arrival time (ps)           11446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q        macrocell25   1250   1250  1046643  RISE       1
\UART_OEM:BUART:rx_state_2\/main_1  macrocell36  10196  11446  1068377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_0\/q
Path End       : \UART_OEM:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_OEM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1068685p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8639
-------------------------------------   ---- 
End-of-path arrival time (ps)           8639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_0\/q                macrocell33     1250   1250  1062435  RISE       1
\UART_OEM:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   7389   8639  1068685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_1\/q
Path End       : \UART_OEM:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_OEM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1068873p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8450
-------------------------------------   ---- 
End-of-path arrival time (ps)           8450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_1\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_1\/q                macrocell32     1250   1250  1062601  RISE       1
\UART_OEM:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   7200   8450  1068873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_1\/q
Path End       : \UART_OEM:BUART:txn\/main_2
Capture Clock  : \UART_OEM:BUART:txn\/clock_0
Path slack     : 1069214p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10609
-------------------------------------   ----- 
End-of-path arrival time (ps)           10609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_1\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_1\/q  macrocell27   1250   1250  1057651  RISE       1
\UART_OEM:BUART:txn\/main_2    macrocell26   9359  10609  1069214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:txn\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:sTX:TxShifter:u0\/reset
Capture Clock  : \UART_OEM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069641p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -8620
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1074713

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5073
-------------------------------------   ---- 
End-of-path arrival time (ps)           5073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q             macrocell25     1250   1250  1046643  RISE       1
\UART_OEM:BUART:sTX:TxShifter:u0\/reset  datapathcell1   3823   5073  1069641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:tx_state_1\/main_0
Capture Clock  : \UART_OEM:BUART:tx_state_1\/clock_0
Path slack     : 1069796p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10027
-------------------------------------   ----- 
End-of-path arrival time (ps)           10027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q        macrocell25   1250   1250  1046643  RISE       1
\UART_OEM:BUART:tx_state_1\/main_0  macrocell27   8777  10027  1069796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_1\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_1\/q
Path End       : \UART_OEM:BUART:tx_state_2\/main_1
Capture Clock  : \UART_OEM:BUART:tx_state_2\/clock_0
Path slack     : 1069876p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9947
-------------------------------------   ---- 
End-of-path arrival time (ps)           9947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_1\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_1\/q       macrocell27   1250   1250  1057651  RISE       1
\UART_OEM:BUART:tx_state_2\/main_1  macrocell29   8697   9947  1069876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_2\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_3
Path End       : MODIN3_1/main_2
Capture Clock  : MODIN3_1/clock_0
Path slack     : 1070091p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9732
-------------------------------------   ---- 
End-of-path arrival time (ps)           9732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  1063372  RISE       1
MODIN3_1/main_2                            macrocell40   7792   9732  1070091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_3
Path End       : MODIN3_0/main_2
Capture Clock  : MODIN3_0/clock_0
Path slack     : 1070091p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9732
-------------------------------------   ---- 
End-of-path arrival time (ps)           9732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  1063372  RISE       1
MODIN3_0/main_2                            macrocell41   7792   9732  1070091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_bitclk_enable\/q
Path End       : \UART_OEM:BUART:rx_state_3\/main_3
Capture Clock  : \UART_OEM:BUART:rx_state_3\/clock_0
Path slack     : 1070205p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9619
-------------------------------------   ---- 
End-of-path arrival time (ps)           9619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_bitclk_enable\/q  macrocell38   1250   1250  1070205  RISE       1
\UART_OEM:BUART:rx_state_3\/main_3   macrocell35   8369   9619  1070205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_bitclk_enable\/q
Path End       : \UART_OEM:BUART:rx_state_2\/main_4
Capture Clock  : \UART_OEM:BUART:rx_state_2\/clock_0
Path slack     : 1070205p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9619
-------------------------------------   ---- 
End-of-path arrival time (ps)           9619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_bitclk_enable\/q  macrocell38   1250   1250  1070205  RISE       1
\UART_OEM:BUART:rx_state_2\/main_4   macrocell36   8369   9619  1070205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_bitclk_enable\/q
Path End       : \UART_OEM:BUART:rx_state_0\/main_4
Capture Clock  : \UART_OEM:BUART:rx_state_0\/clock_0
Path slack     : 1070215p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9608
-------------------------------------   ---- 
End-of-path arrival time (ps)           9608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_bitclk_enable\/q  macrocell38   1250   1250  1070205  RISE       1
\UART_OEM:BUART:rx_state_0\/main_4   macrocell33   8358   9608  1070215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_bitclk_enable\/q
Path End       : \UART_OEM:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_OEM:BUART:rx_load_fifo\/clock_0
Path slack     : 1070215p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9608
-------------------------------------   ---- 
End-of-path arrival time (ps)           9608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_bitclk_enable\/q   macrocell38   1250   1250  1070205  RISE       1
\UART_OEM:BUART:rx_load_fifo\/main_3  macrocell34   8358   9608  1070215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_load_fifo\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_1/main_3
Capture Clock  : MODIN3_1/clock_0
Path slack     : 1070230p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9594
-------------------------------------   ---- 
End-of-path arrival time (ps)           9594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1063400  RISE       1
MODIN3_1/main_3                            macrocell40   7654   9594  1070230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_0/main_3
Capture Clock  : MODIN3_0/clock_0
Path slack     : 1070230p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9594
-------------------------------------   ---- 
End-of-path arrival time (ps)           9594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1063400  RISE       1
MODIN3_0/main_3                            macrocell41   7654   9594  1070230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_0
Path End       : MODIN3_0/main_5
Capture Clock  : MODIN3_0/clock_0
Path slack     : 1070283p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9541
-------------------------------------   ---- 
End-of-path arrival time (ps)           9541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1063543  RISE       1
MODIN3_0/main_5                            macrocell41   7601   9541  1070283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_1/main_4
Capture Clock  : MODIN3_1/clock_0
Path slack     : 1070291p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9533
-------------------------------------   ---- 
End-of-path arrival time (ps)           9533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1063412  RISE       1
MODIN3_1/main_4                            macrocell40   7593   9533  1070291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_0/main_4
Capture Clock  : MODIN3_0/clock_0
Path slack     : 1070291p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9533
-------------------------------------   ---- 
End-of-path arrival time (ps)           9533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1063412  RISE       1
MODIN3_0/main_4                            macrocell41   7593   9533  1070291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_bitclk\/q
Path End       : \UART_OEM:BUART:tx_state_0\/main_6
Capture Clock  : \UART_OEM:BUART:tx_state_0\/clock_0
Path slack     : 1070368p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9455
-------------------------------------   ---- 
End-of-path arrival time (ps)           9455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_bitclk\/clock_0                         macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_bitclk\/q        macrocell30   1250   1250  1070368  RISE       1
\UART_OEM:BUART:tx_state_0\/main_6  macrocell28   8205   9455  1070368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_OEM:BUART:rx_status_3\/main_8
Capture Clock  : \UART_OEM:BUART:rx_status_3\/clock_0
Path slack     : 1070409p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9415
-------------------------------------   ---- 
End-of-path arrival time (ps)           9415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell41         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q                           macrocell41   1250   1250  1060208  RISE       1
\UART_OEM:BUART:rx_status_3\/main_8  macrocell42   8165   9415  1070409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_status_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:rx_state_0\/main_1
Capture Clock  : \UART_OEM:BUART:rx_state_0\/clock_0
Path slack     : 1070581p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9243
-------------------------------------   ---- 
End-of-path arrival time (ps)           9243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q        macrocell25   1250   1250  1046643  RISE       1
\UART_OEM:BUART:rx_state_0\/main_1  macrocell33   7993   9243  1070581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_OEM:BUART:rx_load_fifo\/clock_0
Path slack     : 1070581p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9243
-------------------------------------   ---- 
End-of-path arrival time (ps)           9243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q          macrocell25   1250   1250  1046643  RISE       1
\UART_OEM:BUART:rx_load_fifo\/main_0  macrocell34   7993   9243  1070581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_load_fifo\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_0\/q
Path End       : \UART_OEM:BUART:tx_state_1\/main_2
Capture Clock  : \UART_OEM:BUART:tx_state_1\/clock_0
Path slack     : 1070610p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9213
-------------------------------------   ---- 
End-of-path arrival time (ps)           9213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_0\/q       macrocell28   1250   1250  1061866  RISE       1
\UART_OEM:BUART:tx_state_1\/main_2  macrocell27   7963   9213  1070610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_1\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_0\/q
Path End       : \UART_OEM:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_OEM:BUART:tx_bitclk\/clock_0
Path slack     : 1070610p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9213
-------------------------------------   ---- 
End-of-path arrival time (ps)           9213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_0\/q      macrocell28   1250   1250  1061866  RISE       1
\UART_OEM:BUART:tx_bitclk\/main_1  macrocell30   7963   9213  1070610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_bitclk\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_OEM:BUART:rx_state_0\/main_11
Capture Clock  : \UART_OEM:BUART:rx_state_0\/clock_0
Path slack     : 1070886p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8937
-------------------------------------   ---- 
End-of-path arrival time (ps)           8937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1070886  RISE       1
\UART_OEM:BUART:rx_state_0\/main_11        macrocell33   6997   8937  1070886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_OEM:BUART:rx_load_fifo\/main_8
Capture Clock  : \UART_OEM:BUART:rx_load_fifo\/clock_0
Path slack     : 1070886p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8937
-------------------------------------   ---- 
End-of-path arrival time (ps)           8937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1070886  RISE       1
\UART_OEM:BUART:rx_load_fifo\/main_8       macrocell34   6997   8937  1070886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_load_fifo\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_OEM:BUART:rx_state_3\/main_8
Capture Clock  : \UART_OEM:BUART:rx_state_3\/clock_0
Path slack     : 1070909p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8914
-------------------------------------   ---- 
End-of-path arrival time (ps)           8914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1070886  RISE       1
\UART_OEM:BUART:rx_state_3\/main_8         macrocell35   6974   8914  1070909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_OEM:BUART:rx_state_2\/main_10
Capture Clock  : \UART_OEM:BUART:rx_state_2\/clock_0
Path slack     : 1070909p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8914
-------------------------------------   ---- 
End-of-path arrival time (ps)           8914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1070886  RISE       1
\UART_OEM:BUART:rx_state_2\/main_10        macrocell36   6974   8914  1070909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_2\/q
Path End       : \UART_OEM:BUART:tx_state_1\/main_4
Capture Clock  : \UART_OEM:BUART:tx_state_1\/clock_0
Path slack     : 1070911p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8912
-------------------------------------   ---- 
End-of-path arrival time (ps)           8912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_2\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_2\/q       macrocell29   1250   1250  1062112  RISE       1
\UART_OEM:BUART:tx_state_1\/main_4  macrocell27   7662   8912  1070911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_1\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_2\/q
Path End       : \UART_OEM:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_OEM:BUART:tx_bitclk\/clock_0
Path slack     : 1070911p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8912
-------------------------------------   ---- 
End-of-path arrival time (ps)           8912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_2\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_2\/q      macrocell29   1250   1250  1062112  RISE       1
\UART_OEM:BUART:tx_bitclk\/main_3  macrocell30   7662   8912  1070911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_bitclk\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_OEM:BUART:rx_state_3\/main_7
Capture Clock  : \UART_OEM:BUART:rx_state_3\/clock_0
Path slack     : 1071141p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8683
-------------------------------------   ---- 
End-of-path arrival time (ps)           8683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1071141  RISE       1
\UART_OEM:BUART:rx_state_3\/main_7         macrocell35   6743   8683  1071141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_OEM:BUART:rx_state_2\/main_9
Capture Clock  : \UART_OEM:BUART:rx_state_2\/clock_0
Path slack     : 1071141p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8683
-------------------------------------   ---- 
End-of-path arrival time (ps)           8683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1071141  RISE       1
\UART_OEM:BUART:rx_state_2\/main_9         macrocell36   6743   8683  1071141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_OEM:BUART:rx_state_0\/main_10
Capture Clock  : \UART_OEM:BUART:rx_state_0\/clock_0
Path slack     : 1071149p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8674
-------------------------------------   ---- 
End-of-path arrival time (ps)           8674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1071141  RISE       1
\UART_OEM:BUART:rx_state_0\/main_10        macrocell33   6734   8674  1071149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_OEM:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_OEM:BUART:rx_load_fifo\/clock_0
Path slack     : 1071149p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8674
-------------------------------------   ---- 
End-of-path arrival time (ps)           8674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1071141  RISE       1
\UART_OEM:BUART:rx_load_fifo\/main_7       macrocell34   6734   8674  1071149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_load_fifo\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_bitclk\/q
Path End       : \UART_OEM:BUART:tx_state_2\/main_6
Capture Clock  : \UART_OEM:BUART:tx_state_2\/clock_0
Path slack     : 1071295p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8528
-------------------------------------   ---- 
End-of-path arrival time (ps)           8528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_bitclk\/clock_0                         macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_bitclk\/q        macrocell30   1250   1250  1070368  RISE       1
\UART_OEM:BUART:tx_state_2\/main_6  macrocell29   7278   8528  1071295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_2\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_bitclk\/q
Path End       : \UART_OEM:BUART:txn\/main_7
Capture Clock  : \UART_OEM:BUART:txn\/clock_0
Path slack     : 1071303p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8520
-------------------------------------   ---- 
End-of-path arrival time (ps)           8520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_bitclk\/clock_0                         macrocell30         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_bitclk\/q  macrocell30   1250   1250  1070368  RISE       1
\UART_OEM:BUART:txn\/main_7   macrocell26   7270   8520  1071303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:txn\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 698 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/tc
Path End       : \UART_OEM:BUART:rx_count7_bit8_wire\/main_5
Capture Clock  : \UART_OEM:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 1071393p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8431
-------------------------------------   ---- 
End-of-path arrival time (ps)           8431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/tc         count7cell    2050   2050  1071393  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/main_5  macrocell37   6381   8431  1071393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell37         0      0  RISE       1



++++ Path 699 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_OEM:BUART:rx_bitclk_enable\/main_4
Capture Clock  : \UART_OEM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1071406p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8418
-------------------------------------   ---- 
End-of-path arrival time (ps)           8418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_count7_bit8_wire\/q    macrocell37   1250   1250  1060295  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/main_4  macrocell38   7168   8418  1071406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 700 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_OEM:BUART:rx_state_0\/main_9
Capture Clock  : \UART_OEM:BUART:rx_state_0\/clock_0
Path slack     : 1071985p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7839
-------------------------------------   ---- 
End-of-path arrival time (ps)           7839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q                          macrocell41   1250   1250  1060208  RISE       1
\UART_OEM:BUART:rx_state_0\/main_9  macrocell33   6589   7839  1071985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 701 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \UART_OEM:BUART:rx_state_0\/main_8
Capture Clock  : \UART_OEM:BUART:rx_state_0\/clock_0
Path slack     : 1072038p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7785
-------------------------------------   ---- 
End-of-path arrival time (ps)           7785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q                          macrocell40   1250   1250  1059870  RISE       1
\UART_OEM:BUART:rx_state_0\/main_8  macrocell33   6535   7785  1072038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 702 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_bitclk_enable\/q
Path End       : \UART_OEM:BUART:rx_status_3\/main_4
Capture Clock  : \UART_OEM:BUART:rx_status_3\/clock_0
Path slack     : 1072046p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7777
-------------------------------------   ---- 
End-of-path arrival time (ps)           7777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_bitclk_enable\/q  macrocell38   1250   1250  1070205  RISE       1
\UART_OEM:BUART:rx_status_3\/main_4  macrocell42   6527   7777  1072046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_status_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 703 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_load_fifo\/q
Path End       : \UART_OEM:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_OEM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072263p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7941
-------------------------------------   ---- 
End-of-path arrival time (ps)           7941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_load_fifo\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_load_fifo\/q            macrocell34     1250   1250  1063558  RISE       1
\UART_OEM:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   6691   7941  1072263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 704 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_3\/q
Path End       : \UART_OEM:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_OEM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072324p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7500
-------------------------------------   ---- 
End-of-path arrival time (ps)           7500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_3\/q               macrocell35   1250   1250  1061698  RISE       1
\UART_OEM:BUART:rx_state_stop1_reg\/main_2  macrocell39   6250   7500  1072324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_stop1_reg\/clock_0                macrocell39         0      0  RISE       1



++++ Path 705 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:sTX:TxSts\/reset
Capture Clock  : \UART_OEM:BUART:sTX:TxSts\/clock
Path slack     : 1072361p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Recovery time                                                          0
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1083333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10973
-------------------------------------   ----- 
End-of-path arrival time (ps)           10973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q      macrocell25    1250   1250  1046643  RISE       1
\UART_OEM:BUART:sTX:TxSts\/reset  statusicell1   9723  10973  1072361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 706 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_bitclk_enable\/q
Path End       : \UART_OEM:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_OEM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072799p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_bitclk_enable\/q          macrocell38     1250   1250  1070205  RISE       1
\UART_OEM:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3274   4524  1072799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 707 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_3\/q
Path End       : \UART_OEM:BUART:rx_state_3\/main_4
Capture Clock  : \UART_OEM:BUART:rx_state_3\/clock_0
Path slack     : 1072802p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7021
-------------------------------------   ---- 
End-of-path arrival time (ps)           7021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_3\/q       macrocell35   1250   1250  1061698  RISE       1
\UART_OEM:BUART:rx_state_3\/main_4  macrocell35   5771   7021  1072802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 708 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_3\/q
Path End       : \UART_OEM:BUART:rx_state_2\/main_5
Capture Clock  : \UART_OEM:BUART:rx_state_2\/clock_0
Path slack     : 1072802p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7021
-------------------------------------   ---- 
End-of-path arrival time (ps)           7021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_3\/q       macrocell35   1250   1250  1061698  RISE       1
\UART_OEM:BUART:rx_state_2\/main_5  macrocell36   5771   7021  1072802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 709 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_2\/q
Path End       : \UART_OEM:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_OEM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072913p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6910
-------------------------------------   ---- 
End-of-path arrival time (ps)           6910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_2\/q               macrocell36   1250   1250  1062692  RISE       1
\UART_OEM:BUART:rx_state_stop1_reg\/main_3  macrocell39   5660   6910  1072913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_stop1_reg\/clock_0                macrocell39         0      0  RISE       1



++++ Path 710 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:rx_last\/main_1
Capture Clock  : \UART_OEM:BUART:rx_last\/clock_0
Path slack     : 1072929p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6895
-------------------------------------   ---- 
End-of-path arrival time (ps)           6895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q     macrocell25   1250   1250  1046643  RISE       1
\UART_OEM:BUART:rx_last\/main_1  macrocell44   5645   6895  1072929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_last\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 711 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:rx_count7_bit8_wire\/main_0
Capture Clock  : \UART_OEM:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 1072935p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6889
-------------------------------------   ---- 
End-of-path arrival time (ps)           6889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q                 macrocell25   1250   1250  1046643  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/main_0  macrocell37   5639   6889  1072935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell37         0      0  RISE       1



++++ Path 712 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:rx_status_3\/main_1
Capture Clock  : \UART_OEM:BUART:rx_status_3\/clock_0
Path slack     : 1072935p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6889
-------------------------------------   ---- 
End-of-path arrival time (ps)           6889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q         macrocell25   1250   1250  1046643  RISE       1
\UART_OEM:BUART:rx_status_3\/main_1  macrocell42   5639   6889  1072935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_status_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 713 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:rx_address_detected\/main_0
Capture Clock  : \UART_OEM:BUART:rx_address_detected\/clock_0
Path slack     : 1072935p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6889
-------------------------------------   ---- 
End-of-path arrival time (ps)           6889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q                 macrocell25   1250   1250  1046643  RISE       1
\UART_OEM:BUART:rx_address_detected\/main_0  macrocell43   5639   6889  1072935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_address_detected\/clock_0               macrocell43         0      0  RISE       1



++++ Path 714 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_1/main_6
Capture Clock  : MODIN3_1/clock_0
Path slack     : 1072950p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6873
-------------------------------------   ---- 
End-of-path arrival time (ps)           6873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell40         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q       macrocell40   1250   1250  1059870  RISE       1
MODIN3_1/main_6  macrocell40   5623   6873  1072950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 715 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_1\/q
Path End       : \UART_OEM:BUART:rx_state_0\/main_2
Capture Clock  : \UART_OEM:BUART:rx_state_0\/clock_0
Path slack     : 1073011p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6813
-------------------------------------   ---- 
End-of-path arrival time (ps)           6813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_1\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_1\/q       macrocell32   1250   1250  1062601  RISE       1
\UART_OEM:BUART:rx_state_0\/main_2  macrocell33   5563   6813  1073011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 716 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_1\/q
Path End       : \UART_OEM:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_OEM:BUART:rx_load_fifo\/clock_0
Path slack     : 1073011p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6813
-------------------------------------   ---- 
End-of-path arrival time (ps)           6813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_1\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_1\/q         macrocell32   1250   1250  1062601  RISE       1
\UART_OEM:BUART:rx_load_fifo\/main_1  macrocell34   5563   6813  1073011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_load_fifo\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 717 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_0\/q
Path End       : \UART_OEM:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_OEM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073014p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6810
-------------------------------------   ---- 
End-of-path arrival time (ps)           6810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_0\/q               macrocell33   1250   1250  1062435  RISE       1
\UART_OEM:BUART:rx_state_stop1_reg\/main_1  macrocell39   5560   6810  1073014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_stop1_reg\/clock_0                macrocell39         0      0  RISE       1



++++ Path 718 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_1\/q
Path End       : \UART_OEM:BUART:rx_state_3\/main_1
Capture Clock  : \UART_OEM:BUART:rx_state_3\/clock_0
Path slack     : 1073025p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6798
-------------------------------------   ---- 
End-of-path arrival time (ps)           6798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_1\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_1\/q       macrocell32   1250   1250  1062601  RISE       1
\UART_OEM:BUART:rx_state_3\/main_1  macrocell35   5548   6798  1073025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 719 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_1\/q
Path End       : \UART_OEM:BUART:rx_state_2\/main_2
Capture Clock  : \UART_OEM:BUART:rx_state_2\/clock_0
Path slack     : 1073025p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6798
-------------------------------------   ---- 
End-of-path arrival time (ps)           6798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_1\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_1\/q       macrocell32   1250   1250  1062601  RISE       1
\UART_OEM:BUART:rx_state_2\/main_2  macrocell36   5548   6798  1073025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 720 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_3\/q
Path End       : \UART_OEM:BUART:rx_count7_bit8_wire\/main_3
Capture Clock  : \UART_OEM:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 1073256p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6568
-------------------------------------   ---- 
End-of-path arrival time (ps)           6568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_3\/q                macrocell35   1250   1250  1061698  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/main_3  macrocell37   5318   6568  1073256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell37         0      0  RISE       1



++++ Path 721 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_3\/q
Path End       : \UART_OEM:BUART:rx_status_3\/main_5
Capture Clock  : \UART_OEM:BUART:rx_status_3\/clock_0
Path slack     : 1073256p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6568
-------------------------------------   ---- 
End-of-path arrival time (ps)           6568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_3\/q        macrocell35   1250   1250  1061698  RISE       1
\UART_OEM:BUART:rx_status_3\/main_5  macrocell42   5318   6568  1073256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_status_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 722 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:sRX:RxBitCounter\/reset
Capture Clock  : \UART_OEM:BUART:sRX:RxBitCounter\/clock
Path slack     : 1073288p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Recovery time                                                          0
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1083333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10045
-------------------------------------   ----- 
End-of-path arrival time (ps)           10045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q             macrocell25   1250   1250  1046643  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/reset  count7cell    8795  10045  1073288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 723 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_count7_bit8_wire\/q
Path End       : MODIN3_1/main_5
Capture Clock  : MODIN3_1/clock_0
Path slack     : 1073296p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell37         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_count7_bit8_wire\/q  macrocell37   1250   1250  1060295  RISE       1
MODIN3_1/main_5                         macrocell40   5277   6527  1073296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 724 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_count7_bit8_wire\/q
Path End       : MODIN3_0/main_6
Capture Clock  : MODIN3_0/clock_0
Path slack     : 1073296p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell37         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_count7_bit8_wire\/q  macrocell37   1250   1250  1060295  RISE       1
MODIN3_0/main_6                         macrocell41   5277   6527  1073296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 725 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:txn\/main_0
Capture Clock  : \UART_OEM:BUART:txn\/clock_0
Path slack     : 1073298p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6525
-------------------------------------   ---- 
End-of-path arrival time (ps)           6525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q  macrocell25   1250   1250  1046643  RISE       1
\UART_OEM:BUART:txn\/main_0   macrocell26   5275   6525  1073298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:txn\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 726 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:tx_mark\/main_0
Capture Clock  : \UART_OEM:BUART:tx_mark\/clock_0
Path slack     : 1073298p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6525
-------------------------------------   ---- 
End-of-path arrival time (ps)           6525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q     macrocell25   1250   1250  1046643  RISE       1
\UART_OEM:BUART:tx_mark\/main_0  macrocell31   5275   6525  1073298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_mark\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 727 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:rx_state_1\/main_0
Capture Clock  : \UART_OEM:BUART:rx_state_1\/clock_0
Path slack     : 1073298p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6525
-------------------------------------   ---- 
End-of-path arrival time (ps)           6525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q        macrocell25   1250   1250  1046643  RISE       1
\UART_OEM:BUART:rx_state_1\/main_0  macrocell32   5275   6525  1073298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_1\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 728 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:tx_state_2\/main_0
Capture Clock  : \UART_OEM:BUART:tx_state_2\/clock_0
Path slack     : 1073315p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6509
-------------------------------------   ---- 
End-of-path arrival time (ps)           6509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q        macrocell25   1250   1250  1046643  RISE       1
\UART_OEM:BUART:tx_state_2\/main_0  macrocell29   5259   6509  1073315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_2\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 729 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_2\/q
Path End       : \UART_OEM:BUART:tx_state_0\/main_5
Capture Clock  : \UART_OEM:BUART:tx_state_0\/clock_0
Path slack     : 1073410p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6413
-------------------------------------   ---- 
End-of-path arrival time (ps)           6413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_2\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_2\/q       macrocell29   1250   1250  1062112  RISE       1
\UART_OEM:BUART:tx_state_0\/main_5  macrocell28   5163   6413  1073410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 730 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_0\/q
Path End       : \UART_OEM:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_OEM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073447p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_0\/q                macrocell28     1250   1250  1061866  RISE       1
\UART_OEM:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2627   3877  1073447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 731 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_0\/q
Path End       : \UART_OEM:BUART:rx_count7_bit8_wire\/main_2
Capture Clock  : \UART_OEM:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 1073992p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5831
-------------------------------------   ---- 
End-of-path arrival time (ps)           5831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_0\/q                macrocell33   1250   1250  1062435  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/main_2  macrocell37   4581   5831  1073992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell37         0      0  RISE       1



++++ Path 732 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_0\/q
Path End       : \UART_OEM:BUART:rx_status_3\/main_3
Capture Clock  : \UART_OEM:BUART:rx_status_3\/clock_0
Path slack     : 1073992p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5831
-------------------------------------   ---- 
End-of-path arrival time (ps)           5831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_0\/q        macrocell33   1250   1250  1062435  RISE       1
\UART_OEM:BUART:rx_status_3\/main_3  macrocell42   4581   5831  1073992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_status_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 733 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_0\/q
Path End       : \UART_OEM:BUART:txn\/main_3
Capture Clock  : \UART_OEM:BUART:txn\/clock_0
Path slack     : 1074031p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5793
-------------------------------------   ---- 
End-of-path arrival time (ps)           5793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_0\/q  macrocell28   1250   1250  1061866  RISE       1
\UART_OEM:BUART:txn\/main_3    macrocell26   4543   5793  1074031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:txn\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 734 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_0\/q
Path End       : \UART_OEM:BUART:tx_state_2\/main_2
Capture Clock  : \UART_OEM:BUART:tx_state_2\/clock_0
Path slack     : 1074092p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5732
-------------------------------------   ---- 
End-of-path arrival time (ps)           5732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_0\/q       macrocell28   1250   1250  1061866  RISE       1
\UART_OEM:BUART:tx_state_2\/main_2  macrocell29   4482   5732  1074092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_2\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 735 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_1\/q
Path End       : \UART_OEM:BUART:rx_count7_bit8_wire\/main_1
Capture Clock  : \UART_OEM:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 1074159p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_1\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_1\/q                macrocell32   1250   1250  1062601  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/main_1  macrocell37   4415   5665  1074159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell37         0      0  RISE       1



++++ Path 736 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_1\/q
Path End       : \UART_OEM:BUART:rx_status_3\/main_2
Capture Clock  : \UART_OEM:BUART:rx_status_3\/clock_0
Path slack     : 1074159p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_1\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_1\/q        macrocell32   1250   1250  1062601  RISE       1
\UART_OEM:BUART:rx_status_3\/main_2  macrocell42   4415   5665  1074159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_status_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 737 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_0/main_7
Capture Clock  : MODIN3_0/clock_0
Path slack     : 1074176p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5647
-------------------------------------   ---- 
End-of-path arrival time (ps)           5647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell41         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q       macrocell41   1250   1250  1060208  RISE       1
MODIN3_0/main_7  macrocell41   4397   5647  1074176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 738 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_OEM:BUART:rx_state_0\/main_7
Capture Clock  : \UART_OEM:BUART:rx_state_0\/clock_0
Path slack     : 1074190p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5633
-------------------------------------   ---- 
End-of-path arrival time (ps)           5633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell37         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_count7_bit8_wire\/q  macrocell37   1250   1250  1060295  RISE       1
\UART_OEM:BUART:rx_state_0\/main_7      macrocell33   4383   5633  1074190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 739 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_OEM:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_OEM:BUART:rx_load_fifo\/clock_0
Path slack     : 1074190p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5633
-------------------------------------   ---- 
End-of-path arrival time (ps)           5633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell37         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_count7_bit8_wire\/q  macrocell37   1250   1250  1060295  RISE       1
\UART_OEM:BUART:rx_load_fifo\/main_6    macrocell34   4383   5633  1074190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_load_fifo\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 740 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_3\/q
Path End       : \UART_OEM:BUART:rx_state_0\/main_5
Capture Clock  : \UART_OEM:BUART:rx_state_0\/clock_0
Path slack     : 1074206p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_3\/q       macrocell35   1250   1250  1061698  RISE       1
\UART_OEM:BUART:rx_state_0\/main_5  macrocell33   4367   5617  1074206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 741 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_3\/q
Path End       : \UART_OEM:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_OEM:BUART:rx_load_fifo\/clock_0
Path slack     : 1074206p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_3\/q         macrocell35   1250   1250  1061698  RISE       1
\UART_OEM:BUART:rx_load_fifo\/main_4  macrocell34   4367   5617  1074206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_load_fifo\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 742 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_OEM:BUART:rx_state_3\/main_6
Capture Clock  : \UART_OEM:BUART:rx_state_3\/clock_0
Path slack     : 1074213p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell37         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_count7_bit8_wire\/q  macrocell37   1250   1250  1060295  RISE       1
\UART_OEM:BUART:rx_state_3\/main_6      macrocell35   4361   5611  1074213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 743 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_OEM:BUART:rx_state_2\/main_7
Capture Clock  : \UART_OEM:BUART:rx_state_2\/clock_0
Path slack     : 1074213p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell37         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_count7_bit8_wire\/q  macrocell37   1250   1250  1060295  RISE       1
\UART_OEM:BUART:rx_state_2\/main_7      macrocell36   4361   5611  1074213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 744 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_2\/q
Path End       : \UART_OEM:BUART:rx_count7_bit8_wire\/main_4
Capture Clock  : \UART_OEM:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 1074250p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5574
-------------------------------------   ---- 
End-of-path arrival time (ps)           5574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_2\/q                macrocell36   1250   1250  1062692  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/main_4  macrocell37   4324   5574  1074250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell37         0      0  RISE       1



++++ Path 745 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_2\/q
Path End       : \UART_OEM:BUART:rx_status_3\/main_6
Capture Clock  : \UART_OEM:BUART:rx_status_3\/clock_0
Path slack     : 1074250p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5574
-------------------------------------   ---- 
End-of-path arrival time (ps)           5574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_2\/q        macrocell36   1250   1250  1062692  RISE       1
\UART_OEM:BUART:rx_status_3\/main_6  macrocell42   4324   5574  1074250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_status_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 746 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_2\/q
Path End       : \UART_OEM:BUART:tx_state_2\/main_4
Capture Clock  : \UART_OEM:BUART:tx_state_2\/clock_0
Path slack     : 1074338p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5486
-------------------------------------   ---- 
End-of-path arrival time (ps)           5486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_2\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_2\/q       macrocell29   1250   1250  1062112  RISE       1
\UART_OEM:BUART:tx_state_2\/main_4  macrocell29   4236   5486  1074338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_2\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 747 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_count7_bit8_wire\/q
Path End       : \UART_OEM:BUART:rx_count7_bit8_wire\/main_6
Capture Clock  : \UART_OEM:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 1074471p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell37         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_count7_bit8_wire\/q       macrocell37   1250   1250  1060295  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/main_6  macrocell37   4102   5352  1074471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_count7_bit8_wire\/clock_0               macrocell37         0      0  RISE       1



++++ Path 748 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:tx_state_0\/main_0
Capture Clock  : \UART_OEM:BUART:tx_state_0\/clock_0
Path slack     : 1074776p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5047
-------------------------------------   ---- 
End-of-path arrival time (ps)           5047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q        macrocell25   1250   1250  1046643  RISE       1
\UART_OEM:BUART:tx_state_0\/main_0  macrocell28   3797   5047  1074776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 749 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_2\/q
Path End       : \UART_OEM:BUART:txn\/main_5
Capture Clock  : \UART_OEM:BUART:txn\/clock_0
Path slack     : 1075003p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4820
-------------------------------------   ---- 
End-of-path arrival time (ps)           4820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_2\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_2\/q  macrocell29   1250   1250  1062112  RISE       1
\UART_OEM:BUART:txn\/main_5    macrocell26   3570   4820  1075003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:txn\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 750 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_1\/q
Path End       : \UART_OEM:BUART:tx_state_1\/main_1
Capture Clock  : \UART_OEM:BUART:tx_state_1\/clock_0
Path slack     : 1075162p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_1\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_1\/q       macrocell27   1250   1250  1057651  RISE       1
\UART_OEM:BUART:tx_state_1\/main_1  macrocell27   3411   4661  1075162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_1\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 751 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_1\/q
Path End       : \UART_OEM:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_OEM:BUART:tx_bitclk\/clock_0
Path slack     : 1075162p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_1\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_1\/q      macrocell27   1250   1250  1057651  RISE       1
\UART_OEM:BUART:tx_bitclk\/main_0  macrocell30   3411   4661  1075162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_bitclk\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 752 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_OEM:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_OEM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075224p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4600
-------------------------------------   ---- 
End-of-path arrival time (ps)           4600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  1063372  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/main_0   macrocell38   2660   4600  1075224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 753 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_OEM:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_OEM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075244p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1063412  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/main_2   macrocell38   2640   4580  1075244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 754 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_OEM:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_OEM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075246p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1063400  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/main_1   macrocell38   2637   4577  1075246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 755 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_bitclk\/q
Path End       : \UART_OEM:BUART:tx_state_1\/main_6
Capture Clock  : \UART_OEM:BUART:tx_state_1\/clock_0
Path slack     : 1075319p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4504
-------------------------------------   ---- 
End-of-path arrival time (ps)           4504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_bitclk\/clock_0                         macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_bitclk\/q        macrocell30   1250   1250  1070368  RISE       1
\UART_OEM:BUART:tx_state_1\/main_6  macrocell27   3254   4504  1075319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_1\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 756 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_OEM:BUART:rx_bitclk_enable\/main_3
Capture Clock  : \UART_OEM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075564p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1063543  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/main_3   macrocell38   2320   4260  1075564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_bitclk_enable\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 757 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_1\/q
Path End       : \UART_OEM:BUART:rx_state_1\/main_1
Capture Clock  : \UART_OEM:BUART:rx_state_1\/clock_0
Path slack     : 1075645p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_1\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_1\/q       macrocell32   1250   1250  1062601  RISE       1
\UART_OEM:BUART:rx_state_1\/main_1  macrocell32   2929   4179  1075645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_1\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 758 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_1\/q
Path End       : \UART_OEM:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_OEM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075645p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_1\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_1\/q               macrocell32   1250   1250  1062601  RISE       1
\UART_OEM:BUART:rx_state_stop1_reg\/main_0  macrocell39   2929   4179  1075645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_stop1_reg\/clock_0                macrocell39         0      0  RISE       1



++++ Path 759 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_last\/q
Path End       : \UART_OEM:BUART:rx_state_2\/main_8
Capture Clock  : \UART_OEM:BUART:rx_state_2\/clock_0
Path slack     : 1075666p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_last\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_last\/q          macrocell44   1250   1250  1075666  RISE       1
\UART_OEM:BUART:rx_state_2\/main_8  macrocell36   2907   4157  1075666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 760 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_0\/q
Path End       : \UART_OEM:BUART:rx_state_0\/main_3
Capture Clock  : \UART_OEM:BUART:rx_state_0\/clock_0
Path slack     : 1075773p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_0\/q       macrocell33   1250   1250  1062435  RISE       1
\UART_OEM:BUART:rx_state_0\/main_3  macrocell33   2800   4050  1075773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 761 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_0\/q
Path End       : \UART_OEM:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_OEM:BUART:rx_load_fifo\/clock_0
Path slack     : 1075773p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_0\/q         macrocell33   1250   1250  1062435  RISE       1
\UART_OEM:BUART:rx_load_fifo\/main_2  macrocell34   2800   4050  1075773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_load_fifo\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 762 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_0\/q
Path End       : \UART_OEM:BUART:rx_state_3\/main_2
Capture Clock  : \UART_OEM:BUART:rx_state_3\/clock_0
Path slack     : 1075786p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_0\/q       macrocell33   1250   1250  1062435  RISE       1
\UART_OEM:BUART:rx_state_3\/main_2  macrocell35   2787   4037  1075786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 763 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_0\/q
Path End       : \UART_OEM:BUART:rx_state_2\/main_3
Capture Clock  : \UART_OEM:BUART:rx_state_2\/clock_0
Path slack     : 1075786p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_0\/q       macrocell33   1250   1250  1062435  RISE       1
\UART_OEM:BUART:rx_state_2\/main_3  macrocell36   2787   4037  1075786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 764 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_2\/q
Path End       : \UART_OEM:BUART:rx_state_3\/main_5
Capture Clock  : \UART_OEM:BUART:rx_state_3\/clock_0
Path slack     : 1075797p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_2\/q       macrocell36   1250   1250  1062692  RISE       1
\UART_OEM:BUART:rx_state_3\/main_5  macrocell35   2776   4026  1075797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_3\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 765 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_2\/q
Path End       : \UART_OEM:BUART:rx_state_2\/main_6
Capture Clock  : \UART_OEM:BUART:rx_state_2\/clock_0
Path slack     : 1075797p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_2\/q       macrocell36   1250   1250  1062692  RISE       1
\UART_OEM:BUART:rx_state_2\/main_6  macrocell36   2776   4026  1075797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 766 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_2\/q
Path End       : \UART_OEM:BUART:rx_state_0\/main_6
Capture Clock  : \UART_OEM:BUART:rx_state_0\/clock_0
Path slack     : 1075804p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4019
-------------------------------------   ---- 
End-of-path arrival time (ps)           4019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_2\/q       macrocell36   1250   1250  1062692  RISE       1
\UART_OEM:BUART:rx_state_0\/main_6  macrocell33   2769   4019  1075804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_0\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 767 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_state_2\/q
Path End       : \UART_OEM:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_OEM:BUART:rx_load_fifo\/clock_0
Path slack     : 1075804p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4019
-------------------------------------   ---- 
End-of-path arrival time (ps)           4019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_state_2\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_state_2\/q         macrocell36   1250   1250  1062692  RISE       1
\UART_OEM:BUART:rx_load_fifo\/main_5  macrocell34   2769   4019  1075804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_load_fifo\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 768 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_state_0\/q
Path End       : \UART_OEM:BUART:tx_state_0\/main_2
Capture Clock  : \UART_OEM:BUART:tx_state_0\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_state_0\/q       macrocell28   1250   1250  1061866  RISE       1
\UART_OEM:BUART:tx_state_0\/main_2  macrocell28   2618   3868  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 769 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:txn\/q
Path End       : \UART_OEM:BUART:txn\/main_1
Capture Clock  : \UART_OEM:BUART:txn\/clock_0
Path slack     : 1075973p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:txn\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:txn\/q       macrocell26   1250   1250  1075973  RISE       1
\UART_OEM:BUART:txn\/main_1  macrocell26   2601   3851  1075973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:txn\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 770 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_address_detected\/q
Path End       : \UART_OEM:BUART:rx_address_detected\/main_1
Capture Clock  : \UART_OEM:BUART:rx_address_detected\/clock_0
Path slack     : 1076269p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_address_detected\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_address_detected\/q       macrocell43   1250   1250  1076269  RISE       1
\UART_OEM:BUART:rx_address_detected\/main_1  macrocell43   2304   3554  1076269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_address_detected\/clock_0               macrocell43         0      0  RISE       1



++++ Path 771 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:tx_mark\/q
Path End       : \UART_OEM:BUART:tx_mark\/main_1
Capture Clock  : \UART_OEM:BUART:tx_mark\/clock_0
Path slack     : 1076269p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_mark\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_OEM:BUART:tx_mark\/q       macrocell31   1250   1250  1076269  RISE       1
\UART_OEM:BUART:tx_mark\/main_1  macrocell31   2304   3554  1076269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:tx_mark\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 772 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:rx_status_3\/q
Path End       : \UART_OEM:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_OEM:BUART:sRX:RxSts\/clock
Path slack     : 1077934p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:rx_status_3\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:rx_status_3\/q       macrocell42    1250   1250  1077934  RISE       1
\UART_OEM:BUART:sRX:RxSts\/status_3  statusicell2   3649   4899  1077934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 773 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_OEM:BUART:reset_reg\/q
Path End       : \UART_OEM:BUART:sRX:RxSts\/reset
Capture Clock  : \UART_OEM:BUART:sRX:RxSts\/clock
Path slack     : 1078261p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_OEM_IntClock:R#1 vs. UART_OEM_IntClock:R#2)   1083333
- Recovery time                                                          0
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1083333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5073
-------------------------------------   ---- 
End-of-path arrival time (ps)           5073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:reset_reg\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_OEM:BUART:reset_reg\/q      macrocell25    1250   1250  1046643  RISE       1
\UART_OEM:BUART:sRX:RxSts\/reset  statusicell2   3823   5073  1078261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_OEM:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

