{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685716590579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685716590579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 16:36:30 2023 " "Processing started: Fri Jun 02 16:36:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685716590579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716590579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dh -c dh " "Command: quartus_map --read_settings_files=on --write_settings_files=off dh -c dh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716590579 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685716590857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685716590857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cc.v 1 1 " "Found 1 design units, including 1 entities, in source file cc.v" { { "Info" "ISGN_ENTITY_NAME" "1 cc " "Found entity 1: cc" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716597522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597522 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drone.v(49) " "Verilog HDL information at drone.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685716597522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID id drone.v(5) " "Verilog HDL Declaration information at drone.v(5): object \"ID\" differs only in case from object \"id\" in the same scope" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685716597522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drone.v 1 1 " "Found 1 design units, including 1 entities, in source file drone.v" { { "Info" "ISGN_ENTITY_NAME" "1 drone " "Found entity 1: drone" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716597522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file random_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_generator " "Found entity 1: random_generator" {  } { { "random_generator.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/random_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716597522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modularpowering.v 1 1 " "Found 1 design units, including 1 entities, in source file modularpowering.v" { { "Info" "ISGN_ENTITY_NAME" "1 modularPowering " "Found entity 1: modularPowering" {  } { { "modularPowering.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/modularPowering.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716597522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "talk_simulation.v 1 1 " "Found 1 design units, including 1 entities, in source file talk_simulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 talk_simulation " "Found entity 1: talk_simulation" {  } { { "talk_simulation.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/talk_simulation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685716597522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597522 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "talk_simulation " "Elaborating entity \"talk_simulation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685716597553 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 talk_simulation.v(20) " "Verilog HDL assignment warning at talk_simulation.v(20): truncated value with size 32 to match size of target (16)" {  } { { "talk_simulation.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/talk_simulation.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597553 "|talk_simulation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 talk_simulation.v(21) " "Verilog HDL assignment warning at talk_simulation.v(21): truncated value with size 32 to match size of target (1)" {  } { { "talk_simulation.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/talk_simulation.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597553 "|talk_simulation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 talk_simulation.v(22) " "Verilog HDL assignment warning at talk_simulation.v(22): truncated value with size 32 to match size of target (8)" {  } { { "talk_simulation.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/talk_simulation.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597553 "|talk_simulation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 talk_simulation.v(23) " "Verilog HDL assignment warning at talk_simulation.v(23): truncated value with size 32 to match size of target (8)" {  } { { "talk_simulation.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/talk_simulation.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597553 "|talk_simulation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 talk_simulation.v(24) " "Verilog HDL assignment warning at talk_simulation.v(24): truncated value with size 32 to match size of target (1)" {  } { { "talk_simulation.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/talk_simulation.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597553 "|talk_simulation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 talk_simulation.v(25) " "Verilog HDL assignment warning at talk_simulation.v(25): truncated value with size 32 to match size of target (1)" {  } { { "talk_simulation.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/talk_simulation.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597553 "|talk_simulation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drone drone:drone1 " "Elaborating entity \"drone\" for hierarchy \"drone:drone1\"" {  } { { "talk_simulation.v" "drone1" { Text "F:/SYCY/sycy_23l_projekt/dh/talk_simulation.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 drone.v(19) " "Verilog HDL assignment warning at drone.v(19): truncated value with size 32 to match size of target (8)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 drone.v(22) " "Verilog HDL assignment warning at drone.v(22): truncated value with size 32 to match size of target (8)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "privateKey_reg drone.v(49) " "Verilog HDL Always Construct warning at drone.v(49): inferring latch(es) for variable \"privateKey_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "modPower_base drone.v(49) " "Verilog HDL Always Construct warning at drone.v(49): inferring latch(es) for variable \"modPower_base\", which holds its previous value in one or more paths through the always construct" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wait_for_cc drone.v(49) " "Verilog HDL Always Construct warning at drone.v(49): inferring latch(es) for variable \"wait_for_cc\", which holds its previous value in one or more paths through the always construct" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_for_cc drone.v(49) " "Inferred latch for \"wait_for_cc\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[0\] drone.v(49) " "Inferred latch for \"modPower_base\[0\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[1\] drone.v(49) " "Inferred latch for \"modPower_base\[1\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[2\] drone.v(49) " "Inferred latch for \"modPower_base\[2\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[3\] drone.v(49) " "Inferred latch for \"modPower_base\[3\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[4\] drone.v(49) " "Inferred latch for \"modPower_base\[4\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[5\] drone.v(49) " "Inferred latch for \"modPower_base\[5\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[6\] drone.v(49) " "Inferred latch for \"modPower_base\[6\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[7\] drone.v(49) " "Inferred latch for \"modPower_base\[7\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[0\] drone.v(49) " "Inferred latch for \"privateKey_reg\[0\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[1\] drone.v(49) " "Inferred latch for \"privateKey_reg\[1\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[2\] drone.v(49) " "Inferred latch for \"privateKey_reg\[2\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[3\] drone.v(49) " "Inferred latch for \"privateKey_reg\[3\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[4\] drone.v(49) " "Inferred latch for \"privateKey_reg\[4\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[5\] drone.v(49) " "Inferred latch for \"privateKey_reg\[5\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[6\] drone.v(49) " "Inferred latch for \"privateKey_reg\[6\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[7\] drone.v(49) " "Inferred latch for \"privateKey_reg\[7\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modularPowering drone:drone1\|modularPowering:modularPowering_inst " "Elaborating entity \"modularPowering\" for hierarchy \"drone:drone1\|modularPowering:modularPowering_inst\"" {  } { { "drone.v" "modularPowering_inst" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 modularPowering.v(16) " "Verilog HDL assignment warning at modularPowering.v(16): truncated value with size 3 to match size of target (2)" {  } { { "modularPowering.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/modularPowering.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc|modularPowering:modularPowering_inst_drone1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 modularPowering.v(17) " "Verilog HDL assignment warning at modularPowering.v(17): truncated value with size 3 to match size of target (2)" {  } { { "modularPowering.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/modularPowering.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc|modularPowering:modularPowering_inst_drone1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 modularPowering.v(18) " "Verilog HDL assignment warning at modularPowering.v(18): truncated value with size 3 to match size of target (2)" {  } { { "modularPowering.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/modularPowering.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc|modularPowering:modularPowering_inst_drone1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 modularPowering.v(19) " "Verilog HDL assignment warning at modularPowering.v(19): truncated value with size 3 to match size of target (2)" {  } { { "modularPowering.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/modularPowering.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc|modularPowering:modularPowering_inst_drone1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modularPowering.v(73) " "Verilog HDL assignment warning at modularPowering.v(73): truncated value with size 32 to match size of target (8)" {  } { { "modularPowering.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/modularPowering.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc|modularPowering:modularPowering_inst_drone1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modularPowering.v(79) " "Verilog HDL assignment warning at modularPowering.v(79): truncated value with size 32 to match size of target (8)" {  } { { "modularPowering.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/modularPowering.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc|modularPowering:modularPowering_inst_drone1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modularPowering.v(81) " "Verilog HDL assignment warning at modularPowering.v(81): truncated value with size 32 to match size of target (8)" {  } { { "modularPowering.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/modularPowering.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc|modularPowering:modularPowering_inst_drone1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "modularPowering.v(71) " "Verilog HDL Case Statement warning at modularPowering.v(71): incomplete case statement has no default case item" {  } { { "modularPowering.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/modularPowering.v" 71 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc|modularPowering:modularPowering_inst_drone1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "modularPowering.v(71) " "Verilog HDL Case Statement information at modularPowering.v(71): all case item expressions in this case statement are onehot" {  } { { "modularPowering.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/modularPowering.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc|modularPowering:modularPowering_inst_drone1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_generator drone:drone1\|random_generator:randomGenerator_inst " "Elaborating entity \"random_generator\" for hierarchy \"drone:drone1\|random_generator:randomGenerator_inst\"" {  } { { "drone.v" "randomGenerator_inst" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drone drone:drone2 " "Elaborating entity \"drone\" for hierarchy \"drone:drone2\"" {  } { { "talk_simulation.v" "drone2" { Text "F:/SYCY/sycy_23l_projekt/dh/talk_simulation.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 drone.v(19) " "Verilog HDL assignment warning at drone.v(19): truncated value with size 32 to match size of target (8)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 drone.v(22) " "Verilog HDL assignment warning at drone.v(22): truncated value with size 32 to match size of target (8)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "privateKey_reg drone.v(49) " "Verilog HDL Always Construct warning at drone.v(49): inferring latch(es) for variable \"privateKey_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "modPower_base drone.v(49) " "Verilog HDL Always Construct warning at drone.v(49): inferring latch(es) for variable \"modPower_base\", which holds its previous value in one or more paths through the always construct" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wait_for_cc drone.v(49) " "Verilog HDL Always Construct warning at drone.v(49): inferring latch(es) for variable \"wait_for_cc\", which holds its previous value in one or more paths through the always construct" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_for_cc drone.v(49) " "Inferred latch for \"wait_for_cc\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[0\] drone.v(49) " "Inferred latch for \"modPower_base\[0\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[1\] drone.v(49) " "Inferred latch for \"modPower_base\[1\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[2\] drone.v(49) " "Inferred latch for \"modPower_base\[2\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[3\] drone.v(49) " "Inferred latch for \"modPower_base\[3\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[4\] drone.v(49) " "Inferred latch for \"modPower_base\[4\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[5\] drone.v(49) " "Inferred latch for \"modPower_base\[5\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[6\] drone.v(49) " "Inferred latch for \"modPower_base\[6\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[7\] drone.v(49) " "Inferred latch for \"modPower_base\[7\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[0\] drone.v(49) " "Inferred latch for \"privateKey_reg\[0\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[1\] drone.v(49) " "Inferred latch for \"privateKey_reg\[1\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[2\] drone.v(49) " "Inferred latch for \"privateKey_reg\[2\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[3\] drone.v(49) " "Inferred latch for \"privateKey_reg\[3\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[4\] drone.v(49) " "Inferred latch for \"privateKey_reg\[4\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[5\] drone.v(49) " "Inferred latch for \"privateKey_reg\[5\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[6\] drone.v(49) " "Inferred latch for \"privateKey_reg\[6\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[7\] drone.v(49) " "Inferred latch for \"privateKey_reg\[7\]\" at drone.v(49)" {  } { { "drone.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|talk_simulation|drone:drone2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modularPowering drone:drone2\|modularPowering:modularPowering_inst " "Elaborating entity \"modularPowering\" for hierarchy \"drone:drone2\|modularPowering:modularPowering_inst\"" {  } { { "drone.v" "modularPowering_inst" { Text "F:/SYCY/sycy_23l_projekt/dh/drone.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 modularPowering.v(16) " "Verilog HDL assignment warning at modularPowering.v(16): truncated value with size 3 to match size of target (2)" {  } { { "modularPowering.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/modularPowering.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc|modularPowering:modularPowering_inst_drone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 modularPowering.v(17) " "Verilog HDL assignment warning at modularPowering.v(17): truncated value with size 3 to match size of target (2)" {  } { { "modularPowering.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/modularPowering.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc|modularPowering:modularPowering_inst_drone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 modularPowering.v(18) " "Verilog HDL assignment warning at modularPowering.v(18): truncated value with size 3 to match size of target (2)" {  } { { "modularPowering.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/modularPowering.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc|modularPowering:modularPowering_inst_drone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 modularPowering.v(19) " "Verilog HDL assignment warning at modularPowering.v(19): truncated value with size 3 to match size of target (2)" {  } { { "modularPowering.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/modularPowering.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc|modularPowering:modularPowering_inst_drone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modularPowering.v(73) " "Verilog HDL assignment warning at modularPowering.v(73): truncated value with size 32 to match size of target (8)" {  } { { "modularPowering.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/modularPowering.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc|modularPowering:modularPowering_inst_drone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modularPowering.v(79) " "Verilog HDL assignment warning at modularPowering.v(79): truncated value with size 32 to match size of target (8)" {  } { { "modularPowering.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/modularPowering.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc|modularPowering:modularPowering_inst_drone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modularPowering.v(81) " "Verilog HDL assignment warning at modularPowering.v(81): truncated value with size 32 to match size of target (8)" {  } { { "modularPowering.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/modularPowering.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc|modularPowering:modularPowering_inst_drone2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "modularPowering.v(71) " "Verilog HDL Case Statement warning at modularPowering.v(71): incomplete case statement has no default case item" {  } { { "modularPowering.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/modularPowering.v" 71 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc|modularPowering:modularPowering_inst_drone2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "modularPowering.v(71) " "Verilog HDL Case Statement information at modularPowering.v(71): all case item expressions in this case statement are onehot" {  } { { "modularPowering.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/modularPowering.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc|modularPowering:modularPowering_inst_drone2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cc cc:cc_inst " "Elaborating entity \"cc\" for hierarchy \"cc:cc_inst\"" {  } { { "talk_simulation.v" "cc_inst" { Text "F:/SYCY/sycy_23l_projekt/dh/talk_simulation.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "privateKey_reg cc.v(62) " "Verilog HDL Always Construct warning at cc.v(62): inferring latch(es) for variable \"privateKey_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "received_first_stage cc.v(62) " "Verilog HDL Always Construct warning at cc.v(62): inferring latch(es) for variable \"received_first_stage\", which holds its previous value in one or more paths through the always construct" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "id cc.v(62) " "Verilog HDL Always Construct warning at cc.v(62): inferring latch(es) for variable \"id\", which holds its previous value in one or more paths through the always construct" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "modPower_base cc.v(62) " "Verilog HDL Always Construct warning at cc.v(62): inferring latch(es) for variable \"modPower_base\", which holds its previous value in one or more paths through the always construct" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cc.v(96) " "Verilog HDL assignment warning at cc.v(96): truncated value with size 32 to match size of target (8)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cc.v(101) " "Verilog HDL assignment warning at cc.v(101): truncated value with size 32 to match size of target (8)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cc.v(94) " "Verilog HDL Case Statement warning at cc.v(94): incomplete case statement has no default case item" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cc.v(94) " "Verilog HDL Case Statement information at cc.v(94): all case item expressions in this case statement are onehot" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "G cc.v(94) " "Verilog HDL Always Construct warning at cc.v(94): inferring latch(es) for variable \"G\", which holds its previous value in one or more paths through the always construct" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "modPower_base1 cc.v(94) " "Verilog HDL Always Construct warning at cc.v(94): inferring latch(es) for variable \"modPower_base1\", which holds its previous value in one or more paths through the always construct" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start1 cc.v(94) " "Verilog HDL Always Construct warning at cc.v(94): inferring latch(es) for variable \"start1\", which holds its previous value in one or more paths through the always construct" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "modPower_base2 cc.v(94) " "Verilog HDL Always Construct warning at cc.v(94): inferring latch(es) for variable \"modPower_base2\", which holds its previous value in one or more paths through the always construct" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start2 cc.v(94) " "Verilog HDL Always Construct warning at cc.v(94): inferring latch(es) for variable \"start2\", which holds its previous value in one or more paths through the always construct" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start2 cc.v(94) " "Inferred latch for \"start2\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base2\[0\] cc.v(94) " "Inferred latch for \"modPower_base2\[0\]\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base2\[1\] cc.v(94) " "Inferred latch for \"modPower_base2\[1\]\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base2\[2\] cc.v(94) " "Inferred latch for \"modPower_base2\[2\]\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base2\[3\] cc.v(94) " "Inferred latch for \"modPower_base2\[3\]\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base2\[4\] cc.v(94) " "Inferred latch for \"modPower_base2\[4\]\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base2\[5\] cc.v(94) " "Inferred latch for \"modPower_base2\[5\]\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base2\[6\] cc.v(94) " "Inferred latch for \"modPower_base2\[6\]\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base2\[7\] cc.v(94) " "Inferred latch for \"modPower_base2\[7\]\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start1 cc.v(94) " "Inferred latch for \"start1\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base1\[0\] cc.v(94) " "Inferred latch for \"modPower_base1\[0\]\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base1\[1\] cc.v(94) " "Inferred latch for \"modPower_base1\[1\]\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base1\[2\] cc.v(94) " "Inferred latch for \"modPower_base1\[2\]\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base1\[3\] cc.v(94) " "Inferred latch for \"modPower_base1\[3\]\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base1\[4\] cc.v(94) " "Inferred latch for \"modPower_base1\[4\]\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base1\[5\] cc.v(94) " "Inferred latch for \"modPower_base1\[5\]\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base1\[6\] cc.v(94) " "Inferred latch for \"modPower_base1\[6\]\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base1\[7\] cc.v(94) " "Inferred latch for \"modPower_base1\[7\]\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] cc.v(94) " "Inferred latch for \"G\[0\]\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] cc.v(94) " "Inferred latch for \"G\[1\]\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] cc.v(94) " "Inferred latch for \"G\[2\]\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] cc.v(94) " "Inferred latch for \"G\[3\]\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[4\] cc.v(94) " "Inferred latch for \"G\[4\]\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[5\] cc.v(94) " "Inferred latch for \"G\[5\]\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[6\] cc.v(94) " "Inferred latch for \"G\[6\]\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[7\] cc.v(94) " "Inferred latch for \"G\[7\]\" at cc.v(94)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[0\] cc.v(62) " "Inferred latch for \"modPower_base\[0\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[1\] cc.v(62) " "Inferred latch for \"modPower_base\[1\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[2\] cc.v(62) " "Inferred latch for \"modPower_base\[2\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[3\] cc.v(62) " "Inferred latch for \"modPower_base\[3\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[4\] cc.v(62) " "Inferred latch for \"modPower_base\[4\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[5\] cc.v(62) " "Inferred latch for \"modPower_base\[5\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[6\] cc.v(62) " "Inferred latch for \"modPower_base\[6\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[7\] cc.v(62) " "Inferred latch for \"modPower_base\[7\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "id\[0\] cc.v(62) " "Inferred latch for \"id\[0\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "id\[1\] cc.v(62) " "Inferred latch for \"id\[1\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "id\[2\] cc.v(62) " "Inferred latch for \"id\[2\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "id\[3\] cc.v(62) " "Inferred latch for \"id\[3\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "id\[4\] cc.v(62) " "Inferred latch for \"id\[4\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "id\[5\] cc.v(62) " "Inferred latch for \"id\[5\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "id\[6\] cc.v(62) " "Inferred latch for \"id\[6\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "id\[7\] cc.v(62) " "Inferred latch for \"id\[7\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_first_stage\[0\] cc.v(62) " "Inferred latch for \"received_first_stage\[0\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_first_stage\[1\] cc.v(62) " "Inferred latch for \"received_first_stage\[1\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_first_stage\[2\] cc.v(62) " "Inferred latch for \"received_first_stage\[2\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_first_stage\[3\] cc.v(62) " "Inferred latch for \"received_first_stage\[3\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_first_stage\[4\] cc.v(62) " "Inferred latch for \"received_first_stage\[4\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_first_stage\[5\] cc.v(62) " "Inferred latch for \"received_first_stage\[5\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_first_stage\[6\] cc.v(62) " "Inferred latch for \"received_first_stage\[6\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_first_stage\[7\] cc.v(62) " "Inferred latch for \"received_first_stage\[7\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[0\] cc.v(62) " "Inferred latch for \"privateKey_reg\[0\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[1\] cc.v(62) " "Inferred latch for \"privateKey_reg\[1\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[2\] cc.v(62) " "Inferred latch for \"privateKey_reg\[2\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[3\] cc.v(62) " "Inferred latch for \"privateKey_reg\[3\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[4\] cc.v(62) " "Inferred latch for \"privateKey_reg\[4\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[5\] cc.v(62) " "Inferred latch for \"privateKey_reg\[5\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[6\] cc.v(62) " "Inferred latch for \"privateKey_reg\[6\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[7\] cc.v(62) " "Inferred latch for \"privateKey_reg\[7\]\" at cc.v(62)" {  } { { "cc.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/cc.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716597569 "|cc"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "146 " "146 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685716597986 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/SYCY/sycy_23l_projekt/dh/output_files/dh.map.smsg " "Generated suppressed messages file F:/SYCY/sycy_23l_projekt/dh/output_files/dh.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716598001 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685716598055 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685716598055 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ena " "No output dependent on input pin \"ena\"" {  } { { "talk_simulation.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/talk_simulation.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685716598086 "|talk_simulation|ena"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "talk_simulation.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/talk_simulation.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685716598086 "|talk_simulation|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "talk_simulation.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/talk_simulation.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685716598086 "|talk_simulation|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "init2 " "No output dependent on input pin \"init2\"" {  } { { "talk_simulation.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/talk_simulation.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685716598086 "|talk_simulation|init2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "init1 " "No output dependent on input pin \"init1\"" {  } { { "talk_simulation.v" "" { Text "F:/SYCY/sycy_23l_projekt/dh/talk_simulation.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685716598086 "|talk_simulation|init1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685716598086 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685716598086 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685716598086 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685716598086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685716598102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 16:36:38 2023 " "Processing ended: Fri Jun 02 16:36:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685716598102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685716598102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685716598102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685716598102 ""}
