# End time: 23:21:41 on Dec 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim -modelsimini /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini -wlf /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/test_output/LIB_CORE_BENCH.tb_top.all_c7f6c18dac016c58f2619e6bc4cdd73d27a0fc4e/modelsim/vsim.wlf -quiet -t ps -onfinish stop LIB_CORE_BENCH.tb_top(bench_arch) -L vunit_lib -L osvvm -L LIB_CORE -L LIB_CORE_BENCH -g/tb_top/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/test_output/LIB_CORE_BENCH.tb_top.all_c7f6c18dac016c58f2619e6bc4cdd73d27a0fc4e/,tb path : /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/" 
# Start time: 23:21:41 on Dec 20,2017
# ** Error: (vsim-3732) /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/top_bench.vhd(298): No default binding for component instance 'writeback1'.
#    The following component ports are not on the entity:
#           o_validity
#           o_rd
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/writeback1 File: /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/writeback.vhd
# Error loading design
Error loading design
# End time: 23:21:41 on Dec 20,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
