/// An instruction stream.
pub trait InstructionStream
{
	/// Add with carry imm8 to `AL`.
	fn adc(&mut self, arg0: AL, arg1: Immediate8Bit);

	/// Add with carry imm16 to `AX`.
	fn adc(&mut self, arg0: AX, arg1: Immediate16Bit);

	/// Add with carry imm32 to `EAX`.
	fn adc(&mut self, arg0: EAX, arg1: Immediate32Bit);

	/// Add with carry imm16 to r/m16.
	fn adc(&mut self, arg0: Any16BitMemory, arg1: Immediate16Bit);

	/// Add with Carry Flag (CF) sign-extended imm8 to r/m16.
	fn adc(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit);

	/// Add with carry r16 to r/m16.
	fn adc(&mut self, arg0: Any16BitMemory, arg1: Register16Bit);

	/// Add with Carry Flag (CF) imm32 to r/m32.
	fn adc(&mut self, arg0: Any32BitMemory, arg1: Immediate32Bit);

	/// Add with Carry Flag (CF) sign-extended imm8 into r/m32.
	fn adc(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit);

	/// Add with Carry Flag (CF) r32 to r/m32.
	fn adc(&mut self, arg0: Any32BitMemory, arg1: Register32Bit);

	/// Add with Carry Flag (CF) imm32 sign extended to 64-bits to r/m64.
	fn adc(&mut self, arg0: Any64BitMemory, arg1: Immediate32Bit);

	/// Add with Carry Flag (CF) sign-extended imm8 into r/m64.
	fn adc(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit);

	/// Add with Carry Flag (CF) r64 to r/m64.
	fn adc(&mut self, arg0: Any64BitMemory, arg1: Register64Bit);

	/// Add with carry imm8 to r/m8.
	fn adc(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit);

	/// Add with carry byte register to r/m8.
	fn adc(&mut self, arg0: Any8BitMemory, arg1: Register8Bit);

	/// Add with carry byte register to r/m8.
	fn adc(&mut self, arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit);

	/// Add with carry imm16 to r/m16.
	fn adc(&mut self, arg0: Register16Bit, arg1: Immediate16Bit);

	/// Add with Carry Flag (CF) sign-extended imm8 to r/m16.
	fn adc(&mut self, arg0: Register16Bit, arg1: Immediate8Bit);

	/// Add with carry r/m16 to r16.
	fn adc(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Add with carry r16 to r/m16.
	fn adc(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Add with carry r/m16 to r16.
	fn adc_1(arg0: Register16Bit, arg1: Register16Bit);

	/// Add with Carry Flag (CF) imm32 to r/m32.
	fn adc(&mut self, arg0: Register32Bit, arg1: Immediate32Bit);

	/// Add with Carry Flag (CF) sign-extended imm8 into r/m32.
	fn adc(&mut self, arg0: Register32Bit, arg1: Immediate8Bit);

	/// Add with Carry Flag (CF) r/m32 to r32.
	fn adc(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Add with Carry Flag (CF) r32 to r/m32.
	fn adc(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Add with Carry Flag (CF) r/m32 to r32.
	fn adc_1(arg0: Register32Bit, arg1: Register32Bit);

	/// Add with Carry Flag (CF) imm32 sign extended to 64-bits to r/m64.
	fn adc(&mut self, arg0: Register64Bit, arg1: Immediate32Bit);

	/// Add with Carry Flag (CF) sign-extended imm8 into r/m64.
	fn adc(&mut self, arg0: Register64Bit, arg1: Immediate8Bit);

	/// Add with Carry Flag (CF) r/m64 to r64.
	fn adc(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Add with Carry Flag (CF) r64 to r/m64.
	fn adc(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Add with Carry Flag (CF) r/m64 to r64.
	fn adc_1(arg0: Register64Bit, arg1: Register64Bit);

	/// Add with carry imm8 to r/m8.
	fn adc(&mut self, arg0: Register8Bit, arg1: Immediate8Bit);

	/// Add with carry r/m8 to byte register.
	fn adc(&mut self, arg0: Register8Bit, arg1: Any8BitMemory);

	/// Add with carry byte register to r/m8.
	fn adc(&mut self, arg0: Register8Bit, arg1: Register8Bit);

	/// Add with carry r/m8 to byte register.
	fn adc_1(arg0: Register8Bit, arg1: Register8Bit);

	/// Add with carry byte register to r/m8.
	fn adc(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Add with carry r/m8 to byte register.
	fn adc_1(arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Add with carry imm32 sign extended to 64-bits to RAX.
	fn adc(&mut self, arg0: RAX, arg1: Immediate32Bit);

	/// Add with carry imm8 to r/m8.
	fn adc(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit);

	/// Add with carry r/m8 to byte register.
	fn adc(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Any8BitMemory);

	/// Add with carry byte register to r/m8.
	fn adc(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit);

	/// Add with carry r/m8 to byte register.
	fn adc_1(arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit);

	/// Add with carry byte register to r/m8.
	fn adc(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Add with carry r/m8 to byte register.
	fn adc_1(arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Add imm8 to AL.
	fn add(&mut self, arg0: AL, arg1: Immediate8Bit);

	/// Add imm16 to AX.
	fn add(&mut self, arg0: AX, arg1: Immediate16Bit);

	/// Add imm32 to EAX.
	fn add(&mut self, arg0: EAX, arg1: Immediate32Bit);

	/// Add imm16 to r/m16.
	fn add(&mut self, arg0: Any16BitMemory, arg1: Immediate16Bit);

	/// Add sign-extended imm8 to r/m16.
	fn add(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit);

	/// Add r16 to r/m16.
	fn add(&mut self, arg0: Any16BitMemory, arg1: Register16Bit);

	/// Add imm32 to r/m32.
	fn add(&mut self, arg0: Any32BitMemory, arg1: Immediate32Bit);

	/// Add sign-extended imm8 to r/m32.
	fn add(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit);

	/// Add r32 to r/m32.
	fn add(&mut self, arg0: Any32BitMemory, arg1: Register32Bit);

	/// Add imm32 sign-extended to 64-bits to r/m64.
	fn add(&mut self, arg0: Any64BitMemory, arg1: Immediate32Bit);

	/// Add sign-extended imm8 to r/m64.
	fn add(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit);

	/// Add r64 to r/m64.
	fn add(&mut self, arg0: Any64BitMemory, arg1: Register64Bit);

	/// Add imm8 to r/m8.
	fn add(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit);

	/// Add r8 to r/m8.
	fn add(&mut self, arg0: Any8BitMemory, arg1: Register8Bit);

	/// Add r8 to r/m8.
	fn add(&mut self, arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit);

	/// Add imm16 to r/m16.
	fn add(&mut self, arg0: Register16Bit, arg1: Immediate16Bit);

	/// Add sign-extended imm8 to r/m16.
	fn add(&mut self, arg0: Register16Bit, arg1: Immediate8Bit);

	/// Add r/m16 to r16.
	fn add(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Add r16 to r/m16.
	fn add(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Add r/m16 to r16.
	fn add_1(arg0: Register16Bit, arg1: Register16Bit);

	/// Add imm32 to r/m32.
	fn add(&mut self, arg0: Register32Bit, arg1: Immediate32Bit);

	/// Add sign-extended imm8 to r/m32.
	fn add(&mut self, arg0: Register32Bit, arg1: Immediate8Bit);

	/// Add r/m32 to r32.
	fn add(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Add r32 to r/m32.
	fn add(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Add r/m32 to r32.
	fn add_1(arg0: Register32Bit, arg1: Register32Bit);

	/// Add imm32 sign-extended to 64-bits to r/m64.
	fn add(&mut self, arg0: Register64Bit, arg1: Immediate32Bit);

	/// Add sign-extended imm8 to r/m64.
	fn add(&mut self, arg0: Register64Bit, arg1: Immediate8Bit);

	/// Add r/m64 to r64.
	fn add(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Add r64 to r/m64.
	fn add(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Add r/m64 to r64.
	fn add_1(arg0: Register64Bit, arg1: Register64Bit);

	/// Add imm8 to r/m8.
	fn add(&mut self, arg0: Register8Bit, arg1: Immediate8Bit);

	/// Add r/m8 to r8.
	fn add(&mut self, arg0: Register8Bit, arg1: Any8BitMemory);

	/// Add r8 to r/m8.
	fn add(&mut self, arg0: Register8Bit, arg1: Register8Bit);

	/// Add r/m8 to r8.
	fn add_1(arg0: Register8Bit, arg1: Register8Bit);

	/// Add r8 to r/m8.
	fn add(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Add r/m8 to r8.
	fn add_1(arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Add imm32 sign-extended to 64-bits to RAX.
	fn add(&mut self, arg0: RAX, arg1: Immediate32Bit);

	/// Add imm8 to r/m8.
	fn add(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit);

	/// Add r/m8 to r8.
	fn add(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Any8BitMemory);

	/// Add r8 to r/m8.
	fn add(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit);

	/// Add r/m8 to r8.
	fn add_1(arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit);

	/// Add r8 to r/m8.
	fn add(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Add r/m8 to r8.
	fn add_1(arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Add packed double-precision floating-point values from xmm2/m128 to xmm1.
	fn addpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Add packed double-precision floating-point values from xmm2/m128 to xmm1.
	fn addpd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Add packed single-precision floating-point values from xmm2/m128 to xmm1 and stores result in xmm1.
	fn addps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Add packed single-precision floating-point values from xmm2/m128 to xmm1 and stores result in xmm1.
	fn addps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Add the low double-precision floating-point value from xmm2/m64 to xmm1.
	fn addsd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Add the low double-precision floating-point value from xmm2/m64 to xmm1.
	fn addsd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Add the low single-precision floating-point value from xmm2/m32 to xmm1.
	fn addss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Add the low single-precision floating-point value from xmm2/m32 to xmm1.
	fn addss(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Add/subtract double-precision floating-point values from xmm2/m128 to xmm1.
	fn addsubpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Add/subtract double-precision floating-point values from xmm2/m128 to xmm1.
	fn addsubpd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Add/subtract single-precision floating-point values from xmm2/m128 to xmm1.
	fn addsubps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Add/subtract single-precision floating-point values from xmm2/m128 to xmm1.
	fn addsubps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Perform one round of an AES decryption flow, using the Equivalent Inverse Cipher, operating on a 128-bit data (state) from xmm1 with a 128-bit round key from xmm2/m128.
	fn aesdec(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Perform one round of an AES decryption flow, using the Equivalent Inverse Cipher, operating on a 128-bit data (state) from xmm1 with a 128-bit round key from xmm2/m128.
	fn aesdec(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Perform the last round of an AES decryption flow, using the Equivalent Inverse Cipher, operating on a 128-bit data (state) from xmm1 with a 128-bit round key from xmm2/m128.
	fn aesdeclast(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Perform the last round of an AES decryption flow, using the Equivalent Inverse Cipher, operating on a 128-bit data (state) from xmm1 with a 128-bit round key from xmm2/m128.
	fn aesdeclast(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Perform one round of an AES encryption flow, operating on a 128-bit data (state) from xmm1 with a 128-bit round key from xmm2/m128.
	fn aesenc(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Perform one round of an AES encryption flow, operating on a 128-bit data (state) from xmm1 with a 128-bit round key from xmm2/m128.
	fn aesenc(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Perform the last round of an AES encryption flow, operating on a 128-bit data (state) from xmm1 with a 128-bit round key from xmm2/m128.
	fn aesenclast(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Perform the last round of an AES encryption flow, operating on a 128-bit data (state) from xmm1 with a 128-bit round key from xmm2/m128.
	fn aesenclast(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Perform the InvMixColumn transformation on a 128-bit round key from xmm2/m128 and store the result in xmm1.
	fn aesimc(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Perform the InvMixColumn transformation on a 128-bit round key from xmm2/m128 and store the result in xmm1.
	fn aesimc(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Assist in AES round key generation using an 8 bits Round Constant (RCON) specified in the immediate byte, operating on 128 bits of data specified in xmm2/m128 and stores the result in xmm1.
	fn aeskeygenassist(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Assist in AES round key generation using an 8 bits Round Constant (RCON) specified in the immediate byte, operating on 128 bits of data specified in xmm2/m128 and stores the result in xmm1.
	fn aeskeygenassist(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// AL AND imm8.
	fn and_(arg0: AL, arg1: Immediate8Bit);

	/// AX AND imm16.
	fn and_(arg0: AX, arg1: Immediate16Bit);

	/// EAX AND imm32.
	fn and_(arg0: EAX, arg1: Immediate32Bit);

	/// r/m16 AND imm16.
	fn and_(arg0: Any16BitMemory, arg1: Immediate16Bit);

	/// r/m16 AND imm8 (sign-extended).
	fn and_(arg0: Any16BitMemory, arg1: Immediate8Bit);

	/// r/m16 AND r16.
	fn and_(arg0: Any16BitMemory, arg1: Register16Bit);

	/// r/m32 AND imm32.
	fn and_(arg0: Any32BitMemory, arg1: Immediate32Bit);

	/// r/m32 AND imm8 (sign-extended).
	fn and_(arg0: Any32BitMemory, arg1: Immediate8Bit);

	/// r/m32 AND r32.
	fn and_(arg0: Any32BitMemory, arg1: Register32Bit);

	/// r/m64 AND imm32 sign extended to 64-bits.
	fn and_(arg0: Any64BitMemory, arg1: Immediate32Bit);

	/// r/m64 AND imm8 (sign-extended).
	fn and_(arg0: Any64BitMemory, arg1: Immediate8Bit);

	/// r/m64 AND r32.
	fn and_(arg0: Any64BitMemory, arg1: Register64Bit);

	/// r/m8 AND imm8.
	fn and_(arg0: Any8BitMemory, arg1: Immediate8Bit);

	/// r/m8 AND r8.
	fn and_(arg0: Any8BitMemory, arg1: Register8Bit);

	/// r/m8 AND r8.
	fn and_(arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit);

	/// r/m16 AND imm16.
	fn and_(arg0: Register16Bit, arg1: Immediate16Bit);

	/// r/m16 AND imm8 (sign-extended).
	fn and_(arg0: Register16Bit, arg1: Immediate8Bit);

	/// r16 AND r/m16.
	fn and_(arg0: Register16Bit, arg1: Any16BitMemory);

	/// r/m16 AND r16.
	fn and_(arg0: Register16Bit, arg1: Register16Bit);

	/// r16 AND r/m16.
	fn and__1(arg0: Register16Bit, arg1: Register16Bit);

	/// r/m32 AND imm32.
	fn and_(arg0: Register32Bit, arg1: Immediate32Bit);

	/// r/m32 AND imm8 (sign-extended).
	fn and_(arg0: Register32Bit, arg1: Immediate8Bit);

	/// r32 AND r/m32.
	fn and_(arg0: Register32Bit, arg1: Any32BitMemory);

	/// r/m32 AND r32.
	fn and_(arg0: Register32Bit, arg1: Register32Bit);

	/// r32 AND r/m32.
	fn and__1(arg0: Register32Bit, arg1: Register32Bit);

	/// r/m64 AND imm32 sign extended to 64-bits.
	fn and_(arg0: Register64Bit, arg1: Immediate32Bit);

	/// r/m64 AND imm8 (sign-extended).
	fn and_(arg0: Register64Bit, arg1: Immediate8Bit);

	/// r64 AND r/m64.
	fn and_(arg0: Register64Bit, arg1: Any64BitMemory);

	/// r/m64 AND r32.
	fn and_(arg0: Register64Bit, arg1: Register64Bit);

	/// r64 AND r/m64.
	fn and__1(arg0: Register64Bit, arg1: Register64Bit);

	/// r/m8 AND imm8.
	fn and_(arg0: Register8Bit, arg1: Immediate8Bit);

	/// r8 AND r/m8.
	fn and_(arg0: Register8Bit, arg1: Any8BitMemory);

	/// r/m8 AND r8.
	fn and_(arg0: Register8Bit, arg1: Register8Bit);

	/// r8 AND r/m8.
	fn and__1(arg0: Register8Bit, arg1: Register8Bit);

	/// r/m8 AND r8.
	fn and_(arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// r8 AND r/m8.
	fn and__1(arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// RAX AND imm32 sign-extended to 64-bits.
	fn and_(arg0: RAX, arg1: Immediate32Bit);

	/// r/m8 AND imm8.
	fn and_(arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit);

	/// r8 AND r/m8.
	fn and_(arg0: RegisterHigh8BitsOf16Bit, arg1: Any8BitMemory);

	/// r/m8 AND r8.
	fn and_(arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit);

	/// r8 AND r/m8.
	fn and__1(arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit);

	/// r/m8 AND r8.
	fn and_(arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// r8 AND r/m8.
	fn and__1(arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Bitwise AND of inverted r32b with r/m32, store result in r32a.
	fn andn(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Any32BitMemory);

	/// Bitwise AND of inverted r32b with r/m32, store result in r32a.
	fn andn(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Register32Bit);

	/// Bitwise AND of inverted r64b with r/m64, store result in r64a.
	fn andn(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Any64BitMemory);

	/// Bitwise AND of inverted r64b with r/m64, store result in r64a.
	fn andn(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Register64Bit);

	/// Bitwise logical AND NOT of xmm2/m128 and xmm1.
	fn andnpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Bitwise logical AND NOT of xmm2/m128 and xmm1.
	fn andnpd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Bitwise logical AND NOT of xmm2/m128 and xmm1.
	fn andnps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Bitwise logical AND NOT of xmm2/m128 and xmm1.
	fn andnps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Return the bitwise logical AND of packed double-precision floating-point values in xmm1 and xmm2/m128.
	fn andpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Return the bitwise logical AND of packed double-precision floating-point values in xmm1 and xmm2/m128.
	fn andpd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Bitwise logical AND of xmm2/m128 and xmm1.
	fn andps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Bitwise logical AND of xmm2/m128 and xmm1.
	fn andps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Contiguous bitwise extract from r/m32 using r32b as control; store result in r32a.
	fn bextr(&mut self, arg0: Register32Bit, arg1: Any32BitMemory, arg2: Register32Bit);

	/// Contiguous bitwise extract from r/m32 using r32b as control; store result in r32a.
	fn bextr(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Register32Bit);

	/// Contiguous bitwise extract from r/m64 using r64b as control; store result in r64a.
	fn bextr(&mut self, arg0: Register64Bit, arg1: Any64BitMemory, arg2: Register64Bit);

	/// Contiguous bitwise extract from r/m64 using r64b as control; store result in r64a.
	fn bextr(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Register64Bit);

	/// Select packed DP-FP values from xmm1 and xmm2/m128 from mask specified in imm8 and store the values into xmm1.
	fn blendpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Select packed DP-FP values from xmm1 and xmm2/m128 from mask specified in imm8 and store the values into xmm1.
	fn blendpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Select packed single precision floating-point values from xmm1 and xmm2/m128 from mask specified in imm8 and store the values into xmm1.
	fn blendps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Select packed single precision floating-point values from xmm1 and xmm2/m128 from mask specified in imm8 and store the values into xmm1.
	fn blendps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Select packed DP FP values from xmm1 and xmm2 from mask specified in XMM0 and store the values in xmm1.
	fn blendvpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: XMMRegister0);

	/// Select packed DP FP values from xmm1 and xmm2 from mask specified in XMM0 and store the values in xmm1.
	fn blendvpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister0);

	/// Select packed single precision floating-point values from xmm1 and xmm2/m128 from mask specified in XMM0 and store the values into xmm1.
	fn blendvps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: XMMRegister0);

	/// Select packed single precision floating-point values from xmm1 and xmm2/m128 from mask specified in XMM0 and store the values into xmm1.
	fn blendvps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister0);

	/// Extract lowest set bit from r/m32 and set that bit in r32.
	fn blsi(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Extract lowest set bit from r/m32 and set that bit in r32.
	fn blsi(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Extract lowest set bit from r/m64, and set that bit in r64.
	fn blsi(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Extract lowest set bit from r/m64, and set that bit in r64.
	fn blsi(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Set all lower bits in r32 to "1" starting from bit 0 to lowest set bit in r/m32.
	fn blsmsk(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Set all lower bits in r32 to "1" starting from bit 0 to lowest set bit in r/m32.
	fn blsmsk(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Set all lower bits in r64 to "1" starting from bit 0 to lowest set bit in r/m64.
	fn blsmsk(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Set all lower bits in r64 to "1" starting from bit 0 to lowest set bit in r/m64.
	fn blsmsk(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Reset lowest set bit of r/m32, keep all other bits of r/m32 and write result to r32.
	fn blsr(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Reset lowest set bit of r/m32, keep all other bits of r/m32 and write result to r32.
	fn blsr(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Reset lowest set bit of r/m64, keep all other bits of r/m64 and write result to r64.
	fn blsr(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Reset lowest set bit of r/m64, keep all other bits of r/m64 and write result to r64.
	fn blsr(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Bit scan forward on r/m16.
	fn bsf(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Bit scan forward on r/m16.
	fn bsf(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Bit scan forward on r/m32.
	fn bsf(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Bit scan forward on r/m32.
	fn bsf(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Bit scan forward on r/m64.
	fn bsf(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Bit scan forward on r/m64.
	fn bsf(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Bit scan reverse on r/m16.
	fn bsr(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Bit scan reverse on r/m16.
	fn bsr(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Bit scan reverse on r/m32.
	fn bsr(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Bit scan reverse on r/m32.
	fn bsr(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Bit scan reverse on r/m64.
	fn bsr(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Bit scan reverse on r/m64.
	fn bsr(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Reverses the byte order of a 32-bit register.
	fn bswap(&mut self, arg0: Register32Bit);

	/// Reverses the byte order of a 64-bit register.
	fn bswap(&mut self, arg0: Register64Bit);

	/// Store selected bit in CF flag.
	fn bt(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit);

	/// Store selected bit in CF flag.
	fn bt(&mut self, arg0: Any16BitMemory, arg1: Register16Bit);

	/// Store selected bit in CF flag.
	fn bt(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit);

	/// Store selected bit in CF flag.
	fn bt(&mut self, arg0: Any32BitMemory, arg1: Register32Bit);

	/// Store selected bit in CF flag.
	fn bt(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit);

	/// Store selected bit in CF flag.
	fn bt(&mut self, arg0: Any64BitMemory, arg1: Register64Bit);

	/// Store selected bit in CF flag.
	fn bt(&mut self, arg0: Register16Bit, arg1: Immediate8Bit);

	/// Store selected bit in CF flag.
	fn bt(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Store selected bit in CF flag.
	fn bt(&mut self, arg0: Register32Bit, arg1: Immediate8Bit);

	/// Store selected bit in CF flag.
	fn bt(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Store selected bit in CF flag.
	fn bt(&mut self, arg0: Register64Bit, arg1: Immediate8Bit);

	/// Store selected bit in CF flag.
	fn bt(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Store selected bit in CF flag and complement.
	fn btc(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit);

	/// Store selected bit in CF flag and complement.
	fn btc(&mut self, arg0: Any16BitMemory, arg1: Register16Bit);

	/// Store selected bit in CF flag and complement.
	fn btc(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit);

	/// Store selected bit in CF flag and complement.
	fn btc(&mut self, arg0: Any32BitMemory, arg1: Register32Bit);

	/// Store selected bit in CF flag and complement.
	fn btc(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit);

	/// Store selected bit in CF flag and complement.
	fn btc(&mut self, arg0: Any64BitMemory, arg1: Register64Bit);

	/// Store selected bit in CF flag and complement.
	fn btc(&mut self, arg0: Register16Bit, arg1: Immediate8Bit);

	/// Store selected bit in CF flag and complement.
	fn btc(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Store selected bit in CF flag and complement.
	fn btc(&mut self, arg0: Register32Bit, arg1: Immediate8Bit);

	/// Store selected bit in CF flag and complement.
	fn btc(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Store selected bit in CF flag and complement.
	fn btc(&mut self, arg0: Register64Bit, arg1: Immediate8Bit);

	/// Store selected bit in CF flag and complement.
	fn btc(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Store selected bit in CF flag and clear.
	fn btr(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit);

	/// Store selected bit in CF flag and clear.
	fn btr(&mut self, arg0: Any16BitMemory, arg1: Register16Bit);

	/// Store selected bit in CF flag and clear.
	fn btr(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit);

	/// Store selected bit in CF flag and clear.
	fn btr(&mut self, arg0: Any32BitMemory, arg1: Register32Bit);

	/// Store selected bit in CF flag and clear.
	fn btr(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit);

	/// Store selected bit in CF flag and clear.
	fn btr(&mut self, arg0: Any64BitMemory, arg1: Register64Bit);

	/// Store selected bit in CF flag and clear.
	fn btr(&mut self, arg0: Register16Bit, arg1: Immediate8Bit);

	/// Store selected bit in CF flag and clear.
	fn btr(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Store selected bit in CF flag and clear.
	fn btr(&mut self, arg0: Register32Bit, arg1: Immediate8Bit);

	/// Store selected bit in CF flag and clear.
	fn btr(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Store selected bit in CF flag and clear.
	fn btr(&mut self, arg0: Register64Bit, arg1: Immediate8Bit);

	/// Store selected bit in CF flag and clear.
	fn btr(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Store selected bit in CF flag and set.
	fn bts(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit);

	/// Store selected bit in CF flag and set.
	fn bts(&mut self, arg0: Any16BitMemory, arg1: Register16Bit);

	/// Store selected bit in CF flag and set.
	fn bts(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit);

	/// Store selected bit in CF flag and set.
	fn bts(&mut self, arg0: Any32BitMemory, arg1: Register32Bit);

	/// Store selected bit in CF flag and set.
	fn bts(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit);

	/// Store selected bit in CF flag and set.
	fn bts(&mut self, arg0: Any64BitMemory, arg1: Register64Bit);

	/// Store selected bit in CF flag and set.
	fn bts(&mut self, arg0: Register16Bit, arg1: Immediate8Bit);

	/// Store selected bit in CF flag and set.
	fn bts(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Store selected bit in CF flag and set.
	fn bts(&mut self, arg0: Register32Bit, arg1: Immediate8Bit);

	/// Store selected bit in CF flag and set.
	fn bts(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Store selected bit in CF flag and set.
	fn bts(&mut self, arg0: Register64Bit, arg1: Immediate8Bit);

	/// Store selected bit in CF flag and set.
	fn bts(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Zero bits in r/m32 starting with the position in r32b, write result to r32a.
	fn bzhi(&mut self, arg0: Register32Bit, arg1: Any32BitMemory, arg2: Register32Bit);

	/// Zero bits in r/m32 starting with the position in r32b, write result to r32a.
	fn bzhi(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Register32Bit);

	/// Zero bits in r/m64 starting with the position in r64b, write result to r64a.
	fn bzhi(&mut self, arg0: Register64Bit, arg1: Any64BitMemory, arg2: Register64Bit);

	/// Zero bits in r/m64 starting with the position in r64b, write result to r64a.
	fn bzhi(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Register64Bit);

	/// Call far, absolute indirect address given in m16:16.
	/// In 32-bit mode: if selector points to a gate, then RIP = 32-bit zero extended displacement taken from gate; else RIP = zero extended 16- bit offset from far pointer referenced in the instruction.
	fn call(&mut self, arg0: FarPointer16BitTo16Bit);

	/// In 64-bit mode: If selector points to a gate, then RIP = 64-bit displacement taken from gate; else RIP = zero extended 32-bit offset from far pointer referenced in the instruction.
	fn call(&mut self, arg0: FarPointer16BitTo32Bit);

	/// In 64-bit mode: If selector points to a gate, then RIP = 64-bit displacement taken from gate; else RIP = 64-bit offset from far pointer referenced in the instruction.
	fn call(&mut self, arg0: FarPointer16BitTo64Bit);

	/// Call near, relative, displacement relative to next instruction.
	/// 32-bit displacement sign extended to 64-bits in 64-bit mode.
	fn call(&mut self, arg0: Label);

	/// Call near, absolute indirect, address given in r/m64.
	fn call(&mut self, arg0: Any64BitMemory);

	/// Call near, absolute indirect, address given in r/m64.
	fn call(&mut self, arg0: Register64Bit);

	/// Call near, relative, displacement relative to next instruction.
	/// 32-bit displacement sign extended to 64-bits in 64-bit mode.
	fn call(&mut self, arg0: Relative32Bit);

	/// AX = sign-extend of AL.
	fn cbw(&mut self);

	/// `EDX:EAX` = sign-extend of EAX.
	fn cdq(&mut self);

	/// RAX = sign-extend of EAX.
	fn cdqe(&mut self);

	/// Clear CF flag.
	fn clc(&mut self);

	/// Clear DF flag.
	fn cld(&mut self);

	/// Flushes cache line containing m8.
	fn clflush(&mut self, arg0: Any8BitMemory);

	/// Clear interrupt flag; interrupts disabled when interrupt flag cleared.
	fn cli(&mut self);

	/// Complement CF flag.
	fn cmc(&mut self);

	/// Move if above (CF=0 and ZF=0).
	fn cmova(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if above (CF=0 and ZF=0).
	fn cmova(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if above (CF=0 and ZF=0).
	fn cmova(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if above (CF=0 and ZF=0).
	fn cmova(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if above (CF=0 and ZF=0).
	fn cmova(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if above (CF=0 and ZF=0).
	fn cmova(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if above or equal (CF=0).
	fn cmovae(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if above or equal (CF=0).
	fn cmovae(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if above or equal (CF=0).
	fn cmovae(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if above or equal (CF=0).
	fn cmovae(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if above or equal (CF=0).
	fn cmovae(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if above or equal (CF=0).
	fn cmovae(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if below (CF=1).
	fn cmovb(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if below (CF=1).
	fn cmovb(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if below (CF=1).
	fn cmovb(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if below (CF=1).
	fn cmovb(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if below (CF=1).
	fn cmovb(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if below (CF=1).
	fn cmovb(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if below or equal (CF=1 or ZF=1).
	fn cmovbe(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if below or equal (CF=1 or ZF=1).
	fn cmovbe(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if below or equal (CF=1 or ZF=1).
	fn cmovbe(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if below or equal (CF=1 or ZF=1).
	fn cmovbe(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if below or equal (CF=1 or ZF=1).
	fn cmovbe(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if below or equal (CF=1 or ZF=1).
	fn cmovbe(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if carry (CF=1).
	fn cmovc(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if carry (CF=1).
	fn cmovc(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if carry (CF=1).
	fn cmovc(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if carry (CF=1).
	fn cmovc(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if carry (CF=1).
	fn cmovc(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if carry (CF=1).
	fn cmovc(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if equal (ZF=1).
	fn cmove(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if equal (ZF=1).
	fn cmove(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if equal (ZF=1).
	fn cmove(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if equal (ZF=1).
	fn cmove(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if equal (ZF=1).
	fn cmove(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if equal (ZF=1).
	fn cmove(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if greater (ZF=0 and SF=OF).
	fn cmovg(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if greater (ZF=0 and SF=OF).
	fn cmovg(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if greater (ZF=0 and SF=OF).
	fn cmovg(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if greater (ZF=0 and SF=OF).
	fn cmovg(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if greater (ZF=0 and SF=OF).
	fn cmovg(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if greater (ZF=0 and SF=OF).
	fn cmovg(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if greater or equal (SF=OF).
	fn cmovge(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if greater or equal (SF=OF).
	fn cmovge(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if greater or equal (SF=OF).
	fn cmovge(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if greater or equal (SF=OF).
	fn cmovge(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if greater or equal (SF=OF).
	fn cmovge(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if greater or equal (SF=OF).
	fn cmovge(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if less (SF != OF).
	fn cmovl(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if less (SF != OF).
	fn cmovl(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if less (SF!= OF).
	fn cmovl(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if less (SF!= OF).
	fn cmovl(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if less (SF!= OF).
	fn cmovl(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if less (SF!= OF).
	fn cmovl(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if less or equal (ZF=1 or SF!= OF).
	fn cmovle(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if less or equal (ZF=1 or SF!= OF).
	fn cmovle(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if less or equal (ZF=1 or SF!= OF).
	fn cmovle(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if less or equal (ZF=1 or SF!= OF).
	fn cmovle(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if less or equal (ZF=1 or SF!= OF).
	fn cmovle(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if less or equal (ZF=1 or SF!= OF).
	fn cmovle(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if not above (CF=1 or ZF=1).
	fn cmovna(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if not above (CF=1 or ZF=1).
	fn cmovna(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if not above (CF=1 or ZF=1).
	fn cmovna(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if not above (CF=1 or ZF=1).
	fn cmovna(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if not above (CF=1 or ZF=1).
	fn cmovna(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if not above (CF=1 or ZF=1).
	fn cmovna(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if not above or equal (CF=1).
	fn cmovnae(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if not above or equal (CF=1).
	fn cmovnae(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if not above or equal (CF=1).
	fn cmovnae(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if not above or equal (CF=1).
	fn cmovnae(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if not above or equal (CF=1).
	fn cmovnae(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if not above or equal (CF=1).
	fn cmovnae(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if not below (CF=0).
	fn cmovnb(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if not below (CF=0).
	fn cmovnb(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if not below (CF=0).
	fn cmovnb(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if not below (CF=0).
	fn cmovnb(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if not below (CF=0).
	fn cmovnb(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if not below (CF=0).
	fn cmovnb(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if not below or equal (CF=0 and ZF=0).
	fn cmovnbe(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if not below or equal (CF=0 and ZF=0).
	fn cmovnbe(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if not below or equal (CF=0 and ZF=0).
	fn cmovnbe(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if not below or equal (CF=0 and ZF=0).
	fn cmovnbe(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if not below or equal (CF=0 and ZF=0).
	fn cmovnbe(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if not below or equal (CF=0 and ZF=0).
	fn cmovnbe(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if not carry (CF=0).
	fn cmovnc(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if not carry (CF=0).
	fn cmovnc(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if not carry (CF=0).
	fn cmovnc(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if not carry (CF=0).
	fn cmovnc(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if not carry (CF=0).
	fn cmovnc(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if not carry (CF=0).
	fn cmovnc(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if not equal (ZF=0).
	fn cmovne(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if not equal (ZF=0).
	fn cmovne(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if not equal (ZF=0).
	fn cmovne(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if not equal (ZF=0).
	fn cmovne(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if not equal (ZF=0).
	fn cmovne(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if not equal (ZF=0).
	fn cmovne(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if not greater (ZF=1 or SF!= OF).
	fn cmovng(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if not greater (ZF=1 or SF!= OF).
	fn cmovng(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if not greater (ZF=1 or SF!= OF).
	fn cmovng(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if not greater (ZF=1 or SF!= OF).
	fn cmovng(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if not greater (ZF=1 or SF!= OF).
	fn cmovng(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if not greater (ZF=1 or SF!= OF).
	fn cmovng(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if not greater or equal (SF!= OF).
	fn cmovnge(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if not greater or equal (SF!= OF).
	fn cmovnge(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if not greater or equal (SF!= OF).
	fn cmovnge(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if not greater or equal (SF!= OF).
	fn cmovnge(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if not greater or equal (SF!= OF).
	fn cmovnge(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if not greater or equal (SF!= OF).
	fn cmovnge(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if not less (SF=OF).
	fn cmovnl(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if not less (SF=OF).
	fn cmovnl(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if not less (SF=OF).
	fn cmovnl(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if not less (SF=OF).
	fn cmovnl(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if not less (SF=OF).
	fn cmovnl(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if not less (SF=OF).
	fn cmovnl(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if not less or equal (ZF=0 and SF=OF).
	fn cmovnle(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if not less or equal (ZF=0 and SF=OF).
	fn cmovnle(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if not less or equal (ZF=0 and SF=OF).
	fn cmovnle(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if not less or equal (ZF=0 and SF=OF).
	fn cmovnle(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if not less or equal (ZF=0 and SF=OF).
	fn cmovnle(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if not less or equal (ZF=0 and SF=OF).
	fn cmovnle(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if not overflow (OF=0).
	fn cmovno(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if not overflow (OF=0).
	fn cmovno(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if not overflow (OF=0).
	fn cmovno(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if not overflow (OF=0).
	fn cmovno(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if not overflow (OF=0).
	fn cmovno(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if not overflow (OF=0).
	fn cmovno(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if not parity (PF=0).
	fn cmovnp(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if not parity (PF=0).
	fn cmovnp(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if not parity (PF=0).
	fn cmovnp(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if not parity (PF=0).
	fn cmovnp(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if not parity (PF=0).
	fn cmovnp(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if not parity (PF=0).
	fn cmovnp(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if not sign (SF=0).
	fn cmovns(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if not sign (SF=0).
	fn cmovns(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if not sign (SF=0).
	fn cmovns(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if not sign (SF=0).
	fn cmovns(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if not sign (SF=0).
	fn cmovns(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if not sign (SF=0).
	fn cmovns(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if not zero (ZF=0).
	fn cmovnz(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if not zero (ZF=0).
	fn cmovnz(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if not zero (ZF=0).
	fn cmovnz(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if not zero (ZF=0).
	fn cmovnz(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if not zero (ZF=0).
	fn cmovnz(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if not zero (ZF=0).
	fn cmovnz(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if overflow (OF=1).
	fn cmovo(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if overflow (OF=1).
	fn cmovo(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if overflow (OF=1).
	fn cmovo(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if overflow (OF=1).
	fn cmovo(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if overflow (OF=1).
	fn cmovo(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if overflow (OF=1).
	fn cmovo(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if parity (PF=1).
	fn cmovp(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if parity (PF=1).
	fn cmovp(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if parity (PF=1).
	fn cmovp(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if parity (PF=1).
	fn cmovp(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if parity (PF=1).
	fn cmovp(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if parity (PF=1).
	fn cmovp(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if parity even (PF=1).
	fn cmovpe(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if parity even (PF=1).
	fn cmovpe(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if parity even (PF=1).
	fn cmovpe(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if parity even (PF=1).
	fn cmovpe(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if parity even (PF=1).
	fn cmovpe(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if parity even (PF=1).
	fn cmovpe(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if parity odd (PF=0).
	fn cmovpo(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if parity odd (PF=0).
	fn cmovpo(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if parity odd (PF=0).
	fn cmovpo(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if parity odd (PF=0).
	fn cmovpo(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if parity odd (PF=0).
	fn cmovpo(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if parity odd (PF=0).
	fn cmovpo(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if sign (SF=1).
	fn cmovs(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if sign (SF=1).
	fn cmovs(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if sign (SF=1).
	fn cmovs(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if sign (SF=1).
	fn cmovs(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if sign (SF=1).
	fn cmovs(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if sign (SF=1).
	fn cmovs(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move if zero (ZF=1).
	fn cmovz(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move if zero (ZF=1).
	fn cmovz(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move if zero (ZF=1).
	fn cmovz(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move if zero (ZF=1).
	fn cmovz(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move if zero (ZF=1).
	fn cmovz(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move if zero (ZF=1).
	fn cmovz(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Compare imm8 with AL.
	fn cmp(&mut self, arg0: AL, arg1: Immediate8Bit);

	/// Compare imm16 with AX.
	fn cmp(&mut self, arg0: AX, arg1: Immediate16Bit);

	/// Compare imm32 with EAX.
	fn cmp(&mut self, arg0: EAX, arg1: Immediate32Bit);

	/// Compare imm16 with r/m16.
	fn cmp(&mut self, arg0: Any16BitMemory, arg1: Immediate16Bit);

	/// Compare imm8 with r/m16.
	fn cmp(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit);

	/// Compare r16 with r/m16.
	fn cmp(&mut self, arg0: Any16BitMemory, arg1: Register16Bit);

	/// Compare imm32 with r/m32.
	fn cmp(&mut self, arg0: Any32BitMemory, arg1: Immediate32Bit);

	/// Compare imm8 with r/m32.
	fn cmp(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit);

	/// Compare r32 with r/m32.
	fn cmp(&mut self, arg0: Any32BitMemory, arg1: Register32Bit);

	/// Compare imm32 sign-extended to 64-bits with r/m64.
	fn cmp(&mut self, arg0: Any64BitMemory, arg1: Immediate32Bit);

	/// Compare imm8 with r/m64.
	fn cmp(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit);

	/// Compare r64 with r/m64.
	fn cmp(&mut self, arg0: Any64BitMemory, arg1: Register64Bit);

	/// Compare imm8 with r/m8.
	fn cmp(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit);

	/// Compare r8 with r/m8.
	fn cmp(&mut self, arg0: Any8BitMemory, arg1: Register8Bit);

	/// Compare r8 with r/m8.
	fn cmp(&mut self, arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit);

	/// Compare imm16 with r/m16.
	fn cmp(&mut self, arg0: Register16Bit, arg1: Immediate16Bit);

	/// Compare imm8 with r/m16.
	fn cmp(&mut self, arg0: Register16Bit, arg1: Immediate8Bit);

	/// Compare r/m16 with r16.
	fn cmp(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Compare r16 with r/m16.
	fn cmp(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Compare r/m16 with r16.
	fn cmp_1(arg0: Register16Bit, arg1: Register16Bit);

	/// Compare imm32 with r/m32.
	fn cmp(&mut self, arg0: Register32Bit, arg1: Immediate32Bit);

	/// Compare imm8 with r/m32.
	fn cmp(&mut self, arg0: Register32Bit, arg1: Immediate8Bit);

	/// Compare r/m32 with r32.
	fn cmp(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Compare r32 with r/m32.
	fn cmp(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Compare r/m32 with r32.
	fn cmp_1(arg0: Register32Bit, arg1: Register32Bit);

	/// Compare imm32 sign-extended to 64-bits with r/m64.
	fn cmp(&mut self, arg0: Register64Bit, arg1: Immediate32Bit);

	/// Compare imm8 with r/m64.
	fn cmp(&mut self, arg0: Register64Bit, arg1: Immediate8Bit);

	/// Compare r/m64 with r64.
	fn cmp(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Compare r64 with r/m64.
	fn cmp(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Compare r/m64 with r64.
	fn cmp_1(arg0: Register64Bit, arg1: Register64Bit);

	/// Compare imm8 with r/m8.
	fn cmp(&mut self, arg0: Register8Bit, arg1: Immediate8Bit);

	/// Compare r/m8 with r8.
	fn cmp(&mut self, arg0: Register8Bit, arg1: Any8BitMemory);

	/// Compare r8 with r/m8.
	fn cmp(&mut self, arg0: Register8Bit, arg1: Register8Bit);

	/// Compare r/m8 with r8.
	fn cmp_1(arg0: Register8Bit, arg1: Register8Bit);

	/// Compare r8 with r/m8.
	fn cmp(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Compare r/m8 with r8.
	fn cmp_1(arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Compare imm32 sign-extended to 64-bits with RAX.
	fn cmp(&mut self, arg0: RAX, arg1: Immediate32Bit);

	/// Compare imm8 with r/m8.
	fn cmp(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit);

	/// Compare r/m8 with r8.
	fn cmp(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Any8BitMemory);

	/// Compare r8 with r/m8.
	fn cmp(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit);

	/// Compare r/m8 with r8.
	fn cmp_1(arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit);

	/// Compare r8 with r/m8.
	fn cmp(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Compare r/m8 with r8.
	fn cmp_1(arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Compare packed double-precision floating- point values in xmm2/m128 and xmm1 using imm8 as comparison predicate.
	fn cmppd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Compare packed double-precision floating- point values in xmm2/m128 and xmm1 using imm8 as comparison predicate.
	fn cmppd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Compare packed single-precision floating- point values in xmm2/mem and xmm1 using imm8 as comparison predicate.
	fn cmpps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Compare packed single-precision floating- point values in xmm2/mem and xmm1 using imm8 as comparison predicate.
	fn cmpps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// For legacy mode, compare word at address DS:(E)SI with word at address ES:(E)DI; For 64-bit mode compare word at address (R|E)SI with word at address (R|E)DI.
	/// The status flags are set accordingly.
	fn cmps(&mut self, arg0: Any16BitMemory, arg1: Any16BitMemory);

	/// For legacy mode, compare dword at address DS:(E)SI at dword at address ES:(E)DI; For 64-bit mode compare dword at address (R|E)SI at dword at address (R|E)DI.
	/// The status flags are set accordingly.
	fn cmps(&mut self, arg0: Any32BitMemory, arg1: Any32BitMemory);

	/// Compares quadword at address (R|E)SI with quadword at address (R|E)DI and sets the status flags accordingly.
	fn cmps(&mut self, arg0: Any64BitMemory, arg1: Any64BitMemory);

	/// For legacy mode, compare byte at address DS:(E)SI with byte at address ES:(E)DI; For 64-bit mode compare byte at address (R|E)SI to byte at address (R|E)DI.
	/// The status flags are set accordingly.
	fn cmps(&mut self, arg0: Any8BitMemory, arg1: Any8BitMemory);

	/// For legacy mode, compare byte at address DS:(E)SI with byte at address ES:(E)DI; For 64- bit mode compare byte at address (R|E)SI with byte at address (R|E)DI.
	/// The status flags are set accordingly.
	fn cmpsb(&mut self);

	/// For legacy mode, compare dword at address DS:(E)SI with dword at address ES:(E)DI; For 64-bit mode compare dword at address (R|E)SI with dword at address (R|E)DI.
	/// The status flags are set accordingly.
	fn cmpsd(&mut self);

	/// Compare low double-precision floating-point value in xmm2/m64 and xmm1 using imm8 as comparison predicate.
	fn cmpsd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory, arg2: Immediate8Bit);

	/// Compare low double-precision floating-point value in xmm2/m64 and xmm1 using imm8 as comparison predicate.
	fn cmpsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Compares quadword at address (R|E)SI with quadword at address (R|E)DI and sets the status flags accordingly.
	fn cmpsq(&mut self);

	/// Compare low single-precision floating-point value in xmm2/m32 and xmm1 using imm8 as comparison predicate.
	fn cmpss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory, arg2: Immediate8Bit);

	/// Compare low single-precision floating-point value in xmm2/m32 and xmm1 using imm8 as comparison predicate.
	fn cmpss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// For legacy mode, compare word at address DS:(E)SI with word at address ES:(E)DI; For 64- bit mode compare word at address (R|E)SI with word at address (R|E)DI.
	/// The status flags are set accordingly.
	fn cmpsw(&mut self);

	/// Compare AX with r/m16.
	/// If equal, ZF is set and r16 is loaded into r/m16.
	/// Else, clear ZF and load r/m16 into AX.
	fn cmpxchg(&mut self, arg0: Any16BitMemory, arg1: Register16Bit);

	/// Compare EAX with r/m32.
	/// If equal, ZF is set and r32 is loaded into r/m32.
	/// Else, clear ZF and load r/m32 into EAX.
	fn cmpxchg(&mut self, arg0: Any32BitMemory, arg1: Register32Bit);

	/// Compare RAX with r/m64.
	/// If equal, ZF is set and r64 is loaded into r/m64.
	/// Else, clear ZF and load r/m64 into RAX.
	fn cmpxchg(&mut self, arg0: Any64BitMemory, arg1: Register64Bit);

	/// Compare AL with r/m8.
	/// If equal, ZF is set and r8 is loaded into r/m8.
	/// Else, clear ZF and load r/m8 into AL.
	fn cmpxchg(&mut self, arg0: Any8BitMemory, arg1: Register8Bit);

	/// Compare AL with r/m8.
	/// If equal, ZF is set and r8 is loaded into r/m8.
	/// Else, clear ZF and load r/m8 into AL.
	fn cmpxchg(&mut self, arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit);

	/// Compare AX with r/m16.
	/// If equal, ZF is set and r16 is loaded into r/m16.
	/// Else, clear ZF and load r/m16 into AX.
	fn cmpxchg(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Compare EAX with r/m32.
	/// If equal, ZF is set and r32 is loaded into r/m32.
	/// Else, clear ZF and load r/m32 into EAX.
	fn cmpxchg(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Compare RAX with r/m64.
	/// If equal, ZF is set and r64 is loaded into r/m64.
	/// Else, clear ZF and load r/m64 into RAX.
	fn cmpxchg(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Compare AL with r/m8.
	/// If equal, ZF is set and r8 is loaded into r/m8.
	/// Else, clear ZF and load r/m8 into AL.
	fn cmpxchg(&mut self, arg0: Register8Bit, arg1: Register8Bit);

	/// Compare AL with r/m8.
	/// If equal, ZF is set and r8 is loaded into r/m8.
	/// Else, clear ZF and load r/m8 into AL.
	fn cmpxchg(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Compare AL with r/m8.
	/// If equal, ZF is set and r8 is loaded into r/m8.
	/// Else, clear ZF and load r/m8 into AL.
	fn cmpxchg(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit);

	/// Compare AL with r/m8.
	/// If equal, ZF is set and r8 is loaded into r/m8.
	/// Else, clear ZF and load r/m8 into AL.
	fn cmpxchg(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Compare RDX:RAX with m128.
	/// If equal, set ZF and load RCX:RBX into m128.
	/// Else, clear ZF and load m128 into RDX:RAX.
	fn cmpxchg16b(&mut self, arg0: Any128BitMemory);

	/// Compare `EDX:EAX` with m64.
	/// If equal, set ZF and load ECX:EBX into m64.
	/// Else, clear ZF and load m64 into `EDX:EAX`.
	fn cmpxchg8b(&mut self, arg0: Any64BitMemory);

	/// Compare low double-precision floating-point values in xmm1 and xmm2/mem64 and set the EFLAGS flags accordingly.
	fn comisd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Compare low double-precision floating-point values in xmm1 and xmm2/mem64 and set the EFLAGS flags accordingly.
	fn comisd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compare low single-precision floating-point values in xmm1 and xmm2/mem32 and set the EFLAGS flags accordingly.
	fn comiss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Compare low single-precision floating-point values in xmm1 and xmm2/mem32 and set the EFLAGS flags accordingly.
	fn comiss(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Returns processor identification and feature information to the EAX, EBX, ECX, and EDX registers, as determined by input entered in EAX (in some cases, ECX as well).
	fn cpuid(&mut self);

	/// RDX:RAX = sign-extend of RAX.
	fn cqo(&mut self);

	/// Accumulate CRC32 on r/m16.
	fn crc32(&mut self, arg0: Register32Bit, arg1: Any16BitMemory);

	/// Accumulate CRC32 on r/m32.
	fn crc32(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Accumulate CRC32 on r/m8.
	fn crc32(&mut self, arg0: Register32Bit, arg1: Any8BitMemory);

	/// Accumulate CRC32 on r/m16.
	fn crc32(&mut self, arg0: Register32Bit, arg1: Register16Bit);

	/// Accumulate CRC32 on r/m32.
	fn crc32(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Accumulate CRC32 on r/m8.
	fn crc32(&mut self, arg0: Register32Bit, arg1: Register8Bit);

	/// Accumulate CRC32 on r/m8.
	fn crc32(&mut self, arg0: Register32Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Accumulate CRC32 on r/m64.
	fn crc32(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Accumulate CRC32 on r/m8.
	fn crc32(&mut self, arg0: Register64Bit, arg1: Any8BitMemory);

	/// Accumulate CRC32 on r/m64.
	fn crc32(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Accumulate CRC32 on r/m8.
	fn crc32(&mut self, arg0: Register64Bit, arg1: Register8Bit);

	/// Convert two packed signed doubleword integers from xmm2/m128 to two packed double-precision floating-point values in xmm1.
	fn cvtdq2pd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Convert two packed signed doubleword integers from xmm2/m128 to two packed double-precision floating-point values in xmm1.
	fn cvtdq2pd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Convert four packed signed doubleword integers from xmm2/m128 to four packed single-precision floating-point values in xmm1.
	fn cvtdq2ps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Convert four packed signed doubleword integers from xmm2/m128 to four packed single-precision floating-point values in xmm1.
	fn cvtdq2ps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Convert two packed double-precision floating- point values from xmm2/m128 to two packed signed doubleword integers in xmm1.
	fn cvtpd2dq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Convert two packed double-precision floating- point values from xmm2/m128 to two packed signed doubleword integers in xmm1.
	fn cvtpd2dq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Convert two packed double-precision floating- point values from xmm/m128 to two packed signed doubleword integers in mm.
	fn cvtpd2pi(&mut self, arg0: MMRegister, arg1: Any128BitMemory);

	/// Convert two packed double-precision floating- point values from xmm/m128 to two packed signed doubleword integers in mm.
	fn cvtpd2pi(&mut self, arg0: MMRegister, arg1: XMMRegister);

	/// Convert two packed double-precision floating- point values in xmm2/m128 to two packed single-precision floating-point values in xmm1.
	fn cvtpd2ps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Convert two packed double-precision floating- point values in xmm2/m128 to two packed single-precision floating-point values in xmm1.
	fn cvtpd2ps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Convert two packed signed doubleword integers from mm/mem64 to two packed double-precision floating-point values in xmm.
	fn cvtpi2pd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Convert two packed signed doubleword integers from mm/mem64 to two packed double-precision floating-point values in xmm.
	fn cvtpi2pd(&mut self, arg0: XMMRegister, arg1: MMRegister);

	/// Convert two signed doubleword integers from mm/m64 to two single-precision floating-point values in xmm.
	fn cvtpi2ps(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Convert two signed doubleword integers from mm/m64 to two single-precision floating-point values in xmm.
	fn cvtpi2ps(&mut self, arg0: XMMRegister, arg1: MMRegister);

	/// Convert four packed single-precision floating- point values from xmm2/m128 to four packed signed doubleword integers in xmm1.
	fn cvtps2dq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Convert four packed single-precision floating- point values from xmm2/m128 to four packed signed doubleword integers in xmm1.
	fn cvtps2dq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Convert two packed single-precision floating- point values in xmm2/m64 to two packed double-precision floating-point values in xmm1.
	fn cvtps2pd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Convert two packed single-precision floating- point values in xmm2/m64 to two packed double-precision floating-point values in xmm1.
	fn cvtps2pd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Convert two packed single-precision floating- point values from xmm/m64 to two packed signed doubleword integers in mm.
	fn cvtps2pi(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Convert two packed single-precision floating- point values from xmm/m64 to two packed signed doubleword integers in mm.
	fn cvtps2pi(&mut self, arg0: MMRegister, arg1: XMMRegister);

	/// Convert one double-precision floating-point value from xmm/m64 to one signed doubleword integer r32.
	fn cvtsd2si(&mut self, arg0: Register32Bit, arg1: Any64BitMemory);

	/// Convert one double-precision floating-point value from xmm/m64 to one signed doubleword integer r32.
	fn cvtsd2si(&mut self, arg0: Register32Bit, arg1: XMMRegister);

	/// Convert one double-precision floating-point value from xmm/m64 to one signed quadword integer sign-extended into r64.
	fn cvtsd2si(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Convert one double-precision floating-point value from xmm/m64 to one signed quadword integer sign-extended into r64.
	fn cvtsd2si(&mut self, arg0: Register64Bit, arg1: XMMRegister);

	/// Convert one double-precision floating-point value in xmm2/m64 to one single-precision floating-point value in xmm1.
	fn cvtsd2ss(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Convert one double-precision floating-point value in xmm2/m64 to one single-precision floating-point value in xmm1.
	fn cvtsd2ss(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Convert one signed doubleword integer from r/m32 to one double-precision floating-point value in xmm.
	fn cvtsi2sd(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Convert one signed quadword integer from r/m64 to one double-precision floating-point value in xmm.
	fn cvtsi2sd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Convert one signed doubleword integer from r/m32 to one double-precision floating-point value in xmm.
	fn cvtsi2sd(&mut self, arg0: XMMRegister, arg1: Register32Bit);

	/// Convert one signed quadword integer from r/m64 to one double-precision floating-point value in xmm.
	fn cvtsi2sd(&mut self, arg0: XMMRegister, arg1: Register64Bit);

	/// Convert one signed doubleword integer from r/m32 to one single-precision floating-point value in xmm.
	fn cvtsi2ss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Convert one signed quadword integer from r/m64 to one single-precision floating-point value in xmm.
	fn cvtsi2ss(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Convert one signed doubleword integer from r/m32 to one single-precision floating-point value in xmm.
	fn cvtsi2ss(&mut self, arg0: XMMRegister, arg1: Register32Bit);

	/// Convert one signed quadword integer from r/m64 to one single-precision floating-point value in xmm.
	fn cvtsi2ss(&mut self, arg0: XMMRegister, arg1: Register64Bit);

	/// Convert one single-precision floating-point value in xmm2/m32 to one double-precision floating-point value in xmm1.
	fn cvtss2sd(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Convert one single-precision floating-point value in xmm2/m32 to one double-precision floating-point value in xmm1.
	fn cvtss2sd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Convert one single-precision floating-point value from xmm/m32 to one signed doubleword integer in r32.
	fn cvtss2si(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Convert one single-precision floating-point value from xmm/m32 to one signed doubleword integer in r32.
	fn cvtss2si(&mut self, arg0: Register32Bit, arg1: XMMRegister);

	/// Convert one single-precision floating-point value from xmm/m32 to one signed quadword integer in r64.
	fn cvtss2si(&mut self, arg0: Register64Bit, arg1: Any32BitMemory);

	/// Convert one single-precision floating-point value from xmm/m32 to one signed quadword integer in r64.
	fn cvtss2si(&mut self, arg0: Register64Bit, arg1: XMMRegister);

	/// Convert two packed double-precision floating- point values from xmm2/m128 to two packed signed doubleword integers in xmm1 using truncation.
	fn cvttpd2dq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Convert two packed double-precision floating- point values from xmm2/m128 to two packed signed doubleword integers in xmm1 using truncation.
	fn cvttpd2dq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Convert two packer double-precision floating- point values from xmm/m128 to two packed signed doubleword integers in mm using truncation.
	fn cvttpd2pi(&mut self, arg0: MMRegister, arg1: Any128BitMemory);

	/// Convert two packer double-precision floating- point values from xmm/m128 to two packed signed doubleword integers in mm using truncation.
	fn cvttpd2pi(&mut self, arg0: MMRegister, arg1: XMMRegister);

	/// Convert four single-precision floating-point values from xmm2/m128 to four signed doubleword integers in xmm1 using truncation.
	fn cvttps2dq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Convert four single-precision floating-point values from xmm2/m128 to four signed doubleword integers in xmm1 using truncation.
	fn cvttps2dq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Convert two single-precision floating-point values from xmm/m64 to two signed doubleword signed integers in mm using truncation.
	fn cvttps2pi(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Convert two single-precision floating-point values from xmm/m64 to two signed doubleword signed integers in mm using truncation.
	fn cvttps2pi(&mut self, arg0: MMRegister, arg1: XMMRegister);

	/// Convert one double-precision floating-point value from xmm/m64 to one signed doubleword integer in r32 using truncation.
	fn cvttsd2si(&mut self, arg0: Register32Bit, arg1: Any64BitMemory);

	/// Convert one double-precision floating-point value from xmm/m64 to one signed doubleword integer in r32 using truncation.
	fn cvttsd2si(&mut self, arg0: Register32Bit, arg1: XMMRegister);

	/// Convert one double precision floating-point value from xmm/m64 to one signedquadword integer in r64 using truncation.
	fn cvttsd2si(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Convert one double precision floating-point value from xmm/m64 to one signedquadword integer in r64 using truncation.
	fn cvttsd2si(&mut self, arg0: Register64Bit, arg1: XMMRegister);

	/// Convert one single-precision floating-point value from xmm/m32 to one signed doubleword integer in r32 using truncation.
	fn cvttss2si(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Convert one single-precision floating-point value from xmm/m32 to one signed doubleword integer in r32 using truncation.
	fn cvttss2si(&mut self, arg0: Register32Bit, arg1: XMMRegister);

	/// Convert one single-precision floating-point value from xmm/m32 to one signed quadword integer in r64 using truncation.
	fn cvttss2si(&mut self, arg0: Register64Bit, arg1: Any32BitMemory);

	/// Convert one single-precision floating-point value from xmm/m32 to one signed quadword integer in r64 using truncation.
	fn cvttss2si(&mut self, arg0: Register64Bit, arg1: XMMRegister);

	/// DX:AX = sign-extend of AX.
	fn cwd(&mut self);

	/// EAX = sign-extend of AX.
	fn cwde(&mut self);

	/// Decrement r/m16 by 1.
	fn dec(&mut self, arg0: Any16BitMemory);

	/// Decrement r/m32 by 1.
	fn dec(&mut self, arg0: Any32BitMemory);

	/// Decrement r/m64 by 1.
	fn dec(&mut self, arg0: Any64BitMemory);

	/// Decrement r/m8 by 1.
	fn dec(&mut self, arg0: Any8BitMemory);

	/// Decrement r/m16 by 1.
	fn dec(&mut self, arg0: Register16Bit);

	/// Decrement r/m32 by 1.
	fn dec(&mut self, arg0: Register32Bit);

	/// Decrement r/m64 by 1.
	fn dec(&mut self, arg0: Register64Bit);

	/// Decrement r/m8 by 1.
	fn dec(&mut self, arg0: Register8Bit);

	/// Decrement r/m8 by 1.
	fn dec(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Unsigned divide DX:AX by r/m16, with result stored in AX = Quotient, DX = Remainder.
	fn div(&mut self, arg0: Any16BitMemory);

	/// Unsigned divide `EDX:EAX` by r/m32, with result stored in EAX = Quotient, EDX = Remainder.
	fn div(&mut self, arg0: Any32BitMemory);

	/// Unsigned divide RDX:RAX by r/m64, with result stored in RAX = Quotient, RDX = Remainder.
	fn div(&mut self, arg0: Any64BitMemory);

	/// Unsigned divide AX by r/m8, with result stored in AL = Quotient, AH = Remainder.
	fn div(&mut self, arg0: Any8BitMemory);

	/// Unsigned divide DX:AX by r/m16, with result stored in AX = Quotient, DX = Remainder.
	fn div(&mut self, arg0: Register16Bit);

	/// Unsigned divide `EDX:EAX` by r/m32, with result stored in EAX = Quotient, EDX = Remainder.
	fn div(&mut self, arg0: Register32Bit);

	/// Unsigned divide RDX:RAX by r/m64, with result stored in RAX = Quotient, RDX = Remainder.
	fn div(&mut self, arg0: Register64Bit);

	/// Unsigned divide AX by r/m8, with result stored in AL = Quotient, AH = Remainder.
	fn div(&mut self, arg0: Register8Bit);

	/// Unsigned divide AX by r/m8, with result stored in AL = Quotient, AH = Remainder.
	fn div(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Divide packed double-precision floating-point values in xmm1 by packed double-precision floating-point values xmm2/m128.
	fn divpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Divide packed double-precision floating-point values in xmm1 by packed double-precision floating-point values xmm2/m128.
	fn divpd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Divide packed single-precision floating-point values in xmm1 by packed single-precision floating-point values xmm2/m128.
	fn divps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Divide packed single-precision floating-point values in xmm1 by packed single-precision floating-point values xmm2/m128.
	fn divps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Divide low double-precision floating-point value in xmm1 by low double-precision floating-point value in xmm2/mem64.
	fn divsd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Divide low double-precision floating-point value in xmm1 by low double-precision floating-point value in xmm2/mem64.
	fn divsd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Divide low single-precision floating-point value in xmm1 by low single-precision floating-point value in xmm2/m32.
	fn divss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Divide low single-precision floating-point value in xmm1 by low single-precision floating-point value in xmm2/m32.
	fn divss(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Selectively multiply packed DP floating-point values from xmm1 with packed DP floating- point values from xmm2, add and selectively store the packed DP floating-point values to xmm1.
	fn dppd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Selectively multiply packed DP floating-point values from xmm1 with packed DP floating- point values from xmm2, add and selectively store the packed DP floating-point values to xmm1.
	fn dppd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Selectively multiply packed SP floating-point values from xmm1 with packed SP floating- point values from xmm2, add and selectively store the packed SP floating-point values or zero values to xmm1.
	fn dpps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Selectively multiply packed SP floating-point values from xmm1 with packed SP floating- point values from xmm2, add and selectively store the packed SP floating-point values or zero values to xmm1.
	fn dpps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Set the x87 FPU tag word to empty.
	fn emms(&mut self);

	/// Create a nested stack frame for a procedure.
	fn enter(&mut self, arg0: Immediate8Bit, arg1: Immediate16Bit);

	/// Create a nested stack frame for a procedure.
	fn enter(&mut self, arg0: One, arg1: Immediate16Bit);

	/// Create a stack frame for a procedure.
	fn enter(&mut self, arg0: Zero, arg1: Immediate16Bit);

	/// Extract a single-precision floating-point value from xmm2 at the source offset specified by imm8 and store the result to reg or m32.
	/// The upper 32 bits of r64 is zeroed if reg is r64.
	fn extractps(&mut self, arg0: Any32BitMemory, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Extract a single-precision floating-point value from xmm2 at the source offset specified by imm8 and store the result to reg or m32.
	/// The upper 32 bits of r64 is zeroed if reg is r64.
	fn extractps(&mut self, arg0: Register32Bit, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Extract a single-precision floating-point value from xmm2 at the source offset specified by imm8 and store the result to reg or m32.
	/// The upper 32 bits of r64 is zeroed if reg is r64.
	fn extractps(&mut self, arg0: Register64Bit, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Replace ST(0) with (2^(ST(0)) - 1).
	fn f2xm1(&mut self);

	/// Replace ST with its absolute value.
	fn fabs(&mut self);

	/// Add m32fp to ST(0) and store result in ST(0).
	fn fadd(&mut self, arg0: X87Float32BitMemory);

	/// Add m64fp to ST(0) and store result in ST(0).
	fn fadd(&mut self, arg0: X87Float64BitMemory);

	/// Add ST(i) to ST(0) and store result in ST(i).
	fn fadd(&mut self, arg0: X87Register, arg1: ST0);

	/// Add ST(0) to ST(i) and store result in ST(0).
	fn fadd(&mut self, arg0: ST0, arg1: X87Register);

	/// Add ST(0) to ST(1), store result in ST(1), and pop the register stack.
	fn faddp(&mut self);

	/// Add ST(0) to ST(i), store result in ST(i), and pop the register stack.
	fn faddp(&mut self, arg0: X87Register, arg1: ST0);

	/// Convert BCD value to floating-point and push onto the FPU stack.
	fn fbld(&mut self, arg0: X87BinaryCodedDecimal80BitMemory);

	/// Store ST(0) in m80bcd and pop ST(0).
	fn fbstp(&mut self, arg0: X87BinaryCodedDecimal80BitMemory);

	/// Complements sign of ST(0).
	fn fchs(&mut self);

	/// Clear floating-point exception flags after checking for pending unmasked floating-point exceptions.
	fn fclex(&mut self);

	/// Move if below (CF=1).
	fn fcmovb(&mut self, arg0: ST0, arg1: X87Register);

	/// Move if below or equal (CF=1 or ZF=1).
	fn fcmovbe(&mut self, arg0: ST0, arg1: X87Register);

	/// Move if equal (ZF=1).
	fn fcmove(&mut self, arg0: ST0, arg1: X87Register);

	/// Move if not below (CF=0).
	fn fcmovnb(&mut self, arg0: ST0, arg1: X87Register);

	/// Move if not below or equal (CF=0 and ZF=0).
	fn fcmovnbe(&mut self, arg0: ST0, arg1: X87Register);

	/// Move if not equal (ZF=0).
	fn fcmovne(&mut self, arg0: ST0, arg1: X87Register);

	/// Move if not unordered (PF=0).
	fn fcmovnu(&mut self, arg0: ST0, arg1: X87Register);

	/// Move if unordered (PF=1).
	fn fcmovu(&mut self, arg0: ST0, arg1: X87Register);

	/// Compare ST(0) with ST(1).
	fn fcom(&mut self);

	/// Compare ST(0) with m32fp.
	fn fcom(&mut self, arg0: X87Float32BitMemory);

	/// Compare ST(0) with m64fp.
	fn fcom(&mut self, arg0: X87Float64BitMemory);

	/// Compare ST(0) with ST(i).
	fn fcom(&mut self, arg0: X87Register);

	/// Compare ST(0) with ST(i) and set status flags accordingly.
	fn fcomi(&mut self, arg0: ST0, arg1: X87Register);

	/// Compare ST(0) with ST(i), set status flags accordingly, and pop register stack.
	fn fcomip(&mut self, arg0: ST0, arg1: X87Register);

	/// Compare ST(0) with ST(1) and pop register stack.
	fn fcomp(&mut self);

	/// Compare ST(0) with m32fp and pop register stack.
	fn fcomp(&mut self, arg0: X87Float32BitMemory);

	/// Compare ST(0) with m64fp and pop register stack.
	fn fcomp(&mut self, arg0: X87Float64BitMemory);

	/// Compare ST(0) with ST(i) and pop register stack.
	fn fcomp(&mut self, arg0: X87Register);

	/// Compare ST(0) with ST(1) and pop register stack twice.
	fn fcompp(&mut self);

	/// Replace ST(0) with its cosine.
	fn fcos(&mut self);

	/// Decrement TOP field in FPU status word.
	fn fdecstp(&mut self);

	/// Divide ST(0) by m32fp and store result in ST(0).
	fn fdiv(&mut self, arg0: X87Float32BitMemory);

	/// Compare ST(0) with ST(i), set status flags accordingly, and pop register stack.
	fn fdiv(&mut self, arg0: X87Float64BitMemory);

	/// Divide ST(i) by ST(0) and store result in ST(i).
	fn fdiv(&mut self, arg0: X87Register, arg1: ST0);

	/// Divide ST(0) by ST(i) and store result in ST(0).
	fn fdiv(&mut self, arg0: ST0, arg1: X87Register);

	/// Divide ST(1) by ST(0), store result in ST(1), and pop the register stack.
	fn fdivp(&mut self);

	/// Divide ST(i) by ST(0), store result in ST(i), and pop the register stack.
	fn fdivp(&mut self, arg0: X87Register, arg1: ST0);

	/// Divide m32fp by ST(0) and store result in ST(0).
	fn fdivr(&mut self, arg0: X87Float32BitMemory);

	/// Divide m64fp by ST(0) and store result in ST(0).
	fn fdivr(&mut self, arg0: X87Float64BitMemory);

	/// Divide ST(0) by ST(i) and store result in ST(i).
	fn fdivr(&mut self, arg0: X87Register, arg1: ST0);

	/// Divide ST(i) by ST(0) and store result in ST(0).
	fn fdivr(&mut self, arg0: ST0, arg1: X87Register);

	/// Divide ST(0) by ST(1), store result in ST(1), and pop the register stack.
	fn fdivrp(&mut self);

	/// Divide ST(0) by ST(i), store result in ST(i), and pop the register stack.
	fn fdivrp(&mut self, arg0: X87Register, arg1: ST0);

	/// Sets tag for ST(i) to empty.
	fn ffree(&mut self, arg0: X87Register);

	/// Add m16int to ST(0) and store result in ST(0).
	fn fiadd(&mut self, arg0: X87Integer16BitMemory);

	/// Add m32int to ST(0) and store result in ST(0).
	fn fiadd(&mut self, arg0: X87Integer32BitMemory);

	/// Compare ST(0) with m16int.
	fn ficom(&mut self, arg0: X87Integer16BitMemory);

	/// Compare ST(0) with m32int.
	fn ficom(&mut self, arg0: X87Integer32BitMemory);

	/// Compare ST(0) with m16int and pop stack register.
	fn ficomp(&mut self, arg0: X87Integer16BitMemory);

	/// Compare ST(0) with m32int and pop stack register.
	fn ficomp(&mut self, arg0: X87Integer32BitMemory);

	/// Divide ST(0) by m64int and store result in ST(0).
	fn fidiv(&mut self, arg0: X87Integer16BitMemory);

	/// Divide ST(0) by m32int and store result in ST(0).
	fn fidiv(&mut self, arg0: X87Integer32BitMemory);

	/// Divide m16int by ST(0) and store result in ST(0).
	fn fidivr(&mut self, arg0: X87Integer16BitMemory);

	/// Divide m32int by ST(0) and store result in ST(0).
	fn fidivr(&mut self, arg0: X87Integer32BitMemory);

	/// Push m16int onto the FPU register stack.
	fn fild(&mut self, arg0: X87Integer16BitMemory);

	/// Push m32int onto the FPU register stack.
	fn fild(&mut self, arg0: X87Integer32BitMemory);

	/// Push m64int onto the FPU register stack.
	fn fild(&mut self, arg0: X87Integer64BitMemory);

	/// Multiply ST(0) by m16int and store result in ST(0).
	fn fimul(&mut self, arg0: X87Integer16BitMemory);

	/// Multiply ST(0) by m32int and store result in ST(0).
	fn fimul(&mut self, arg0: X87Integer32BitMemory);

	/// Increment the TOP field in the FPU status register.
	fn fincstp(&mut self);

	/// Initialize FPU after checking for pending unmasked floating-point exceptions.
	fn finit(&mut self);

	/// Store ST(0) in m16int.
	fn fist(&mut self, arg0: X87Integer16BitMemory);

	/// Store ST(0) in m32int.
	fn fist(&mut self, arg0: X87Integer32BitMemory);

	/// Store ST(0) in m16int and pop register stack.
	fn fistp(&mut self, arg0: X87Integer16BitMemory);

	/// Store ST(0) in m32int and pop register stack.
	fn fistp(&mut self, arg0: X87Integer32BitMemory);

	/// Store ST(0) in m64int and pop register stack.
	fn fistp(&mut self, arg0: X87Integer64BitMemory);

	/// Store ST(0) in m16int with truncation.
	fn fisttp(&mut self, arg0: X87Integer16BitMemory);

	/// Store ST(0) in m32int with truncation.
	fn fisttp(&mut self, arg0: X87Integer32BitMemory);

	/// Store ST(0) in m64int with truncation.
	fn fisttp(&mut self, arg0: X87Integer64BitMemory);

	/// Subtract m16int from ST(0) and store result in ST(0).
	fn fisub(&mut self, arg0: X87Integer16BitMemory);

	/// Subtract m32int from ST(0) and store result in ST(0).
	fn fisub(&mut self, arg0: X87Integer32BitMemory);

	/// Subtract ST(0) from m16int and store result in ST(0).
	fn fisubr(&mut self, arg0: X87Integer16BitMemory);

	/// Subtract ST(0) from m32int and store result in ST(0).
	fn fisubr(&mut self, arg0: X87Integer32BitMemory);

	/// Push m32fp onto the FPU register stack.
	fn fld(&mut self, arg0: X87Float32BitMemory);

	/// Push m64fp onto the FPU register stack.
	fn fld(&mut self, arg0: X87Float64BitMemory);

	/// Push m80fp onto the FPU register stack.
	fn fld(&mut self, arg0: X87Float80BitMemory);

	/// Push ST(i) onto the FPU register stack.
	fn fld(&mut self, arg0: X87Register);

	/// Push +1.0 onto the FPU register stack.
	fn fld1(&mut self);

	/// Load FPU control word from m2byte.
	fn fldcw(&mut self, arg0: Contiguous2ByteMemory);

	/// Load FPU environment from m14byte or m28byte.
	fn fldenv(&mut self, arg0: Contiguous28ByteMemory);

	/// Push log2e onto the FPU register stack.
	fn fldl2e(&mut self);

	/// Push log210 onto the FPU register stack.
	fn fldl2t(&mut self);

	/// Push log102 onto the FPU register stack.
	fn fldlg2(&mut self);

	/// Push loge2 onto the FPU register stack.
	fn fldln2(&mut self);

	/// Push pi onto the FPU register stack.
	fn fldpi(&mut self);

	/// Push +0.0 onto the FPU register stack.
	fn fldz(&mut self);

	/// Multiply ST(0) by m32fp and store result in ST(0).
	fn fmul(&mut self, arg0: X87Float32BitMemory);

	/// Multiply ST(0) by m64fp and store result in ST(0).
	fn fmul(&mut self, arg0: X87Float64BitMemory);

	/// Multiply ST(i) by ST(0) and store result in ST(i).
	fn fmul(&mut self, arg0: X87Register, arg1: ST0);

	/// Multiply ST(0) by ST(i) and store result in ST(0).
	fn fmul(&mut self, arg0: ST0, arg1: X87Register);

	/// Multiply ST(1) by ST(0), store result in ST(1), and pop the register stack.
	fn fmulp(&mut self);

	/// Multiply ST(i) by ST(0), store result in ST(i), and pop the register stack.
	fn fmulp(&mut self, arg0: X87Register, arg1: ST0);

	/// Clear floating-point exception flags without checking for pending unmasked floating-point exceptions.
	fn fnclex(&mut self);

	/// Initialize FPU without checking for pending unmasked floating-point exceptions.
	fn fninit(&mut self);

	/// No operation is performed.
	fn fnop(&mut self);

	/// Store FPU environment to m94byte or m108byte without checking for pending unmasked floating-point exceptions.
	/// Then re-initialize the FPU.
	fn fnsave(&mut self, arg0: Contiguous108ByteMemory);

	/// Store FPU control word to m2byte without checking for pending unmasked floating-point exceptions.
	fn fnstcw(&mut self, arg0: Contiguous2ByteMemory);

	/// Store FPU environment to m14byte or m28byte without checking for pending unmasked floating-point exceptions.
	/// Then mask all floating-point exceptions.
	fn fnstenv(&mut self, arg0: Contiguous28ByteMemory);

	/// Store FPU status word in AX register without checking for pending unmasked floating-point exceptions.
	fn fnstsw(&mut self, arg0: AX);

	/// Store FPU status word at m2byte without checking for pending unmasked floating-point exceptions.
	fn fnstsw(&mut self, arg0: Contiguous2ByteMemory);

	/// Replace ST(1) with arctan(ST(1)/ST(0)) and pop the register stack.
	fn fpatan(&mut self);

	/// Replace ST(0) with the remainder obtained from dividing ST(0) by ST(1).
	fn fprem(&mut self);

	/// Replace ST(0) with the IEEE remainder obtained from dividing ST(0) by ST(1).
	fn fprem1(&mut self);

	/// Replace ST(0) with its tangent and push 1 onto the FPU stack.
	fn fptan(&mut self);

	/// Round ST(0) to an integer.
	fn frndint(&mut self);

	/// Load FPU state from m94byte or m108byte.
	fn frstor(&mut self, arg0: Contiguous108ByteMemory);

	/// Store FPU state to m94byte or m108byte after checking for pending unmasked floating-point exceptions.
	/// Then re-initialize the FPU.
	fn fsave(&mut self, arg0: Contiguous108ByteMemory);

	/// Scale ST(0) by ST(1).
	fn fscale(&mut self);

	/// Replace ST(0) with its sine.
	fn fsin(&mut self);

	/// Compute the sine and cosine of ST(0); replace ST(0) with the sine, and push the cosine onto the register stack.
	fn fsincos(&mut self);

	/// Computes square root of ST(0) and stores the result in ST(0).
	fn fsqrt(&mut self);

	/// Copy ST(0) to m32fp.
	fn fst(&mut self, arg0: X87Float32BitMemory);

	/// Copy ST(0) to m64fp.
	fn fst(&mut self, arg0: X87Float64BitMemory);

	/// Copy ST(0) to ST(i).
	fn fst(&mut self, arg0: X87Register);

	/// Store FPU control word to m2byte after checking for pending unmasked floating-point exceptions.
	fn fstcw(&mut self, arg0: Contiguous2ByteMemory);

	/// Store FPU environment to m14byte or m28byte after checking for pending unmasked floating-point exceptions.
	/// Then mask all floating-point exceptions.
	fn fstenv(&mut self, arg0: Contiguous28ByteMemory);

	/// Copy ST(0) to m32fp and pop register stack.
	fn fstp(&mut self, arg0: X87Float32BitMemory);

	/// Copy ST(0) to m64fp and pop register stack.
	fn fstp(&mut self, arg0: X87Float64BitMemory);

	/// Copy ST(0) to m80fp and pop register stack.
	fn fstp(&mut self, arg0: X87Float80BitMemory);

	/// Copy ST(0) to ST(i) and pop register stack.
	fn fstp(&mut self, arg0: X87Register);

	/// Store FPU status word in AX register after checking for pending unmasked floating-point exceptions.
	fn fstsw(&mut self, arg0: AX);

	/// Store FPU status word at m2byte after checking for pending unmasked floating-point exceptions.
	fn fstsw(&mut self, arg0: Contiguous2ByteMemory);

	/// Subtract m32fp from ST(0) and store result in ST(0).
	fn fsub(&mut self, arg0: X87Float32BitMemory);

	/// Subtract m64fp from ST(0) and store result in ST(0).
	fn fsub(&mut self, arg0: X87Float64BitMemory);

	/// Subtract ST(0) from ST(i) and store result in ST(i).
	fn fsub(&mut self, arg0: X87Register, arg1: ST0);

	/// Subtract ST(i) from ST(0) and store result in ST(0).
	fn fsub(&mut self, arg0: ST0, arg1: X87Register);

	/// Subtract ST(0) from ST(1), store result in ST(1), and pop register stack.
	fn fsubp(&mut self);

	/// Subtract ST(0) from ST(i), store result in ST(i), and pop register stack.
	fn fsubp(&mut self, arg0: X87Register, arg1: ST0);

	/// Subtract ST(0) from m32fp and store result in ST(0).
	fn fsubr(&mut self, arg0: X87Float32BitMemory);

	/// Subtract ST(0) from m64fp and store result in ST(0).
	fn fsubr(&mut self, arg0: X87Float64BitMemory);

	/// Subtract ST(i) from ST(0) and store result in ST(i).
	fn fsubr(&mut self, arg0: X87Register, arg1: ST0);

	/// Subtract ST(0) from ST(i) and store result in ST(0).
	fn fsubr(&mut self, arg0: ST0, arg1: X87Register);

	/// Subtract ST(1) from ST(0), store result in ST(1), and pop register stack.
	fn fsubrp(&mut self);

	/// Subtract ST(i) from ST(0), store result in ST(i), and pop register stack.
	fn fsubrp(&mut self, arg0: X87Register, arg1: ST0);

	/// Compare ST(0) with 0.0.
	fn ftst(&mut self);

	/// Compare ST(0) with ST(1).
	fn fucom(&mut self);

	/// Compare ST(0) with ST(i).
	fn fucom(&mut self, arg0: X87Register);

	/// Compare ST(0) with ST(i), check for ordered values, and set status flags accordingly.
	fn fucomi(&mut self, arg0: ST0, arg1: X87Register);

	/// Compare ST(0) with ST(i), check for ordered values, set status flags accordingly, and pop register stack.
	fn fucomip(&mut self, arg0: ST0, arg1: X87Register);

	/// Compare ST(0) with ST(1) and pop register stack.
	fn fucomp(&mut self);

	/// Compare ST(0) with ST(i) and pop register stack.
	fn fucomp(&mut self, arg0: X87Register);

	/// Compare ST(0) with ST(1) and pop register stack twice.
	fn fucompp(&mut self);

	/// Check pending unmasked floating-point exceptions.
	fn fwait(&mut self);

	/// Classify value or number in ST(0).
	fn fxam(&mut self);

	/// Exchange the contents of ST(0) and ST(1).
	fn fxch(&mut self);

	/// Exchange the contents of ST(0) and ST(i).
	fn fxch(&mut self, arg0: X87Register);

	/// Restore the x87 FPU, MMX, XMM, and MXCSR register state from m512byte.
	fn fxrstor(&mut self, arg0: Contiguous512ByteMemory);

	/// Restore the x87 FPU, MMX, XMM, and MXCSR register state from m512byte.
	fn fxrstor64(&mut self, arg0: Contiguous512ByteMemory);

	/// Save the x87 FPU, MMX, XMM, and MXCSR register state to m512byte.
	fn fxsave(&mut self, arg0: Contiguous512ByteMemory);

	/// Save the x87 FPU, MMX, XMM, and MXCSR register state to m512byte.
	fn fxsave64(&mut self, arg0: Contiguous512ByteMemory);

	/// Separate value in ST(0) into exponent and significand, store exponent in ST(0), and push the significand onto the register stack.
	fn fxtract(&mut self);

	/// Replace ST(1) with (ST(1) * log2ST(0)) and pop the register stack.
	fn fyl2x(&mut self);

	/// Replace ST(1) with ST(1) * log2(ST(0) + 1.0) and pop the register stack.
	fn fyl2xp1(&mut self);

	/// Horizontal add packed double-precision floating-point values from xmm2/m128 to xmm1.
	fn haddpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Horizontal add packed double-precision floating-point values from xmm2/m128 to xmm1.
	fn haddpd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Horizontal add packed single-precision floating-point values from xmm2/m128 to xmm1.
	fn haddps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Horizontal add packed single-precision floating-point values from xmm2/m128 to xmm1.
	fn haddps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Horizontal subtract packed double-precision floating-point values from xmm2/m128 to xmm1.
	fn hsubpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Horizontal subtract packed double-precision floating-point values from xmm2/m128 to xmm1.
	fn hsubpd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Horizontal subtract packed single-precision floating-point values from xmm2/m128 to xmm1.
	fn hsubps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Horizontal subtract packed single-precision floating-point values from xmm2/m128 to xmm1.
	fn hsubps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Signed divide DX:AX by r/m16, with result stored in AX = Quotient, DX = Remainder.
	fn idiv(&mut self, arg0: Any16BitMemory);

	/// Signed divide `EDX:EAX` by r/m32, with result stored in EAX = Quotient, EDX = Remainder.
	fn idiv(&mut self, arg0: Any32BitMemory);

	/// Signed divide RDX:RAX by r/m64, with result stored in RAX = Quotient, RDX = Remainder.
	fn idiv(&mut self, arg0: Any64BitMemory);

	/// Signed divide AX by r/m8, with result stored in: AL = Quotient, AH = Remainder.
	fn idiv(&mut self, arg0: Any8BitMemory);

	/// Signed divide DX:AX by r/m16, with result stored in AX = Quotient, DX = Remainder.
	fn idiv(&mut self, arg0: Register16Bit);

	/// Signed divide `EDX:EAX` by r/m32, with result stored in EAX = Quotient, EDX = Remainder.
	fn idiv(&mut self, arg0: Register32Bit);

	/// Signed divide RDX:RAX by r/m64, with result stored in RAX = Quotient, RDX = Remainder.
	fn idiv(&mut self, arg0: Register64Bit);

	/// Signed divide AX by r/m8, with result stored in: AL = Quotient, AH = Remainder.
	fn idiv(&mut self, arg0: Register8Bit);

	/// Signed divide AX by r/m8, with result stored in: AL = Quotient, AH = Remainder.
	fn idiv(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// DX:AX = AX * r/m word.
	fn imul(&mut self, arg0: Any16BitMemory);

	/// `EDX:EAX` = EAX * r/m32.
	fn imul(&mut self, arg0: Any32BitMemory);

	/// RDX:RAX = RAX * r/m64.
	fn imul(&mut self, arg0: Any64BitMemory);

	/// AX= AL * r/m byte.
	fn imul(&mut self, arg0: Any8BitMemory);

	/// DX:AX = AX * r/m word.
	fn imul(&mut self, arg0: Register16Bit);

	/// word register = word register * r/m16.
	fn imul(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// word register = r/m16 * immediate word.
	fn imul(&mut self, arg0: Register16Bit, arg1: Any16BitMemory, arg2: Immediate16Bit);

	/// word register = r/m16 * sign-extended immediate byte.
	fn imul(&mut self, arg0: Register16Bit, arg1: Any16BitMemory, arg2: Immediate8Bit);

	/// word register = word register * r/m16.
	fn imul(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// word register = r/m16 * immediate word.
	fn imul(&mut self, arg0: Register16Bit, arg1: Register16Bit, arg2: Immediate16Bit);

	/// word register = r/m16 * sign-extended immediate byte.
	fn imul(&mut self, arg0: Register16Bit, arg1: Register16Bit, arg2: Immediate8Bit);

	/// `EDX:EAX` = EAX * r/m32.
	fn imul(&mut self, arg0: Register32Bit);

	/// doubleword register = doubleword register *  r/m32.
	fn imul(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// doubleword register = r/m32 * immediate doubleword.
	fn imul(&mut self, arg0: Register32Bit, arg1: Any32BitMemory, arg2: Immediate32Bit);

	/// doubleword register = r/m32 * sign- extended immediate byte.
	fn imul(&mut self, arg0: Register32Bit, arg1: Any32BitMemory, arg2: Immediate8Bit);

	/// doubleword register = doubleword register *  r/m32.
	fn imul(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// doubleword register = r/m32 * immediate doubleword.
	fn imul(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Immediate32Bit);

	/// doubleword register = r/m32 * sign- extended immediate byte.
	fn imul(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Immediate8Bit);

	/// RDX:RAX = RAX * r/m64.
	fn imul(&mut self, arg0: Register64Bit);

	/// Quadword register = Quadword register *  r/m64.
	fn imul(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Quadword register = r/m64 * immediate doubleword.
	fn imul(&mut self, arg0: Register64Bit, arg1: Any64BitMemory, arg2: Immediate32Bit);

	/// Quadword register = r/m64 * sign-extended  immediate byte.
	fn imul(&mut self, arg0: Register64Bit, arg1: Any64BitMemory, arg2: Immediate8Bit);

	/// Quadword register = Quadword register *  r/m64.
	fn imul(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Quadword register = r/m64 * immediate doubleword.
	fn imul(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Immediate32Bit);

	/// Quadword register = r/m64 * sign-extended  immediate byte.
	fn imul(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Immediate8Bit);

	/// AX= AL * r/m byte.
	fn imul(&mut self, arg0: Register8Bit);

	/// AX= AL * r/m byte.
	fn imul(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Input byte from I/O port in DX into AL.
	fn in(&mut self, arg0: AL, arg1: DX);

	/// Input byte from imm8 I/O port address into AL.
	fn in(&mut self, arg0: AL, arg1: Immediate8Bit);

	/// Input word from I/O port in DX into AX.
	fn in(&mut self, arg0: AX, arg1: DX);

	/// Input word from imm8 I/O port address into AX.
	fn in(&mut self, arg0: AX, arg1: Immediate8Bit);

	/// Input doubleword from I/O port in DX into EAX.
	fn in(&mut self, arg0: EAX, arg1: DX);

	/// Input dword from imm8 I/O port address into EAX.
	fn in(&mut self, arg0: EAX, arg1: Immediate8Bit);

	/// Increment r/m word by 1.
	fn inc(&mut self, arg0: Any16BitMemory);

	/// Increment r/m doubleword by 1.
	fn inc(&mut self, arg0: Any32BitMemory);

	/// Increment r/m quadword by 1.
	fn inc(&mut self, arg0: Any64BitMemory);

	/// Increment r/m byte by 1.
	fn inc(&mut self, arg0: Any8BitMemory);

	/// Increment r/m word by 1.
	fn inc(&mut self, arg0: Register16Bit);

	/// Increment r/m doubleword by 1.
	fn inc(&mut self, arg0: Register32Bit);

	/// Increment r/m quadword by 1.
	fn inc(&mut self, arg0: Register64Bit);

	/// Increment r/m byte by 1.
	fn inc(&mut self, arg0: Register8Bit);

	/// Increment r/m byte by 1.
	fn inc(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Input word from I/O port specified in DX into memory location specified in ES:(E)DI or RDI.
	fn ins(&mut self, arg0: Any16BitMemory, arg1: DX);

	/// Input doubleword from I/O port specified in DX into memory location specified in ES:(E)DI or RDI.
	fn ins(&mut self, arg0: Any32BitMemory, arg1: DX);

	/// Input byte from I/O port specified in DX into memory location specified in ES:(E)DI or RDI.
	fn ins(&mut self, arg0: Any8BitMemory, arg1: DX);

	/// Input byte from I/O port specified in DX into memory location specified with ES:(E)DI or RDI.
	fn insb(&mut self);

	/// Input doubleword from I/O port specified in DX into memory location specified in ES:(E)DI or RDI.
	fn insd(&mut self);

	/// Insert a single precision floating-point value selected by imm8 from xmm2/m32 into xmm1 at the specified destination element specified by imm8 and zero out destination elements in xmm1 as indicated in imm8.
	fn insertps(&mut self, arg0: XMMRegister, arg1: Any32BitMemory, arg2: Immediate8Bit);

	/// Insert a single precision floating-point value selected by imm8 from xmm2/m32 into xmm1 at the specified destination element specified by imm8 and zero out destination elements in xmm1 as indicated in imm8.
	fn insertps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Input word from I/O port specified in DX into memory location specified in ES:(E)DI or RDI.
	fn insw(&mut self);

	/// Interrupt vector number specified by immediate byte.
	fn int_(arg0: Immediate8Bit);

	/// Interrupt 3-trap to debugger.
	fn int_(arg0: Three);

	/// Invalidates entries in the TLBs and paging-structure caches based on invalidation type in r64 and descriptor in m128.
	fn invpcid(&mut self, arg0: Register64Bit, arg1: Any128BitMemory);

	/// Interrupt return (16-bit operand size).
	fn iret(&mut self);

	/// Interrupt return (32-bit operand size).
	fn iretd(&mut self);

	/// Interrupt return (64-bit operand size).
	fn iretq(&mut self);

	/// Jump short if above (CF=0 and ZF=0).
	fn ja(&mut self, arg0: Label);

	/// Jump near if above (CF=0 and ZF=0).
	fn ja_1(arg0: Label);

	/// Jump short if above (CF=0 and ZF=0).
	fn ja(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if above (CF=0 and ZF=0).
	fn ja_1(arg0: Label, arg1: Hint);

	/// Jump near if above (CF=0 and ZF=0).
	fn ja(&mut self, arg0: Relative32Bit);

	/// Jump near if above (CF=0 and ZF=0).
	fn ja(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if above (CF=0 and ZF=0).
	fn ja(&mut self, arg0: Relative8Bit);

	/// Jump short if above (CF=0 and ZF=0).
	fn ja(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if above or equal (CF=0).
	fn jae(&mut self, arg0: Label);

	/// Jump near if above or equal (CF=0).
	fn jae_1(arg0: Label);

	/// Jump short if above or equal (CF=0).
	fn jae(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if above or equal (CF=0).
	fn jae_1(arg0: Label, arg1: Hint);

	/// Jump near if above or equal (CF=0).
	fn jae(&mut self, arg0: Relative32Bit);

	/// Jump near if above or equal (CF=0).
	fn jae(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if above or equal (CF=0).
	fn jae(&mut self, arg0: Relative8Bit);

	/// Jump short if above or equal (CF=0).
	fn jae(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if below (CF=1).
	fn jb(&mut self, arg0: Label);

	/// Jump near if below (CF=1).
	fn jb_1(arg0: Label);

	/// Jump short if below (CF=1).
	fn jb(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if below (CF=1).
	fn jb_1(arg0: Label, arg1: Hint);

	/// Jump near if below (CF=1).
	fn jb(&mut self, arg0: Relative32Bit);

	/// Jump near if below (CF=1).
	fn jb(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if below (CF=1).
	fn jb(&mut self, arg0: Relative8Bit);

	/// Jump short if below (CF=1).
	fn jb(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if below or equal (CF=1 or ZF=1).
	fn jbe(&mut self, arg0: Label);

	/// Jump near if below or equal (CF=1 or ZF=1).
	fn jbe_1(arg0: Label);

	/// Jump short if below or equal (CF=1 or ZF=1).
	fn jbe(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if below or equal (CF=1 or ZF=1).
	fn jbe_1(arg0: Label, arg1: Hint);

	/// Jump near if below or equal (CF=1 or ZF=1).
	fn jbe(&mut self, arg0: Relative32Bit);

	/// Jump near if below or equal (CF=1 or ZF=1).
	fn jbe(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if below or equal (CF=1 or ZF=1).
	fn jbe(&mut self, arg0: Relative8Bit);

	/// Jump short if below or equal (CF=1 or ZF=1).
	fn jbe(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if carry (CF=1).
	fn jc(&mut self, arg0: Label);

	/// Jump near if carry (CF=1).
	fn jc_1(arg0: Label);

	/// Jump short if carry (CF=1).
	fn jc(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if carry (CF=1).
	fn jc_1(arg0: Label, arg1: Hint);

	/// Jump near if carry (CF=1).
	fn jc(&mut self, arg0: Relative32Bit);

	/// Jump near if carry (CF=1).
	fn jc(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if carry (CF=1).
	fn jc(&mut self, arg0: Relative8Bit);

	/// Jump short if carry (CF=1).
	fn jc(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if equal (ZF=1).
	fn je(&mut self, arg0: Label);

	/// Jump near if 0 (ZF=1).
	fn je_1(arg0: Label);

	/// Jump short if equal (ZF=1).
	fn je(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if 0 (ZF=1).
	fn je_1(arg0: Label, arg1: Hint);

	/// Jump near if 0 (ZF=1).
	fn je(&mut self, arg0: Relative32Bit);

	/// Jump near if 0 (ZF=1).
	fn je(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if equal (ZF=1).
	fn je(&mut self, arg0: Relative8Bit);

	/// Jump short if equal (ZF=1).
	fn je(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if ECX register is 0.
	fn jecxz(&mut self, arg0: Label);

	/// Jump short if ECX register is 0.
	fn jecxz(&mut self, arg0: Label, arg1: Hint);

	/// Jump short if ECX register is 0.
	fn jecxz(&mut self, arg0: Relative8Bit);

	/// Jump short if ECX register is 0.
	fn jecxz(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if greater (ZF=0 and SF=OF).
	fn jg(&mut self, arg0: Label);

	/// Jump near if greater (ZF=0 and SF=OF).
	fn jg_1(arg0: Label);

	/// Jump short if greater (ZF=0 and SF=OF).
	fn jg(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if greater (ZF=0 and SF=OF).
	fn jg_1(arg0: Label, arg1: Hint);

	/// Jump near if greater (ZF=0 and SF=OF).
	fn jg(&mut self, arg0: Relative32Bit);

	/// Jump near if greater (ZF=0 and SF=OF).
	fn jg(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if greater (ZF=0 and SF=OF).
	fn jg(&mut self, arg0: Relative8Bit);

	/// Jump short if greater (ZF=0 and SF=OF).
	fn jg(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if greater or equal (SF=OF).
	fn jge(&mut self, arg0: Label);

	/// Jump near if greater or equal (SF=OF).
	fn jge_1(arg0: Label);

	/// Jump short if greater or equal (SF=OF).
	fn jge(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if greater or equal (SF=OF).
	fn jge_1(arg0: Label, arg1: Hint);

	/// Jump near if greater or equal (SF=OF).
	fn jge(&mut self, arg0: Relative32Bit);

	/// Jump near if greater or equal (SF=OF).
	fn jge(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if greater or equal (SF=OF).
	fn jge(&mut self, arg0: Relative8Bit);

	/// Jump short if greater or equal (SF=OF).
	fn jge(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if less (SF!= OF).
	fn jl(&mut self, arg0: Label);

	/// Jump near if less (SF!= OF).
	fn jl_1(arg0: Label);

	/// Jump short if less (SF!= OF).
	fn jl(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if less (SF!= OF).
	fn jl_1(arg0: Label, arg1: Hint);

	/// Jump near if less (SF!= OF).
	fn jl(&mut self, arg0: Relative32Bit);

	/// Jump near if less (SF!= OF).
	fn jl(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if less (SF!= OF).
	fn jl(&mut self, arg0: Relative8Bit);

	/// Jump short if less (SF!= OF).
	fn jl(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if less or equal (ZF=1 or SF!= OF).
	fn jle(&mut self, arg0: Label);

	/// Jump near if less or equal (ZF=1 or SF!= OF).
	fn jle_1(arg0: Label);

	/// Jump short if less or equal (ZF=1 or SF!= OF).
	fn jle(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if less or equal (ZF=1 or SF!= OF).
	fn jle_1(arg0: Label, arg1: Hint);

	/// Jump near if less or equal (ZF=1 or SF!= OF).
	fn jle(&mut self, arg0: Relative32Bit);

	/// Jump near if less or equal (ZF=1 or SF!= OF).
	fn jle(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if less or equal (ZF=1 or SF!= OF).
	fn jle(&mut self, arg0: Relative8Bit);

	/// Jump short if less or equal (ZF=1 or SF!= OF).
	fn jle(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump far, absolute indirect, address given in m16:16.
	fn jmp(&mut self, arg0: FarPointer16BitTo16Bit);

	/// Jump far, absolute indirect, address given in m16:32.
	fn jmp(&mut self, arg0: FarPointer16BitTo32Bit);

	/// Jump far, absolute indirect, address given in m16:64.
	fn jmp(&mut self, arg0: FarPointer16BitTo64Bit);

	/// Jump short, RIP = RIP + 8-bit displacement sign extended to 64-bits.
	fn jmp(&mut self, arg0: Label);

	/// Jump near, relative, RIP = RIP + 32-bit displacement sign extended to 64-bits.
	fn jmp_1(arg0: Label);

	/// Jump near, absolute indirect, RIP = 64-Bit offset from register or memory.
	fn jmp(&mut self, arg0: Any64BitMemory);

	/// Jump near, absolute indirect, RIP = 64-Bit offset from register or memory.
	fn jmp(&mut self, arg0: Register64Bit);

	/// Jump near, relative, RIP = RIP + 32-bit displacement sign extended to 64-bits.
	fn jmp(&mut self, arg0: Relative32Bit);

	/// Jump short, RIP = RIP + 8-bit displacement sign extended to 64-bits.
	fn jmp(&mut self, arg0: Relative8Bit);

	/// Jump short if not above (CF=1 or ZF=1).
	fn jna(&mut self, arg0: Label);

	/// Jump near if not above (CF=1 or ZF=1).
	fn jna_1(arg0: Label);

	/// Jump short if not above (CF=1 or ZF=1).
	fn jna(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if not above (CF=1 or ZF=1).
	fn jna_1(arg0: Label, arg1: Hint);

	/// Jump near if not above (CF=1 or ZF=1).
	fn jna(&mut self, arg0: Relative32Bit);

	/// Jump near if not above (CF=1 or ZF=1).
	fn jna(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if not above (CF=1 or ZF=1).
	fn jna(&mut self, arg0: Relative8Bit);

	/// Jump short if not above (CF=1 or ZF=1).
	fn jna(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if not above or equal (CF=1).
	fn jnae(&mut self, arg0: Label);

	/// Jump near if not above or equal (CF=1).
	fn jnae_1(arg0: Label);

	/// Jump short if not above or equal (CF=1).
	fn jnae(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if not above or equal (CF=1).
	fn jnae_1(arg0: Label, arg1: Hint);

	/// Jump near if not above or equal (CF=1).
	fn jnae(&mut self, arg0: Relative32Bit);

	/// Jump near if not above or equal (CF=1).
	fn jnae(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if not above or equal (CF=1).
	fn jnae(&mut self, arg0: Relative8Bit);

	/// Jump short if not above or equal (CF=1).
	fn jnae(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if not below (CF=0).
	fn jnb(&mut self, arg0: Label);

	/// Jump near if not below (CF=0).
	fn jnb_1(arg0: Label);

	/// Jump short if not below (CF=0).
	fn jnb(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if not below (CF=0).
	fn jnb_1(arg0: Label, arg1: Hint);

	/// Jump near if not below (CF=0).
	fn jnb(&mut self, arg0: Relative32Bit);

	/// Jump near if not below (CF=0).
	fn jnb(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if not below (CF=0).
	fn jnb(&mut self, arg0: Relative8Bit);

	/// Jump short if not below (CF=0).
	fn jnb(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if not below or equal (CF=0 and ZF=0).
	fn jnbe(&mut self, arg0: Label);

	/// Jump near if not below or equal (CF=0 and ZF=0).
	fn jnbe_1(arg0: Label);

	/// Jump short if not below or equal (CF=0 and ZF=0).
	fn jnbe(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if not below or equal (CF=0 and ZF=0).
	fn jnbe_1(arg0: Label, arg1: Hint);

	/// Jump near if not below or equal (CF=0 and ZF=0).
	fn jnbe(&mut self, arg0: Relative32Bit);

	/// Jump near if not below or equal (CF=0 and ZF=0).
	fn jnbe(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if not below or equal (CF=0 and ZF=0).
	fn jnbe(&mut self, arg0: Relative8Bit);

	/// Jump short if not below or equal (CF=0 and ZF=0).
	fn jnbe(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if not carry (CF=0).
	fn jnc(&mut self, arg0: Label);

	/// Jump near if not carry (CF=0).
	fn jnc_1(arg0: Label);

	/// Jump short if not carry (CF=0).
	fn jnc(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if not carry (CF=0).
	fn jnc_1(arg0: Label, arg1: Hint);

	/// Jump near if not carry (CF=0).
	fn jnc(&mut self, arg0: Relative32Bit);

	/// Jump near if not carry (CF=0).
	fn jnc(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if not carry (CF=0).
	fn jnc(&mut self, arg0: Relative8Bit);

	/// Jump short if not carry (CF=0).
	fn jnc(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if not equal (ZF=0).
	fn jne(&mut self, arg0: Label);

	/// Jump near if not equal (ZF=0).
	fn jne_1(arg0: Label);

	/// Jump short if not equal (ZF=0).
	fn jne(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if not equal (ZF=0).
	fn jne_1(arg0: Label, arg1: Hint);

	/// Jump near if not equal (ZF=0).
	fn jne(&mut self, arg0: Relative32Bit);

	/// Jump near if not equal (ZF=0).
	fn jne(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if not equal (ZF=0).
	fn jne(&mut self, arg0: Relative8Bit);

	/// Jump short if not equal (ZF=0).
	fn jne(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if not greater (ZF=1 or SF!= OF).
	fn jng(&mut self, arg0: Label);

	/// Jump near if not greater (ZF=1 or SF != OF).
	fn jng_1(arg0: Label);

	/// Jump short if not greater (ZF=1 or SF!= OF).
	fn jng(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if not greater (ZF=1 or SF != OF).
	fn jng_1(arg0: Label, arg1: Hint);

	/// Jump near if not greater (ZF=1 or SF != OF).
	fn jng(&mut self, arg0: Relative32Bit);

	/// Jump near if not greater (ZF=1 or SF != OF).
	fn jng(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if not greater (ZF=1 or SF!= OF).
	fn jng(&mut self, arg0: Relative8Bit);

	/// Jump short if not greater (ZF=1 or SF!= OF).
	fn jng(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if not greater or equal (SF!= OF).
	fn jnge(&mut self, arg0: Label);

	/// Jump near if not greater or equal (SF != OF).
	fn jnge_1(arg0: Label);

	/// Jump short if not greater or equal (SF!= OF).
	fn jnge(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if not greater or equal (SF != OF).
	fn jnge_1(arg0: Label, arg1: Hint);

	/// Jump near if not greater or equal (SF != OF).
	fn jnge(&mut self, arg0: Relative32Bit);

	/// Jump near if not greater or equal (SF != OF).
	fn jnge(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if not greater or equal (SF!= OF).
	fn jnge(&mut self, arg0: Relative8Bit);

	/// Jump short if not greater or equal (SF!= OF).
	fn jnge(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if not less (SF=OF).
	fn jnl(&mut self, arg0: Label);

	/// Jump near if not less (SF=OF).
	fn jnl_1(arg0: Label);

	/// Jump short if not less (SF=OF).
	fn jnl(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if not less (SF=OF).
	fn jnl_1(arg0: Label, arg1: Hint);

	/// Jump near if not less (SF=OF).
	fn jnl(&mut self, arg0: Relative32Bit);

	/// Jump near if not less (SF=OF).
	fn jnl(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if not less (SF=OF).
	fn jnl(&mut self, arg0: Relative8Bit);

	/// Jump short if not less (SF=OF).
	fn jnl(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if not less or equal (ZF=0 and SF=OF).
	fn jnle(&mut self, arg0: Label);

	/// Jump near if not less or equal (ZF=0 and SF=OF).
	fn jnle_1(arg0: Label);

	/// Jump short if not less or equal (ZF=0 and SF=OF).
	fn jnle(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if not less or equal (ZF=0 and SF=OF).
	fn jnle_1(arg0: Label, arg1: Hint);

	/// Jump near if not less or equal (ZF=0 and SF=OF).
	fn jnle(&mut self, arg0: Relative32Bit);

	/// Jump near if not less or equal (ZF=0 and SF=OF).
	fn jnle(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if not less or equal (ZF=0 and SF=OF).
	fn jnle(&mut self, arg0: Relative8Bit);

	/// Jump short if not less or equal (ZF=0 and SF=OF).
	fn jnle(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if not overflow (OF=0).
	fn jno(&mut self, arg0: Label);

	/// Jump near if not overflow (OF=0).
	fn jno_1(arg0: Label);

	/// Jump short if not overflow (OF=0).
	fn jno(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if not overflow (OF=0).
	fn jno_1(arg0: Label, arg1: Hint);

	/// Jump near if not overflow (OF=0).
	fn jno(&mut self, arg0: Relative32Bit);

	/// Jump near if not overflow (OF=0).
	fn jno(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if not overflow (OF=0).
	fn jno(&mut self, arg0: Relative8Bit);

	/// Jump short if not overflow (OF=0).
	fn jno(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if not parity (PF=0).
	fn jnp(&mut self, arg0: Label);

	/// Jump near if not parity (PF=0).
	fn jnp_1(arg0: Label);

	/// Jump short if not parity (PF=0).
	fn jnp(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if not parity (PF=0).
	fn jnp_1(arg0: Label, arg1: Hint);

	/// Jump near if not parity (PF=0).
	fn jnp(&mut self, arg0: Relative32Bit);

	/// Jump near if not parity (PF=0).
	fn jnp(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if not parity (PF=0).
	fn jnp(&mut self, arg0: Relative8Bit);

	/// Jump short if not parity (PF=0).
	fn jnp(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if not sign (SF=0).
	fn jns(&mut self, arg0: Label);

	/// Jump near if not sign (SF=0).
	fn jns_1(arg0: Label);

	/// Jump short if not sign (SF=0).
	fn jns(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if not sign (SF=0).
	fn jns_1(arg0: Label, arg1: Hint);

	/// Jump near if not sign (SF=0).
	fn jns(&mut self, arg0: Relative32Bit);

	/// Jump near if not sign (SF=0).
	fn jns(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if not sign (SF=0).
	fn jns(&mut self, arg0: Relative8Bit);

	/// Jump short if not sign (SF=0).
	fn jns(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if not zero (ZF=0).
	fn jnz(&mut self, arg0: Label);

	/// Jump near if not zero (ZF=0).
	fn jnz_1(arg0: Label);

	/// Jump short if not zero (ZF=0).
	fn jnz(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if not zero (ZF=0).
	fn jnz_1(arg0: Label, arg1: Hint);

	/// Jump near if not zero (ZF=0).
	fn jnz(&mut self, arg0: Relative32Bit);

	/// Jump near if not zero (ZF=0).
	fn jnz(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if not zero (ZF=0).
	fn jnz(&mut self, arg0: Relative8Bit);

	/// Jump short if not zero (ZF=0).
	fn jnz(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if overflow (OF=1).
	fn jo(&mut self, arg0: Label);

	/// Jump near if overflow (OF=1).
	fn jo_1(arg0: Label);

	/// Jump short if overflow (OF=1).
	fn jo(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if overflow (OF=1).
	fn jo_1(arg0: Label, arg1: Hint);

	/// Jump near if overflow (OF=1).
	fn jo(&mut self, arg0: Relative32Bit);

	/// Jump near if overflow (OF=1).
	fn jo(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if overflow (OF=1).
	fn jo(&mut self, arg0: Relative8Bit);

	/// Jump short if overflow (OF=1).
	fn jo(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if parity (PF=1).
	fn jp(&mut self, arg0: Label);

	/// Jump near if parity (PF=1).
	fn jp_1(arg0: Label);

	/// Jump short if parity (PF=1).
	fn jp(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if parity (PF=1).
	fn jp_1(arg0: Label, arg1: Hint);

	/// Jump near if parity (PF=1).
	fn jp(&mut self, arg0: Relative32Bit);

	/// Jump near if parity (PF=1).
	fn jp(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if parity (PF=1).
	fn jp(&mut self, arg0: Relative8Bit);

	/// Jump short if parity (PF=1).
	fn jp(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if parity even (PF=1).
	fn jpe(&mut self, arg0: Label);

	/// Jump near if parity even (PF=1).
	fn jpe_1(arg0: Label);

	/// Jump short if parity even (PF=1).
	fn jpe(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if parity even (PF=1).
	fn jpe_1(arg0: Label, arg1: Hint);

	/// Jump near if parity even (PF=1).
	fn jpe(&mut self, arg0: Relative32Bit);

	/// Jump near if parity even (PF=1).
	fn jpe(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if parity even (PF=1).
	fn jpe(&mut self, arg0: Relative8Bit);

	/// Jump short if parity even (PF=1).
	fn jpe(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if parity odd (PF=0).
	fn jpo(&mut self, arg0: Label);

	/// Jump near if parity odd (PF=0).
	fn jpo_1(arg0: Label);

	/// Jump short if parity odd (PF=0).
	fn jpo(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if parity odd (PF=0).
	fn jpo_1(arg0: Label, arg1: Hint);

	/// Jump near if parity odd (PF=0).
	fn jpo(&mut self, arg0: Relative32Bit);

	/// Jump near if parity odd (PF=0).
	fn jpo(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if parity odd (PF=0).
	fn jpo(&mut self, arg0: Relative8Bit);

	/// Jump short if parity odd (PF=0).
	fn jpo(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if RCX register is 0.
	fn jrcxz(&mut self, arg0: Label);

	/// Jump short if RCX register is 0.
	fn jrcxz(&mut self, arg0: Label, arg1: Hint);

	/// Jump short if RCX register is 0.
	fn jrcxz(&mut self, arg0: Relative8Bit);

	/// Jump short if RCX register is 0.
	fn jrcxz(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if sign (SF=1).
	fn js(&mut self, arg0: Label);

	/// Jump near if sign (SF=1).
	fn js_1(arg0: Label);

	/// Jump short if sign (SF=1).
	fn js(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if sign (SF=1).
	fn js_1(arg0: Label, arg1: Hint);

	/// Jump near if sign (SF=1).
	fn js(&mut self, arg0: Relative32Bit);

	/// Jump near if sign (SF=1).
	fn js(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if sign (SF=1).
	fn js(&mut self, arg0: Relative8Bit);

	/// Jump short if sign (SF=1).
	fn js(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Jump short if zero (ZF = 1).
	fn jz(&mut self, arg0: Label);

	/// Jump near if 0 (ZF=1).
	fn jz_1(arg0: Label);

	/// Jump short if zero (ZF = 1).
	fn jz(&mut self, arg0: Label, arg1: Hint);

	/// Jump near if 0 (ZF=1).
	fn jz_1(arg0: Label, arg1: Hint);

	/// Jump near if 0 (ZF=1).
	fn jz(&mut self, arg0: Relative32Bit);

	/// Jump near if 0 (ZF=1).
	fn jz(&mut self, arg0: Relative32Bit, arg1: Hint);

	/// Jump short if zero (ZF = 1).
	fn jz(&mut self, arg0: Relative8Bit);

	/// Jump short if zero (ZF = 1).
	fn jz(&mut self, arg0: Relative8Bit, arg1: Hint);

	/// Load: AH = EFLAGS(SF:ZF:0:AF:0:PF:1:CF).
	fn lahf(&mut self);

	/// r16 = access rights referenced by r16/m16.
	fn lar(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// r16 = access rights referenced by r16/m16.
	fn lar(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// reg = access rights referenced by r32/m16.
	fn lar(&mut self, arg0: Register32Bit, arg1: Any16BitMemory);

	/// reg = access rights referenced by r32/m16.
	fn lar(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// reg = access rights referenced by r32/m16.
	fn lar(&mut self, arg0: Register64Bit, arg1: Any16BitMemory);

	/// reg = access rights referenced by r32/m16.
	fn lar(&mut self, arg0: Register64Bit, arg1: Register32Bit);

	/// Load unaligned data from mem and return double quadword in xmm1.
	fn lddqu(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Load MXCSR register from m32.
	fn ldmxcsr(&mut self, arg0: Any32BitMemory);

	/// Store effective address for m in register r16.
	fn lea(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Store effective address for m in register r16.
	fn lea(&mut self, arg0: Register16Bit, arg1: Any32BitMemory);

	/// Store effective address for m in register r16.
	fn lea(&mut self, arg0: Register16Bit, arg1: Any64BitMemory);

	/// Store effective address for m in register r32.
	fn lea(&mut self, arg0: Register32Bit, arg1: Any16BitMemory);

	/// Store effective address for m in register r32.
	fn lea(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Store effective address for m in register r32.
	fn lea(&mut self, arg0: Register32Bit, arg1: Any64BitMemory);

	/// Store effective address for m in register r64.
	fn lea(&mut self, arg0: Register64Bit, arg1: Any16BitMemory);

	/// Store effective address for m in register r64.
	fn lea(&mut self, arg0: Register64Bit, arg1: Any32BitMemory);

	/// Store effective address for m in register r64.
	fn lea(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Set RSP to RBP, then pop RBP.
	fn leave(&mut self);

	/// Set SP to BP, then pop BP.
	fn leave(&mut self, arg0: Prefix66);

	/// Serializes load operations.
	fn lfence(&mut self);

	/// Load FS:r16 with far pointer from memory.
	fn lfs(&mut self, arg0: Register16Bit, arg1: FarPointer16BitTo16Bit);

	/// Load FS:r32 with far pointer from memory.
	fn lfs(&mut self, arg0: Register32Bit, arg1: FarPointer16BitTo32Bit);

	/// Load FS:r64 with far pointer from memory.
	fn lfs(&mut self, arg0: Register64Bit, arg1: FarPointer16BitTo64Bit);

	/// Load GS:r16 with far pointer from memory.
	fn lgs(&mut self, arg0: Register16Bit, arg1: FarPointer16BitTo16Bit);

	/// Load GS:r32 with far pointer from memory.
	fn lgs(&mut self, arg0: Register32Bit, arg1: FarPointer16BitTo32Bit);

	/// Load GS:r64 with far pointer from memory.
	fn lgs(&mut self, arg0: Register64Bit, arg1: FarPointer16BitTo64Bit);

	/// Asserts LOCK# signal for duration of the accompanying instruction.
	fn lock(&mut self);

	/// For legacy mode, Load word at address DS:(E)SI into AX.
	/// For 64-bit mode load word at address (R)SI into AX.
	fn lods(&mut self, arg0: Any16BitMemory);

	/// For legacy mode, Load dword at address DS:(E)SI into EAX.
	/// For 64-bit mode load dword at address (R)SI into EAX.
	fn lods(&mut self, arg0: Any32BitMemory);

	/// Load qword at address (R)SI into RAX.
	fn lods(&mut self, arg0: Any64BitMemory);

	/// For legacy mode, Load byte at address DS:(E)SI into AL.
	/// For 64-bit mode load byte at address (R)SI into AL.
	fn lods(&mut self, arg0: Any8BitMemory);

	/// For legacy mode, Load byte at address DS:(E)SI into AL.
	/// For 64-bit mode load byte at address (R)SI into AL.
	fn lodsb(&mut self);

	/// For legacy mode, Load dword at address DS:(E)SI into EAX.
	/// For 64-bit mode load dword at address (R)SI into EAX.
	fn lodsd(&mut self);

	/// Load qword at address (R)SI into RAX.
	fn lodsq(&mut self);

	/// For legacy mode, Load word at address DS:(E)SI into AX.
	/// For 64-bit mode load word at address (R)SI into AX.
	fn lodsw(&mut self);

	/// Decrement count; jump short if count != 0.
	fn loop(&mut self, arg0: Label);

	/// Decrement count; jump short if count != 0.
	fn loop(&mut self, arg0: Relative8Bit);

	/// Decrement count; jump short if count != 0 and  ZF = 1.
	fn loope(&mut self, arg0: Label);

	/// Decrement count; jump short if count != 0 and  ZF = 1.
	fn loope(&mut self, arg0: Relative8Bit);

	/// Decrement count; jump short if count != 0 and  ZF = 0.
	fn loopne(&mut self, arg0: Label);

	/// Decrement count; jump short if count != 0 and  ZF = 0.
	fn loopne(&mut self, arg0: Relative8Bit);

	/// Load: r16 = segment limit, selector r16/m16.
	fn lsl(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Load: r16 = segment limit, selector r16/m16.
	fn lsl(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Load: r32 = segment limit, selector r32/m16.
	fn lsl(&mut self, arg0: Register32Bit, arg1: Any16BitMemory);

	/// Load: r32 = segment limit, selector r32/m16.
	fn lsl(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Load: r64 = segment limit, selector r32/m16.
	fn lsl(&mut self, arg0: Register64Bit, arg1: Any16BitMemory);

	/// Load: r64 = segment limit, selector r32/m16.
	fn lsl(&mut self, arg0: Register64Bit, arg1: Register32Bit);

	/// Load SS:r16 with far pointer from memory.
	fn lss(&mut self, arg0: Register16Bit, arg1: FarPointer16BitTo16Bit);

	/// Load SS:r32 with far pointer from memory.
	fn lss(&mut self, arg0: Register32Bit, arg1: FarPointer16BitTo32Bit);

	/// Load SS:r64 with far pointer from memory.
	fn lss(&mut self, arg0: Register64Bit, arg1: FarPointer16BitTo64Bit);

	/// Count the number of leading zero bits in r/m16, return result in r16.
	fn lzcnt(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Count the number of leading zero bits in r/m16, return result in r16.
	fn lzcnt(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Count the number of leading zero bits in r/m32, return result in r32.
	fn lzcnt(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Count the number of leading zero bits in r/m32, return result in r32.
	fn lzcnt(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Count the number of leading zero bits in r/m64, return result in r64.
	fn lzcnt(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Count the number of leading zero bits in r/m64, return result in r64.
	fn lzcnt(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Selectively write bytes from xmm1 to memory location using the byte mask in xmm2.
	/// The default memory location is specified by DS:DI/EDI/RDI.
	fn maskmovdqu(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Selectively write bytes from mm1 to memory location using the byte mask in mm2.
	/// The default memory location is specified by DS:DI/EDI/RDI.
	fn maskmovq(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Return the maximum double-precision floating-point values between xmm2/m128 and xmm1.
	fn maxpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Return the maximum double-precision floating-point values between xmm2/m128 and xmm1.
	fn maxpd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Return the maximum single-precision floating-point values between xmm2/m128 and xmm1.
	fn maxps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Return the maximum single-precision floating-point values between xmm2/m128 and xmm1.
	fn maxps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Return the maximum scalar double-precision floating-point value between xmm2/mem64 and xmm1.
	fn maxsd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Return the maximum scalar double-precision floating-point value between xmm2/mem64 and xmm1.
	fn maxsd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Return the maximum scalar single-precision floating-point value between xmm2/mem32 and xmm1.
	fn maxss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Return the maximum scalar single-precision floating-point value between xmm2/mem32 and xmm1.
	fn maxss(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Serializes load and store operations.
	fn mfence(&mut self);

	/// Return the minimum double-precision floating-point values between xmm2/m128 and xmm1.
	fn minpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Return the minimum double-precision floating-point values between xmm2/m128 and xmm1.
	fn minpd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Return the minimum single-precision floating-point values between xmm2/m128 and xmm1.
	fn minps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Return the minimum single-precision floating-point values between xmm2/m128 and xmm1.
	fn minps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Return the minimum scalar double-precision floating-point value between xmm2/mem64 and xmm1.
	fn minsd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Return the minimum scalar double-precision floating-point value between xmm2/mem64 and xmm1.
	fn minsd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Return the minimum scalar single-precision floating-point value between xmm2/mem32 and xmm1.
	fn minss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Return the minimum scalar single-precision floating-point value between xmm2/mem32 and xmm1.
	fn minss(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Sets up a linear address range to be monitored by hardware and activates the monitor.
	/// The address range should be a write-back memory caching type.
	/// The address is DS:EAX (DS:RAX in 64-bit mode).
	fn monitor(&mut self);

	/// Move byte at (seg:offset) to AL.
	fn mov(&mut self, arg0: AL, arg1: MemoryOffset8Bit);

	/// Move byte at (offset) to AL.
	fn mov(&mut self, arg0: AL, arg1: MemoryOffset8Bit, arg2: PrefixRexW);

	/// Move word at (seg:offset) to AX.
	fn mov(&mut self, arg0: AX, arg1: MemoryOffset16Bit);

	/// Move doubleword at (seg:offset) to EAX.
	fn mov(&mut self, arg0: EAX, arg1: MemoryOffset32Bit);

	/// Move imm16 to r/m16.
	fn mov(&mut self, arg0: Any16BitMemory, arg1: Immediate16Bit);

	/// Move r16 to r/m16.
	fn mov(&mut self, arg0: Any16BitMemory, arg1: Register16Bit);

	/// Move segment register to r/m16.
	fn mov(&mut self, arg0: Any16BitMemory, arg1: Sreg);

	/// Move imm32 to r/m32.
	fn mov(&mut self, arg0: Any32BitMemory, arg1: Immediate32Bit);

	/// Move r32 to r/m32.
	fn mov(&mut self, arg0: Any32BitMemory, arg1: Register32Bit);

	/// Move imm32 sign extended to 64-bits to r/m64.
	fn mov(&mut self, arg0: Any64BitMemory, arg1: Immediate32Bit);

	/// Move r64 to r/m64.
	fn mov(&mut self, arg0: Any64BitMemory, arg1: Register64Bit);

	/// Move zero extended 16-bit segment register to r/m64.
	fn mov(&mut self, arg0: Any64BitMemory, arg1: Sreg);

	/// Move imm8 to r/m8.
	fn mov(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit);

	/// Move r8 to r/m8.
	fn mov(&mut self, arg0: Any8BitMemory, arg1: Register8Bit);

	/// Move r8 to r/m8.
	fn mov(&mut self, arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit);

	/// Move AX to (seg:offset).
	fn mov(&mut self, arg0: MemoryOffset16Bit, arg1: AX);

	/// Move EAX to (seg:offset).
	fn mov(&mut self, arg0: MemoryOffset32Bit, arg1: EAX);

	/// Move RAX to (offset).
	fn mov(&mut self, arg0: MemoryOffset64Bit, arg1: RAX);

	/// Move AL to (seg:offset).
	fn mov(&mut self, arg0: MemoryOffset8Bit, arg1: AL);

	/// Move AL to (offset).
	fn mov(&mut self, arg0: MemoryOffset8Bit, arg1: AL, arg2: PrefixRexW);

	/// Move imm16 to r16.
	fn mov(&mut self, arg0: Register16Bit, arg1: Immediate16Bit);

	/// Move imm16 to r/m16.
	fn mov_1(arg0: Register16Bit, arg1: Immediate16Bit);

	/// Move r/m16 to r16.
	fn mov(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Move r16 to r/m16.
	fn mov(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Move r/m16 to r16.
	fn mov_1(arg0: Register16Bit, arg1: Register16Bit);

	/// Move segment register to r/m16.
	fn mov(&mut self, arg0: Register16Bit, arg1: Sreg);

	/// Move imm32 to r32.
	fn mov(&mut self, arg0: Register32Bit, arg1: Immediate32Bit);

	/// Move imm32 to r/m32.
	fn mov_1(arg0: Register32Bit, arg1: Immediate32Bit);

	/// Move r/m32 to r32.
	fn mov(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Move r32 to r/m32.
	fn mov(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Move r/m32 to r32.
	fn mov_1(arg0: Register32Bit, arg1: Register32Bit);

	/// Move imm32 sign extended to 64-bits to r/m64.
	fn mov(&mut self, arg0: Register64Bit, arg1: Immediate32Bit);

	/// Move imm64 to r64.
	fn mov(&mut self, arg0: Register64Bit, arg1: Immediate64Bit);

	/// Move r/m64 to r64.
	fn mov(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move r64 to r/m64.
	fn mov(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Move r/m64 to r64.
	fn mov_1(arg0: Register64Bit, arg1: Register64Bit);

	/// Move zero extended 16-bit segment register to r/m64.
	fn mov(&mut self, arg0: Register64Bit, arg1: Sreg);

	/// Move imm8 to r8.
	fn mov(&mut self, arg0: Register8Bit, arg1: Immediate8Bit);

	/// Move imm8 to r/m8.
	fn mov_1(arg0: Register8Bit, arg1: Immediate8Bit);

	/// Move r/m8 to r8.
	fn mov(&mut self, arg0: Register8Bit, arg1: Any8BitMemory);

	/// Move r8 to r/m8.
	fn mov(&mut self, arg0: Register8Bit, arg1: Register8Bit);

	/// Move r/m8 to r8.
	fn mov_1(arg0: Register8Bit, arg1: Register8Bit);

	/// Move r8 to r/m8.
	fn mov(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Move r/m8 to r8.
	fn mov_1(arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Move quadword at (offset) to RAX.
	fn mov(&mut self, arg0: RAX, arg1: MemoryOffset64Bit);

	/// Move imm8 to r8.
	fn mov(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit);

	/// Move imm8 to r/m8.
	fn mov_1(arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit);

	/// Move r/m8 to r8.
	fn mov(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Any8BitMemory);

	/// Move r8 to r/m8.
	fn mov(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit);

	/// Move r/m8 to r8.
	fn mov_1(arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit);

	/// Move r8 to r/m8.
	fn mov(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Move r/m8 to r8.
	fn mov_1(arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Move r/m16 to segment register.
	fn mov(&mut self, arg0: Sreg, arg1: Any16BitMemory);

	/// Move lower 16 bits of r/m64 to segment register.
	fn mov(&mut self, arg0: Sreg, arg1: Any64BitMemory);

	/// Move r/m16 to segment register.
	fn mov(&mut self, arg0: Sreg, arg1: Register16Bit);

	/// Move lower 16 bits of r/m64 to segment register.
	fn mov(&mut self, arg0: Sreg, arg1: Register64Bit);

	/// Move packed double-precision floating-point values from xmm1 to xmm2/m128.
	fn movapd(&mut self, arg0: Any128BitMemory, arg1: XMMRegister);

	/// Move packed double-precision floating-point values from xmm2/m128 to xmm1.
	fn movapd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Move packed double-precision floating-point values from xmm2/m128 to xmm1.
	fn movapd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move packed double-precision floating-point values from xmm1 to xmm2/m128.
	fn movapd_1(arg0: XMMRegister, arg1: XMMRegister);

	/// Move packed single-precision floating-point values from xmm1 to xmm2/m128.
	fn movaps(&mut self, arg0: Any128BitMemory, arg1: XMMRegister);

	/// Move packed single-precision floating-point values from xmm2/m128 to xmm1.
	fn movaps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Move packed single-precision floating-point values from xmm2/m128 to xmm1.
	fn movaps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move packed single-precision floating-point values from xmm1 to xmm2/m128.
	fn movaps_1(arg0: XMMRegister, arg1: XMMRegister);

	/// Reverse byte order in r16 and move to m16.
	fn movbe(&mut self, arg0: Any16BitMemory, arg1: Register16Bit);

	/// Reverse byte order in r32 and move to m32.
	fn movbe(&mut self, arg0: Any32BitMemory, arg1: Register32Bit);

	/// Reverse byte order in r64 and move to m64.
	fn movbe(&mut self, arg0: Any64BitMemory, arg1: Register64Bit);

	/// Reverse byte order in m16 and move to r16.
	fn movbe(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Reverse byte order in m32 and move to r32.
	fn movbe(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Reverse byte order in m64 and move to r64.
	fn movbe(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Move doubleword from mm to r/m32.
	fn movd(&mut self, arg0: Any32BitMemory, arg1: MMRegister);

	/// Move doubleword from xmm register to r/m32.
	fn movd(&mut self, arg0: Any32BitMemory, arg1: XMMRegister);

	/// Move doubleword from r/m32 to mm.
	fn movd(&mut self, arg0: MMRegister, arg1: Any32BitMemory);

	/// Move doubleword from r/m32 to mm.
	fn movd(&mut self, arg0: MMRegister, arg1: Register32Bit);

	/// Move doubleword from mm to r/m32.
	fn movd(&mut self, arg0: Register32Bit, arg1: MMRegister);

	/// Move doubleword from xmm register to r/m32.
	fn movd(&mut self, arg0: Register32Bit, arg1: XMMRegister);

	/// Move doubleword from r/m32 to xmm.
	fn movd(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Move doubleword from r/m32 to xmm.
	fn movd(&mut self, arg0: XMMRegister, arg1: Register32Bit);

	/// Move one double-precision floating-point value from the lower 64-bit operand in xmm2/m64 to xmm1 and duplicate.
	fn movddup(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Move one double-precision floating-point value from the lower 64-bit operand in xmm2/m64 to xmm1 and duplicate.
	fn movddup(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move low quadword from xmm to mmx register.
	fn movdq2q(&mut self, arg0: MMRegister, arg1: XMMRegister);

	/// Move aligned double quadword from xmm1 to xmm2/m128.
	fn movdqa(&mut self, arg0: Any128BitMemory, arg1: XMMRegister);

	/// Move aligned double quadword from xmm2/m128 to xmm1.
	fn movdqa(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Move aligned double quadword from xmm2/m128 to xmm1.
	fn movdqa(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move aligned double quadword from xmm1 to xmm2/m128.
	fn movdqa_1(arg0: XMMRegister, arg1: XMMRegister);

	/// Move unaligned double quadword from xmm1 to xmm2/m128.
	fn movdqu(&mut self, arg0: Any128BitMemory, arg1: XMMRegister);

	/// Move unaligned double quadword from xmm2/m128 to xmm1.
	fn movdqu(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Move unaligned double quadword from xmm2/m128 to xmm1.
	fn movdqu(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move unaligned double quadword from xmm1 to xmm2/m128.
	fn movdqu_1(arg0: XMMRegister, arg1: XMMRegister);

	/// Move two packed single-precision floating-point values from high quadword of xmm2 to low quadword of xmm1.
	fn movhlps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move double-precision floating-point value from high quadword of xmm to m64.
	fn movhpd(&mut self, arg0: Any64BitMemory, arg1: XMMRegister);

	/// Move double-precision floating-point value from m64 to high quadword of xmm.
	fn movhpd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Move two packed single-precision floating-point values from high quadword of xmm to m64.
	fn movhps(&mut self, arg0: Any64BitMemory, arg1: XMMRegister);

	/// Move two packed single-precision floating-point values from m64 to high quadword of xmm.
	fn movhps(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Move two packed single-precision floating-point values from low quadword of xmm2 to high quadword of xmm1.
	fn movlhps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move double-precision floating-point nvalue from low quadword of xmm register to m64.
	fn movlpd(&mut self, arg0: Any64BitMemory, arg1: XMMRegister);

	/// Move double-precision floating-point value from m64 to low quadword of xmm register.
	fn movlpd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Move two packed single-precision floating-point values from low quadword of xmm to m64.
	fn movlps(&mut self, arg0: Any64BitMemory, arg1: XMMRegister);

	/// Move two packed single-precision floating-point values from m64 to low quadword of xmm.
	fn movlps(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Extract 2-bit sign mask from xmm and store in reg.
	/// The upper bits of r32 or r64 are filled with zeros.
	fn movmskpd(&mut self, arg0: Register32Bit, arg1: XMMRegister);

	/// Extract 2-bit sign mask from xmm and store in reg.
	/// The upper bits of r32 or r64 are filled with zeros.
	fn movmskpd(&mut self, arg0: Register64Bit, arg1: XMMRegister);

	/// Extract 4-bit sign mask from xmm and store in reg.
	/// The upper bits of r32 or r64 are filled with zeros.
	fn movmskps(&mut self, arg0: Register32Bit, arg1: XMMRegister);

	/// Extract 4-bit sign mask from xmm and store in reg.
	/// The upper bits of r32 or r64 are filled with zeros.
	fn movmskps(&mut self, arg0: Register64Bit, arg1: XMMRegister);

	/// Move double quadword from xmm to m128 using non-temporal hint.
	fn movntdq(&mut self, arg0: Any128BitMemory, arg1: XMMRegister);

	/// Move double quadword from m128 to xmm using non-temporal hint if WC memory type.
	fn movntdqa(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Move doubleword from r32 to m32 using non-temporal hint.
	fn movnti(&mut self, arg0: Any32BitMemory, arg1: Register32Bit);

	/// Move quadword from r64 to m64 using non-temporal hint.
	fn movnti(&mut self, arg0: Any64BitMemory, arg1: Register64Bit);

	/// Move packed double-precision floating-point values from xmm to m128 using non-temporal hint.
	fn movntpd(&mut self, arg0: Any128BitMemory, arg1: XMMRegister);

	/// Move packed single-precision floating-point values from xmm to m128 using non-temporal hint.
	fn movntps(&mut self, arg0: Any128BitMemory, arg1: XMMRegister);

	/// Move quadword from mm to m64 using non-temporal hint.
	fn movntq(&mut self, arg0: Any64BitMemory, arg1: MMRegister);

	/// Move quadword from mm to r/m64.
	fn movq(&mut self, arg0: Any64BitMemory, arg1: MMRegister);

	/// Move quadword from mm to mm/m64.
	fn movq_1(arg0: Any64BitMemory, arg1: MMRegister);

	/// Move quadword from xmm register to r/m64.
	fn movq(&mut self, arg0: Any64BitMemory, arg1: XMMRegister);

	/// Move quadword from xmm1 to xmm2/mem64.
	fn movq_1(arg0: Any64BitMemory, arg1: XMMRegister);

	/// Move quadword from r/m64 to mm.
	fn movq(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Move quadword from mm/m64 to mm.
	fn movq_1(arg0: MMRegister, arg1: Any64BitMemory);

	/// Move quadword from mm/m64 to mm.
	fn movq(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Move quadword from mm to mm/m64.
	fn movq_1(arg0: MMRegister, arg1: MMRegister);

	/// Move quadword from r/m64 to mm.
	fn movq(&mut self, arg0: MMRegister, arg1: Register64Bit);

	/// Move quadword from mm to r/m64.
	fn movq(&mut self, arg0: Register64Bit, arg1: MMRegister);

	/// Move quadword from xmm register to r/m64.
	fn movq(&mut self, arg0: Register64Bit, arg1: XMMRegister);

	/// Move quadword from r/m64 to xmm.
	fn movq(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Move quadword from xmm2/mem64 to xmm1.
	fn movq_1(arg0: XMMRegister, arg1: Any64BitMemory);

	/// Move quadword from r/m64 to xmm.
	fn movq(&mut self, arg0: XMMRegister, arg1: Register64Bit);

	/// Move quadword from xmm2/mem64 to xmm1.
	fn movq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move quadword from xmm1 to xmm2/mem64.
	fn movq_1(arg0: XMMRegister, arg1: XMMRegister);

	/// Move quadword from mmx to low quadword of xmm.
	fn movq2dq(&mut self, arg0: XMMRegister, arg1: MMRegister);

	/// For legacy mode, move word from address DS:(E)SI to ES:(E)DI.
	/// For 64-bit mode move word at address (R|E)SI to (R|E)DI.
	fn movs(&mut self, arg0: Any16BitMemory, arg1: Any16BitMemory);

	/// For legacy mode, move dword from address DS:(E)SI to ES:(E)DI.
	/// For 64-bit mode move dword from address (R|E)SI to (R|E)DI.
	fn movs(&mut self, arg0: Any32BitMemory, arg1: Any32BitMemory);

	/// Move qword from address (R|E)SI to (R|E)DI.
	fn movs(&mut self, arg0: Any64BitMemory, arg1: Any64BitMemory);

	/// For legacy mode, Move byte from address DS:(E)SI to ES:(E)DI.
	/// For 64-bit mode move byte from address (R|E)SI to (R|E)DI.
	fn movs(&mut self, arg0: Any8BitMemory, arg1: Any8BitMemory);

	/// For legacy mode, Move byte from address DS:(E)SI to ES:(E)DI.
	/// For 64-bit mode move byte from address (R|E)SI to (R|E)DI.
	fn movsb(&mut self);

	/// For legacy mode, move dword from address DS:(E)SI to ES:(E)DI.
	/// For 64-bit mode move dword from address (R|E)SI to (R|E)DI.
	fn movsd(&mut self);

	/// Move scalar double-precision floating-point value from xmm1 register to xmm2/m64.
	fn movsd(&mut self, arg0: Any64BitMemory, arg1: XMMRegister);

	/// Move scalar double-precision floating-point value from xmm2/m64 to xmm1 register.
	fn movsd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Move scalar double-precision floating-point value from xmm2/m64 to xmm1 register.
	fn movsd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move scalar double-precision floating-point value from xmm1 register to xmm2/m64.
	fn movsd_1(arg0: XMMRegister, arg1: XMMRegister);

	/// Move two single-precision floating-point values from the higher 32-bit operand of each qword in xmm2/m128 to xmm1 and duplicate each 32-bit operand to the lower 32-bits of each qword.
	fn movshdup(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Move two single-precision floating-point values from the higher 32-bit operand of each qword in xmm2/m128 to xmm1 and duplicate each 32-bit operand to the lower 32-bits of each qword.
	fn movshdup(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move two single-precision floating-point values from the lower 32-bit operand of each qword in xmm2/m128 to xmm1 and duplicate each 32-bit operand to the higher 32-bits of each qword.
	fn movsldup(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Move two single-precision floating-point values from the lower 32-bit operand of each qword in xmm2/m128 to xmm1 and duplicate each 32-bit operand to the higher 32-bits of each qword.
	fn movsldup(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move qword from address (R|E)SI to (R|E)DI.
	fn movsq(&mut self);

	/// Move scalar single-precision floating-point value from xmm1 register to xmm2/m32.
	fn movss(&mut self, arg0: Any32BitMemory, arg1: XMMRegister);

	/// Move scalar single-precision floating-point value from xmm2/m32 to xmm1 register.
	fn movss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Move scalar single-precision floating-point value from xmm2/m32 to xmm1 register.
	fn movss(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move scalar single-precision floating-point value from xmm1 register to xmm2/m32.
	fn movss_1(arg0: XMMRegister, arg1: XMMRegister);

	/// For legacy mode, move word from address DS:(E)SI to ES:(E)DI.
	/// For 64-bit mode move word at address (R|E)SI to (R|E)DI.
	fn movsw(&mut self);

	/// Move byte to word with sign-extension.
	fn movsx(&mut self, arg0: Register16Bit, arg1: Any8BitMemory);

	/// Move byte to word with sign-extension.
	fn movsx(&mut self, arg0: Register16Bit, arg1: Register8Bit);

	/// Move byte to word with sign-extension.
	fn movsx(&mut self, arg0: Register16Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Move word to doubleword, with sign-extension.
	fn movsx(&mut self, arg0: Register32Bit, arg1: Any16BitMemory);

	/// Move byte to doubleword with sign-extension.
	fn movsx(&mut self, arg0: Register32Bit, arg1: Any8BitMemory);

	/// Move word to doubleword, with sign-extension.
	fn movsx(&mut self, arg0: Register32Bit, arg1: Register16Bit);

	/// Move byte to doubleword with sign-extension.
	fn movsx(&mut self, arg0: Register32Bit, arg1: Register8Bit);

	/// Move byte to doubleword with sign-extension.
	fn movsx(&mut self, arg0: Register32Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Move word to quadword with sign-extension.
	fn movsx(&mut self, arg0: Register64Bit, arg1: Any16BitMemory);

	/// Move byte to quadword with sign-extension.
	fn movsx(&mut self, arg0: Register64Bit, arg1: Any8BitMemory);

	/// Move word to quadword with sign-extension.
	fn movsx(&mut self, arg0: Register64Bit, arg1: Register16Bit);

	/// Move byte to quadword with sign-extension.
	fn movsx(&mut self, arg0: Register64Bit, arg1: Register8Bit);

	/// Move doubleword to quadword with sign-extension.
	fn movsxd(&mut self, arg0: Register64Bit, arg1: Any32BitMemory);

	/// Move doubleword to quadword with sign-extension.
	fn movsxd(&mut self, arg0: Register64Bit, arg1: Register32Bit);

	/// Move packed double-precision floating-point values from xmm1 to xmm2/m128.
	fn movupd(&mut self, arg0: Any128BitMemory, arg1: XMMRegister);

	/// Move packed double-precision floating-point values from xmm2/m128 to xmm1.
	fn movupd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Move packed double-precision floating-point values from xmm2/m128 to xmm1.
	fn movupd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move packed double-precision floating-point values from xmm1 to xmm2/m128.
	fn movupd_1(arg0: XMMRegister, arg1: XMMRegister);

	/// Move packed single-precision floating-point values from xmm1 to xmm2/m128.
	fn movups(&mut self, arg0: Any128BitMemory, arg1: XMMRegister);

	/// Move packed single-precision floating-point values from xmm2/m128 to xmm1.
	fn movups(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Move packed single-precision floating-point values from xmm2/m128 to xmm1.
	fn movups(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move packed single-precision floating-point values from xmm1 to xmm2/m128.
	fn movups_1(arg0: XMMRegister, arg1: XMMRegister);

	/// Move byte to word with zero-extension.
	fn movzx(&mut self, arg0: Register16Bit, arg1: Any8BitMemory);

	/// Move byte to word with zero-extension.
	fn movzx(&mut self, arg0: Register16Bit, arg1: Register8Bit);

	/// Move byte to word with zero-extension.
	fn movzx(&mut self, arg0: Register16Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Move word to doubleword, zero-extension.
	fn movzx(&mut self, arg0: Register32Bit, arg1: Any16BitMemory);

	/// Move byte to doubleword, zero-extension.
	fn movzx(&mut self, arg0: Register32Bit, arg1: Any8BitMemory);

	/// Move word to doubleword, zero-extension.
	fn movzx(&mut self, arg0: Register32Bit, arg1: Register16Bit);

	/// Move byte to doubleword, zero-extension.
	fn movzx(&mut self, arg0: Register32Bit, arg1: Register8Bit);

	/// Move byte to doubleword, zero-extension.
	fn movzx(&mut self, arg0: Register32Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Move word to quadword, zero-extension.
	fn movzx(&mut self, arg0: Register64Bit, arg1: Any16BitMemory);

	/// Move byte to quadword, zero-extension.
	fn movzx(&mut self, arg0: Register64Bit, arg1: Any8BitMemory);

	/// Move word to quadword, zero-extension.
	fn movzx(&mut self, arg0: Register64Bit, arg1: Register16Bit);

	/// Move byte to quadword, zero-extension.
	fn movzx(&mut self, arg0: Register64Bit, arg1: Register8Bit);

	/// Sums absolute 8-bit integer difference of adjacent groups of 4 byte integers in xmm1 and xmm2/m128 and writes the results in xmm1.
	/// Starting offsets within xmm1 and xmm2/m128 are determined by imm8.
	fn mpsadbw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Sums absolute 8-bit integer difference of adjacent groups of 4 byte integers in xmm1 and xmm2/m128 and writes the results in xmm1.
	/// Starting offsets within xmm1 and xmm2/m128 are determined by imm8.
	fn mpsadbw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Unsigned multiply (DX:AX = AX * r/m16).
	fn mul(&mut self, arg0: Any16BitMemory);

	/// Unsigned multiply (`EDX:EAX` = EAX * r/m32).
	fn mul(&mut self, arg0: Any32BitMemory);

	/// Unsigned multiply (RDX:RAX = RAX * r/m64.
	fn mul(&mut self, arg0: Any64BitMemory);

	/// Unsigned multiply (AX = AL * r/m8).
	fn mul(&mut self, arg0: Any8BitMemory);

	/// Unsigned multiply (DX:AX = AX * r/m16).
	fn mul(&mut self, arg0: Register16Bit);

	/// Unsigned multiply (`EDX:EAX` = EAX * r/m32).
	fn mul(&mut self, arg0: Register32Bit);

	/// Unsigned multiply (RDX:RAX = RAX * r/m64.
	fn mul(&mut self, arg0: Register64Bit);

	/// Unsigned multiply (AX = AL * r/m8).
	fn mul(&mut self, arg0: Register8Bit);

	/// Unsigned multiply (AX = AL * r/m8).
	fn mul(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Multiply packed double-precision floating-point values in xmm2/m128 by xmm1.
	fn mulpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Multiply packed double-precision floating-point values in xmm2/m128 by xmm1.
	fn mulpd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Multiply packed single-precision floating-point values in xmm2/mem by xmm1.
	fn mulps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Multiply packed single-precision floating-point values in xmm2/mem by xmm1.
	fn mulps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Multiply the low double-precision floating-point value in xmm2/mem64 by low double-precision floating-point value in xmm1.
	fn mulsd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Multiply the low double-precision floating-point value in xmm2/mem64 by low double-precision floating-point value in xmm1.
	fn mulsd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Multiply the low single-precision floating-point value in xmm2/mem by the low single-precision floating-point value in xmm1.
	fn mulss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Multiply the low single-precision floating-point value in xmm2/mem by the low single-precision floating-point value in xmm1.
	fn mulss(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Unsigned multiply of r/m32 with EDX without affecting arithmetic flags.
	fn mulx(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Any32BitMemory);

	/// Unsigned multiply of r/m32 with EDX without affecting arithmetic flags.
	fn mulx(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Register32Bit);

	/// Unsigned multiply of r/m64 with RDX without affecting arithmetic flags.
	fn mulx(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Any64BitMemory);

	/// Unsigned multiply of r/m64 with RDX without affecting arithmetic flags.
	fn mulx(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Register64Bit);

	/// A hint that allow the processor to stop instruction execution and enter an implementation-dependent optimized state until occurrence of a class of events.
	fn mwait(&mut self);

	/// Two's complement negate r/m16.
	fn neg(&mut self, arg0: Any16BitMemory);

	/// Two's complement negate r/m32.
	fn neg(&mut self, arg0: Any32BitMemory);

	/// Two's complement negate r/m64.
	fn neg(&mut self, arg0: Any64BitMemory);

	/// Two's complement negate r/m8.
	fn neg(&mut self, arg0: Any8BitMemory);

	/// Two's complement negate r/m16.
	fn neg(&mut self, arg0: Register16Bit);

	/// Two's complement negate r/m32.
	fn neg(&mut self, arg0: Register32Bit);

	/// Two's complement negate r/m64.
	fn neg(&mut self, arg0: Register64Bit);

	/// Two's complement negate r/m8.
	fn neg(&mut self, arg0: Register8Bit);

	/// Two's complement negate r/m8.
	fn neg(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// One byte no-operation instruction.
	fn nop(&mut self);

	/// Multi-byte no-operation instruction.
	fn nop(&mut self, arg0: Any16BitMemory);

	/// Multi-byte no-operation instruction.
	fn nop(&mut self, arg0: Any32BitMemory);

	/// Multi-byte no-operation instruction.
	fn nop(&mut self, arg0: Register16Bit);

	/// Multi-byte no-operation instruction.
	fn nop(&mut self, arg0: Register32Bit);

	/// Reverse each bit of r/m16.
	fn not_(arg0: Any16BitMemory);

	/// Reverse each bit of r/m32.
	fn not_(arg0: Any32BitMemory);

	/// Reverse each bit of r/m64.
	fn not_(arg0: Any64BitMemory);

	/// Reverse each bit of r/m8.
	fn not_(arg0: Any8BitMemory);

	/// Reverse each bit of r/m16.
	fn not_(arg0: Register16Bit);

	/// Reverse each bit of r/m32.
	fn not_(arg0: Register32Bit);

	/// Reverse each bit of r/m64.
	fn not_(arg0: Register64Bit);

	/// Reverse each bit of r/m8.
	fn not_(arg0: Register8Bit);

	/// Reverse each bit of r/m8.
	fn not_(arg0: RegisterHigh8BitsOf16Bit);

	/// AL OR imm8.
	fn or_(arg0: AL, arg1: Immediate8Bit);

	/// AX OR imm16.
	fn or_(arg0: AX, arg1: Immediate16Bit);

	/// EAX OR imm32.
	fn or_(arg0: EAX, arg1: Immediate32Bit);

	/// r/m16 OR imm16.
	fn or_(arg0: Any16BitMemory, arg1: Immediate16Bit);

	/// r/m16 OR imm8 (sign-extended).
	fn or_(arg0: Any16BitMemory, arg1: Immediate8Bit);

	/// r/m16 OR r16.
	fn or_(arg0: Any16BitMemory, arg1: Register16Bit);

	/// r/m32 OR imm32.
	fn or_(arg0: Any32BitMemory, arg1: Immediate32Bit);

	/// r/m32 OR imm8 (sign-extended).
	fn or_(arg0: Any32BitMemory, arg1: Immediate8Bit);

	/// r/m32 OR r32.
	fn or_(arg0: Any32BitMemory, arg1: Register32Bit);

	/// r/m64 OR imm32 (sign-extended).
	fn or_(arg0: Any64BitMemory, arg1: Immediate32Bit);

	/// r/m64 OR imm8 (sign-extended).
	fn or_(arg0: Any64BitMemory, arg1: Immediate8Bit);

	/// r/m64 OR r64.
	fn or_(arg0: Any64BitMemory, arg1: Register64Bit);

	/// r/m8 OR imm8.
	fn or_(arg0: Any8BitMemory, arg1: Immediate8Bit);

	/// r/m8 OR r8.
	fn or_(arg0: Any8BitMemory, arg1: Register8Bit);

	/// r/m8 OR r8.
	fn or_(arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit);

	/// r/m16 OR imm16.
	fn or_(arg0: Register16Bit, arg1: Immediate16Bit);

	/// r/m16 OR imm8 (sign-extended).
	fn or_(arg0: Register16Bit, arg1: Immediate8Bit);

	/// r16 OR r/m16.
	fn or_(arg0: Register16Bit, arg1: Any16BitMemory);

	/// r/m16 OR r16.
	fn or_(arg0: Register16Bit, arg1: Register16Bit);

	/// r16 OR r/m16.
	fn or__1(arg0: Register16Bit, arg1: Register16Bit);

	/// r/m32 OR imm32.
	fn or_(arg0: Register32Bit, arg1: Immediate32Bit);

	/// r/m32 OR imm8 (sign-extended).
	fn or_(arg0: Register32Bit, arg1: Immediate8Bit);

	/// r32 OR r/m32.
	fn or_(arg0: Register32Bit, arg1: Any32BitMemory);

	/// r/m32 OR r32.
	fn or_(arg0: Register32Bit, arg1: Register32Bit);

	/// r32 OR r/m32.
	fn or__1(arg0: Register32Bit, arg1: Register32Bit);

	/// r/m64 OR imm32 (sign-extended).
	fn or_(arg0: Register64Bit, arg1: Immediate32Bit);

	/// r/m64 OR imm8 (sign-extended).
	fn or_(arg0: Register64Bit, arg1: Immediate8Bit);

	/// r64 OR r/m64.
	fn or_(arg0: Register64Bit, arg1: Any64BitMemory);

	/// r/m64 OR r64.
	fn or_(arg0: Register64Bit, arg1: Register64Bit);

	/// r64 OR r/m64.
	fn or__1(arg0: Register64Bit, arg1: Register64Bit);

	/// r/m8 OR imm8.
	fn or_(arg0: Register8Bit, arg1: Immediate8Bit);

	/// r8 OR r/m8.
	fn or_(arg0: Register8Bit, arg1: Any8BitMemory);

	/// r/m8 OR r8.
	fn or_(arg0: Register8Bit, arg1: Register8Bit);

	/// r8 OR r/m8.
	fn or__1(arg0: Register8Bit, arg1: Register8Bit);

	/// r/m8 OR r8.
	fn or_(arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// r8 OR r/m8.
	fn or__1(arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// RAX OR imm32 (sign-extended).
	fn or_(arg0: RAX, arg1: Immediate32Bit);

	/// r/m8 OR imm8.
	fn or_(arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit);

	/// r8 OR r/m8.
	fn or_(arg0: RegisterHigh8BitsOf16Bit, arg1: Any8BitMemory);

	/// r/m8 OR r8.
	fn or_(arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit);

	/// r8 OR r/m8.
	fn or__1(arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit);

	/// r/m8 OR r8.
	fn or_(arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// r8 OR r/m8.
	fn or__1(arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Bitwise OR of xmm2/m128 and xmm1.
	fn orpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Bitwise OR of xmm2/m128 and xmm1.
	fn orpd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Bitwise OR of xmm1 and xmm2/m128.
	fn orps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Bitwise OR of xmm1 and xmm2/m128.
	fn orps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Output byte in AL to I/O port address in DX.
	fn out(&mut self, arg0: DX, arg1: AL);

	/// Output word in AX to I/O port address in DX.
	fn out(&mut self, arg0: DX, arg1: AX);

	/// Output doubleword in EAX to I/O port address in DX.
	fn out(&mut self, arg0: DX, arg1: EAX);

	/// Output byte in AL to I/O port address imm8.
	fn out(&mut self, arg0: Immediate8Bit, arg1: AL);

	/// Output word in AX to I/O port address imm8.
	fn out(&mut self, arg0: Immediate8Bit, arg1: AX);

	/// Output doubleword in EAX to I/O port address imm8.
	fn out(&mut self, arg0: Immediate8Bit, arg1: EAX);

	/// Output word from memory location specified in DS:(E)SI or RSI to I/O port specified in DX.
	fn outs(&mut self, arg0: DX, arg1: Any16BitMemory);

	/// Output doubleword from memory location specified in DS:(E)SI or RSI to I/O port specified in DX.
	fn outs(&mut self, arg0: DX, arg1: Any32BitMemory);

	/// Output byte from memory location specified in DS:(E)SI or RSI to I/O port specified in DX.
	fn outs(&mut self, arg0: DX, arg1: Any8BitMemory);

	/// Output byte from memory location specified in DS:(E)SI or RSI to I/O port specified in DX.
	fn outsb(&mut self);

	/// Output doubleword from memory location specified in DS:(E)SI or RSI to I/O port specified in DX.
	fn outsd(&mut self);

	/// Output word from memory location specified in DS:(E)SI or RSI to I/O port specified in DX.
	fn outsw(&mut self);

	/// Compute the absolute value of bytes in mm2/m64 and store UNSIGNED result in mm1.
	fn pabsb(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Compute the absolute value of bytes in mm2/m64 and store UNSIGNED result in mm1.
	fn pabsb(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Compute the absolute value of bytes in xmm2/m128 and store UNSIGNED result in xmm1.
	fn pabsb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compute the absolute value of bytes in xmm2/m128 and store UNSIGNED result in xmm1.
	fn pabsb(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compute the absolute value of 32-bit integers in mm2/m64 and store UNSIGNED result in mm1.
	fn pabsd(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Compute the absolute value of 32-bit integers in mm2/m64 and store UNSIGNED result in mm1.
	fn pabsd(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Compute the absolute value of 32-bit integers in xmm2/m128 and store UNSIGNED result in xmm1.
	fn pabsd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compute the absolute value of 32-bit integers in xmm2/m128 and store UNSIGNED result in xmm1.
	fn pabsd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compute the absolute value of 16-bit integers in mm2/m64 and store UNSIGNED result in mm1.
	fn pabsw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Compute the absolute value of 16-bit integers in mm2/m64 and store UNSIGNED result in mm1.
	fn pabsw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Compute the absolute value of 16-bit integers in xmm2/m128 and store UNSIGNED result in xmm1.
	fn pabsw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compute the absolute value of 16-bit integers in xmm2/m128 and store UNSIGNED result in xmm1.
	fn pabsw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Converts 2 packed signed doubleword integers from mm1 and from mm2/m64 into 4 packed signed word integers in mm1 using signed saturation.
	fn packssdw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Converts 2 packed signed doubleword integers from mm1 and from mm2/m64 into 4 packed signed word integers in mm1 using signed saturation.
	fn packssdw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Converts 4 packed signed doubleword integers from xmm1 and from xxm2/m128 into 8 packed signed word integers in xxm1 using signed saturation.
	fn packssdw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Converts 4 packed signed doubleword integers from xmm1 and from xxm2/m128 into 8 packed signed word integers in xxm1 using signed saturation.
	fn packssdw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Converts 4 packed signed word integers from mm1 and from mm2/m64 into 8 packed signed byte integers in mm1 using signed saturation.
	fn packsswb(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Converts 4 packed signed word integers from mm1 and from mm2/m64 into 8 packed signed byte integers in mm1 using signed saturation.
	fn packsswb(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Converts 8 packed signed word integers from xmm1 and from xxm2/m128 into 16 packed signed byte integers in xxm1 using signed saturation.
	fn packsswb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Converts 8 packed signed word integers from xmm1 and from xxm2/m128 into 16 packed signed byte integers in xxm1 using signed saturation.
	fn packsswb(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Convert 4 packed signed doubleword integers from xmm1 and 4 packed signed doubleword integers from xmm2/m128 into 8 packed unsigned word integers in xmm1 using unsigned saturation.
	fn packusdw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Convert 4 packed signed doubleword integers from xmm1 and 4 packed signed doubleword integers from xmm2/m128 into 8 packed unsigned word integers in xmm1 using unsigned saturation.
	fn packusdw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Converts 4 signed word integers from mm and 4 signed word integers from mm/m64 into 8 unsigned byte integers in mm using unsigned saturation.
	fn packuswb(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Converts 4 signed word integers from mm and 4 signed word integers from mm/m64 into 8 unsigned byte integers in mm using unsigned saturation.
	fn packuswb(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Converts 8 signed word integers from xmm1 and 8 signed word integers from xmm2/m128 into 16 unsigned byte integers in xmm1 using unsigned saturation.
	fn packuswb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Converts 8 signed word integers from xmm1 and 8 signed word integers from xmm2/m128 into 16 unsigned byte integers in xmm1 using unsigned saturation.
	fn packuswb(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Add packed byte integers from mm/m64 and mm.
	fn paddb(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Add packed byte integers from mm/m64 and mm.
	fn paddb(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Add packed byte integers from xmm2/m128 and xmm1.
	fn paddb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Add packed byte integers from xmm2/m128 and xmm1.
	fn paddb(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Add packed doubleword integers from mm/m64 and mm.
	fn paddd(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Add packed doubleword integers from mm/m64 and mm.
	fn paddd(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Add packed doubleword integers from xmm2/m128 and xmm1.
	fn paddd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Add packed doubleword integers from xmm2/m128 and xmm1.
	fn paddd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Add quadword integer mm2/m64 to mm1.
	fn paddq(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Add quadword integer mm2/m64 to mm1.
	fn paddq(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Add packed quadword integers xmm2/m128 to xmm1.
	fn paddq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Add packed quadword integers xmm2/m128 to xmm1.
	fn paddq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Add packed signed byte integers from mm/m64 and mm and saturate the results.
	fn paddsb(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Add packed signed byte integers from mm/m64 and mm and saturate the results.
	fn paddsb(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Add packed signed byte integers from xmm2/m128 and xmm1 saturate the results.
	fn paddsb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Add packed signed byte integers from xmm2/m128 and xmm1 saturate the results.
	fn paddsb(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Add packed signed word integers from mm/m64 and mm and saturate the results.
	fn paddsw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Add packed signed word integers from mm/m64 and mm and saturate the results.
	fn paddsw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Add packed signed word integers from xmm2/m128 and xmm1 and saturate the results.
	fn paddsw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Add packed signed word integers from xmm2/m128 and xmm1 and saturate the results.
	fn paddsw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Add packed unsigned byte integers from mm/m64 and mm and saturate the results.
	fn paddusb(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Add packed unsigned byte integers from mm/m64 and mm and saturate the results.
	fn paddusb(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Add packed unsigned byte integers from xmm2/m128 and xmm1 saturate the results.
	fn paddusb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Add packed unsigned byte integers from xmm2/m128 and xmm1 saturate the results.
	fn paddusb(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Add packed unsigned word integers from mm/m64 and mm and saturate the results.
	fn paddusw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Add packed unsigned word integers from mm/m64 and mm and saturate the results.
	fn paddusw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Add packed unsigned word integers from xmm2/m128 to xmm1 and saturate the results.
	fn paddusw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Add packed unsigned word integers from xmm2/m128 to xmm1 and saturate the results.
	fn paddusw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Add packed word integers from mm/m64 and mm.
	fn paddw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Add packed word integers from mm/m64 and mm.
	fn paddw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Add packed word integers from xmm2/m128 and xmm1.
	fn paddw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Add packed word integers from xmm2/m128 and xmm1.
	fn paddw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Concatenate destination and source operands, extract byte-aligned result shifted to the right by constant value in imm8 into mm1.
	fn palignr(&mut self, arg0: MMRegister, arg1: Any64BitMemory, arg2: Immediate8Bit);

	/// Concatenate destination and source operands, extract byte-aligned result shifted to the right by constant value in imm8 into mm1.
	fn palignr(&mut self, arg0: MMRegister, arg1: MMRegister, arg2: Immediate8Bit);

	/// Concatenate destination and source operands, extract byte-aligned result shifted to the right by constant value in imm8 into xmm1.
	fn palignr(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Concatenate destination and source operands, extract byte-aligned result shifted to the right by constant value in imm8 into xmm1.
	fn palignr(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Bitwise AND mm/m64 and mm.
	fn pand(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Bitwise AND mm/m64 and mm.
	fn pand(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Bitwise AND of xmm2/m128 and xmm1.
	fn pand(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Bitwise AND of xmm2/m128 and xmm1.
	fn pand(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Bitwise AND NOT of mm/m64 and mm.
	fn pandn(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Bitwise AND NOT of mm/m64 and mm.
	fn pandn(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Bitwise AND NOT of xmm2/m128 and xmm1.
	fn pandn(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Bitwise AND NOT of xmm2/m128 and xmm1.
	fn pandn(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Gives hint to processor that improves performance of spin-wait loops.
	fn pause(&mut self);

	/// Average packed unsigned byte integers from mm2/m64 and mm1 with rounding.
	fn pavgb(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Average packed unsigned byte integers from mm2/m64 and mm1 with rounding.
	fn pavgb(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Average packed unsigned byte integers from xmm2/m128 and xmm1 with rounding.
	fn pavgb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Average packed unsigned byte integers from xmm2/m128 and xmm1 with rounding.
	fn pavgb(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Average packed unsigned word integers from mm2/m64 and mm1 with rounding.
	fn pavgw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Average packed unsigned word integers from mm2/m64 and mm1 with rounding.
	fn pavgw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Average packed unsigned word integers from xmm2/m128 and xmm1 with rounding.
	fn pavgw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Average packed unsigned word integers from xmm2/m128 and xmm1 with rounding.
	fn pavgw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Select byte values from xmm1 and xmm2/m128 from mask specified in the high bit of each byte in XMM0 and store the values into xmm1.
	fn pblendvb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: XMMRegister0);

	/// Select byte values from xmm1 and xmm2/m128 from mask specified in the high bit of each byte in XMM0 and store the values into xmm1.
	fn pblendvb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister0);

	/// Select words from xmm1 and xmm2/m128 from mask specified in imm8 and store the values into xmm1.
	fn pblendw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Select words from xmm1 and xmm2/m128 from mask specified in imm8 and store the values into xmm1.
	fn pblendw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Carry-less multiplication of one quadword of xmm1 by one quadword of xmm2/m128, stores the 128-bit result in xmm1.
	/// The immediate is used to determine which quadwords of xmm1 and xmm2/m128 should be used.
	fn pclmulqdq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Carry-less multiplication of one quadword of xmm1 by one quadword of xmm2/m128, stores the 128-bit result in xmm1.
	/// The immediate is used to determine which quadwords of xmm1 and xmm2/m128 should be used.
	fn pclmulqdq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Compare packed bytes in mm/m64 and mm for equality.
	fn pcmpeqb(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Compare packed bytes in mm/m64 and mm for equality.
	fn pcmpeqb(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Compare packed bytes in xmm2/m128 and xmm1 for equality.
	fn pcmpeqb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compare packed bytes in xmm2/m128 and xmm1 for equality.
	fn pcmpeqb(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compare packed doublewords in mm/m64 and mm for equality.
	fn pcmpeqd(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Compare packed doublewords in mm/m64 and mm for equality.
	fn pcmpeqd(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Compare packed doublewords in xmm2/m128 and xmm1 for equality.
	fn pcmpeqd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compare packed doublewords in xmm2/m128 and xmm1 for equality.
	fn pcmpeqd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compare packed qwords in xmm2/m128 and xmm1 for equality.
	fn pcmpeqq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compare packed qwords in xmm2/m128 and xmm1 for equality.
	fn pcmpeqq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compare packed words in mm/m64 and mm for equality.
	fn pcmpeqw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Compare packed words in mm/m64 and mm for equality.
	fn pcmpeqw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Compare packed words in xmm2/m128 and xmm1 for equality.
	fn pcmpeqw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compare packed words in xmm2/m128 and xmm1 for equality.
	fn pcmpeqw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Perform a packed comparison of string data with explicit lengths, generating an index, and storing the result in ECX.
	fn pcmpestri(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Perform a packed comparison of string data with explicit lengths, generating an index, and storing the result in ECX.
	fn pcmpestri(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Perform a packed comparison of string data with explicit lengths, generating a mask, and storing the result in XMM0.
	fn pcmpestrm(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Perform a packed comparison of string data with explicit lengths, generating a mask, and storing the result in XMM0.
	fn pcmpestrm(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Compare packed signed byte integers in mm and mm/m64 for greater than.
	fn pcmpgtb(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Compare packed signed byte integers in mm and mm/m64 for greater than.
	fn pcmpgtb(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Compare packed signed byte integers in xmm1 and xmm2/m128 for greater than.
	fn pcmpgtb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compare packed signed byte integers in xmm1 and xmm2/m128 for greater than.
	fn pcmpgtb(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compare packed signed doubleword integers in mm and mm/m64 for greater than.
	fn pcmpgtd(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Compare packed signed doubleword integers in mm and mm/m64 for greater than.
	fn pcmpgtd(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Compare packed signed doubleword integers in xmm1 and xmm2/m128 for greater than.
	fn pcmpgtd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compare packed signed doubleword integers in xmm1 and xmm2/m128 for greater than.
	fn pcmpgtd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compare packed signed qwords in xmm2/m128 and xmm1 for greater than.
	fn pcmpgtq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compare packed signed qwords in xmm2/m128 and xmm1 for greater than.
	fn pcmpgtq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compare packed signed word integers in mm and mm/m64 for greater than.
	fn pcmpgtw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Compare packed signed word integers in mm and mm/m64 for greater than.
	fn pcmpgtw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Compare packed signed word integers in xmm1 and xmm2/m128 for greater than.
	fn pcmpgtw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compare packed signed word integers in xmm1 and xmm2/m128 for greater than.
	fn pcmpgtw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Perform a packed comparison of string data with implicit lengths, generating an index, and storing the result in ECX.
	fn pcmpistri(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Perform a packed comparison of string data with implicit lengths, generating an index, and storing the result in ECX.
	fn pcmpistri(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Perform a packed comparison of string data with implicit lengths, generating a mask, and storing the result in XMM0.
	fn pcmpistrm(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Perform a packed comparison of string data with implicit lengths, generating a mask, and storing the result in XMM0.
	fn pcmpistrm(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Parallel deposit of bits from r32b using mask in r/m32, result is written to r32a.
	fn pdep(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Any32BitMemory);

	/// Parallel deposit of bits from r32b using mask in r/m32, result is written to r32a.
	fn pdep(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Register32Bit);

	/// Parallel deposit of bits from r64b using mask in r/m64, result is written to r64a.
	fn pdep(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Any64BitMemory);

	/// Parallel deposit of bits from r64b using mask in r/m64, result is written to r64a.
	fn pdep(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Register64Bit);

	/// Parallel extract of bits from r32b using mask in r/m32, result is written to r32a.
	fn pext(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Any32BitMemory);

	/// Parallel extract of bits from r32b using mask in r/m32, result is written to r32a.
	fn pext(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Register32Bit);

	/// Parallel extract of bits from r64b using mask in r/m64, result is written to r64a.
	fn pext(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Any64BitMemory);

	/// Parallel extract of bits from r64b using mask in r/m64, result is written to r64a.
	fn pext(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Register64Bit);

	/// Extract a byte integer value from xmm2 at the source byte offset specified by imm8 into rreg or m8.
	/// The upper bits of r32 or r64 are zeroed.
	fn pextrb(&mut self, arg0: Any8BitMemory, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Extract a byte integer value from xmm2 at the source byte offset specified by imm8 into rreg or m8.
	/// The upper bits of r32 or r64 are zeroed.
	fn pextrb(&mut self, arg0: Register32Bit, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Extract a byte integer value from xmm2 at the source byte offset specified by imm8 into rreg or m8.
	/// The upper bits of r32 or r64 are zeroed.
	fn pextrb(&mut self, arg0: Register64Bit, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Extract a dword integer value from xmm2 at the source dword offset specified by imm8 into r/m32.
	fn pextrd(&mut self, arg0: Any32BitMemory, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Extract a dword integer value from xmm2 at the source dword offset specified by imm8 into r/m32.
	fn pextrd(&mut self, arg0: Register32Bit, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Extract a qword integer value from xmm2 at the source qword offset specified by imm8 into r/m64.
	fn pextrq(&mut self, arg0: Any64BitMemory, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Extract a qword integer value from xmm2 at the source qword offset specified by imm8 into r/m64.
	fn pextrq(&mut self, arg0: Register64Bit, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Extract the word specified by imm8 from xmm and copy it to lowest 16 bits of reg or m16.
	/// Zero-extend the result in the destination, r32 or r64.
	fn pextrw(&mut self, arg0: Any16BitMemory, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Extract the word specified by imm8 from mm and move it to reg, bits 15-0.
	/// The upper bits of r32 or r64 is zeroed.
	fn pextrw(&mut self, arg0: Register32Bit, arg1: MMRegister, arg2: Immediate8Bit);

	/// Extract the word specified by imm8 from xmm and move it to reg, bits 15-0.
	/// The upper bits of r32 or r64 is zeroed.
	fn pextrw(&mut self, arg0: Register32Bit, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Extract the word specified by imm8 from xmm and copy it to lowest 16 bits of reg or m16.
	/// Zero-extend the result in the destination, r32 or r64.
	fn pextrw_1(arg0: Register32Bit, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Extract the word specified by imm8 from mm and move it to reg, bits 15-0.
	/// The upper bits of r32 or r64 is zeroed.
	fn pextrw(&mut self, arg0: Register64Bit, arg1: MMRegister, arg2: Immediate8Bit);

	/// Extract the word specified by imm8 from xmm and move it to reg, bits 15-0.
	/// The upper bits of r32 or r64 is zeroed.
	fn pextrw(&mut self, arg0: Register64Bit, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Extract the word specified by imm8 from xmm and copy it to lowest 16 bits of reg or m16.
	/// Zero-extend the result in the destination, r32 or r64.
	fn pextrw_1(arg0: Register64Bit, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Add 32-bit integers horizontally, pack to MM1.
	fn phaddd(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Add 32-bit integers horizontally, pack to MM1.
	fn phaddd(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Add 32-bit integers horizontally, pack to XMM1.
	fn phaddd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Add 32-bit integers horizontally, pack to XMM1.
	fn phaddd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Add 16-bit signed integers horizontally, pack saturated integers to MM1.
	fn phaddsw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Add 16-bit signed integers horizontally, pack saturated integers to MM1.
	fn phaddsw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Add 16-bit signed integers horizontally, pack saturated integers to XMM1.
	fn phaddsw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Add 16-bit signed integers horizontally, pack saturated integers to XMM1.
	fn phaddsw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Add 16-bit integers horizontally, pack to MM1.
	fn phaddw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Add 16-bit integers horizontally, pack to MM1.
	fn phaddw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Add 16-bit integers horizontally, pack to XMM1.
	fn phaddw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Add 16-bit integers horizontally, pack to XMM1.
	fn phaddw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Find the minimum unsigned word in xmm2/m128 and place its value in the low word of xmm1 and its index in the second-lowest word of xmm1.
	fn phminposuw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Find the minimum unsigned word in xmm2/m128 and place its value in the low word of xmm1 and its index in the second-lowest word of xmm1.
	fn phminposuw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Subtract 32-bit signed integers horizontally, pack to MM1.
	fn phsubd(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Subtract 32-bit signed integers horizontally, pack to MM1.
	fn phsubd(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Subtract 32-bit signed integers horizontally, pack to XMM1.
	fn phsubd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Subtract 32-bit signed integers horizontally, pack to XMM1.
	fn phsubd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Subtract 16-bit signed integer horizontally, pack saturated integers to MM1.
	fn phsubsw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Subtract 16-bit signed integer horizontally, pack saturated integers to MM1.
	fn phsubsw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Subtract 16-bit signed integer horizontally, pack saturated integers to XMM1.
	fn phsubsw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Subtract 16-bit signed integer horizontally, pack saturated integers to XMM1.
	fn phsubsw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Subtract 16-bit signed integers horizontally, pack to MM1.
	fn phsubw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Subtract 16-bit signed integers horizontally, pack to MM1.
	fn phsubw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Subtract 16-bit signed integers horizontally, pack to XMM1.
	fn phsubw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Subtract 16-bit signed integers horizontally, pack to XMM1.
	fn phsubw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Insert a byte integer value from r32/m8 into xmm1 at the destination element in xmm1 specified by imm8.
	fn pinsrb(&mut self, arg0: XMMRegister, arg1: Any8BitMemory, arg2: Immediate8Bit);

	/// Insert a byte integer value from r32/m8 into xmm1 at the destination element in xmm1 specified by imm8.
	fn pinsrb(&mut self, arg0: XMMRegister, arg1: Register32Bit, arg2: Immediate8Bit);

	/// Insert a dword integer value from r/m32 into the xmm1 at the destination element specified by imm8.
	fn pinsrd(&mut self, arg0: XMMRegister, arg1: Any32BitMemory, arg2: Immediate8Bit);

	/// Insert a dword integer value from r/m32 into the xmm1 at the destination element specified by imm8.
	fn pinsrd(&mut self, arg0: XMMRegister, arg1: Register32Bit, arg2: Immediate8Bit);

	/// Insert the low word from r32 or from m16 into mm at the word position specified by imm8.
	fn pinsrw(&mut self, arg0: MMRegister, arg1: Any16BitMemory, arg2: Immediate8Bit);

	/// Insert the low word from r32 or from m16 into mm at the word position specified by imm8.
	fn pinsrw(&mut self, arg0: MMRegister, arg1: Register32Bit, arg2: Immediate8Bit);

	/// Move the low word of r32 or from m16 into xmm at the word position specified by imm8.
	fn pinsrw(&mut self, arg0: XMMRegister, arg1: Any16BitMemory, arg2: Immediate8Bit);

	/// Move the low word of r32 or from m16 into xmm at the word position specified by imm8.
	fn pinsrw(&mut self, arg0: XMMRegister, arg1: Register32Bit, arg2: Immediate8Bit);

	/// Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to MM1.
	fn pmaddubsw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to MM1.
	fn pmaddubsw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to XMM1.
	fn pmaddubsw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to XMM1.
	fn pmaddubsw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Multiply the packed words in mm by the packed words in mm/m64, add adjacent doubleword results, and store in mm.
	fn pmaddwd(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Multiply the packed words in mm by the packed words in mm/m64, add adjacent doubleword results, and store in mm.
	fn pmaddwd(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Multiply the packed word integers in xmm1 by the packed word integers in xmm2/m128, add adjacent doubleword results, and store in xmm1.
	fn pmaddwd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Multiply the packed word integers in xmm1 by the packed word integers in xmm2/m128, add adjacent doubleword results, and store in xmm1.
	fn pmaddwd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compare packed signed byte integers in xmm1 and xmm2/m128 and store packed maximum values in xmm1.
	fn pmaxsb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compare packed signed byte integers in xmm1 and xmm2/m128 and store packed maximum values in xmm1.
	fn pmaxsb(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compare packed signed dword integers in xmm1 and xmm2/m128 and store packed maximum values in xmm1.
	fn pmaxsd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compare packed signed dword integers in xmm1 and xmm2/m128 and store packed maximum values in xmm1.
	fn pmaxsd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compare signed word integers in mm2/m64 and mm1 and return maximum values.
	fn pmaxsw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Compare signed word integers in mm2/m64 and mm1 and return maximum values.
	fn pmaxsw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Compare signed word integers in xmm2/m128 and xmm1 and return maximum values.
	fn pmaxsw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compare signed word integers in xmm2/m128 and xmm1 and return maximum values.
	fn pmaxsw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compare unsigned byte integers in mm2/m64 and mm1 and returns maximum values.
	fn pmaxub(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Compare unsigned byte integers in mm2/m64 and mm1 and returns maximum values.
	fn pmaxub(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Compare unsigned byte integers in xmm2/m128 and xmm1 and returns maximum values.
	fn pmaxub(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compare unsigned byte integers in xmm2/m128 and xmm1 and returns maximum values.
	fn pmaxub(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compare packed unsigned dword integers in xmm1 and xmm2/m128 and store packed maximum values in xmm1.
	fn pmaxud(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compare packed unsigned dword integers in xmm1 and xmm2/m128 and store packed maximum values in xmm1.
	fn pmaxud(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compare packed unsigned word integers in xmm1 and xmm2/m128 and store packed maximum values in xmm1.
	fn pmaxuw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compare packed unsigned word integers in xmm1 and xmm2/m128 and store packed maximum values in xmm1.
	fn pmaxuw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compare packed signed byte integers in xmm1 and xmm2/m128 and store packed minimum values in xmm1.
	fn pminsb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compare packed signed byte integers in xmm1 and xmm2/m128 and store packed minimum values in xmm1.
	fn pminsb(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compare packed signed dword integers in xmm1 and xmm2/m128 and store packed minimum values in xmm1.
	fn pminsd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compare packed signed dword integers in xmm1 and xmm2/m128 and store packed minimum values in xmm1.
	fn pminsd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compare signed word integers in mm2/m64 and mm1 and return minimum values.
	fn pminsw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Compare signed word integers in mm2/m64 and mm1 and return minimum values.
	fn pminsw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Compare signed word integers in xmm2/m128 and xmm1 and return minimum values.
	fn pminsw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compare signed word integers in xmm2/m128 and xmm1 and return minimum values.
	fn pminsw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compare unsigned byte integers in mm2/m64 and mm1 and returns minimum values.
	fn pminub(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Compare unsigned byte integers in mm2/m64 and mm1 and returns minimum values.
	fn pminub(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Compare unsigned byte integers in xmm2/m128 and xmm1 and returns minimum values.
	fn pminub(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compare unsigned byte integers in xmm2/m128 and xmm1 and returns minimum values.
	fn pminub(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compare packed unsigned dword integers in xmm1 and xmm2/m128 and store packed minimum values in xmm1.
	fn pminud(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compare packed unsigned dword integers in xmm1 and xmm2/m128 and store packed minimum values in xmm1.
	fn pminud(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compare packed unsigned word integers in xmm1 and xmm2/m128 and store packed minimum values in xmm1.
	fn pminuw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compare packed unsigned word integers in xmm1 and xmm2/m128 and store packed minimum values in xmm1.
	fn pminuw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move a byte mask of mm to reg.
	/// The upper bits of r32 or r64 are zeroed.
	fn pmovmskb(&mut self, arg0: Register32Bit, arg1: MMRegister);

	/// Move a byte mask of xmm to reg.
	/// The upper bits of r32 or r64 are zeroed.
	fn pmovmskb(&mut self, arg0: Register32Bit, arg1: XMMRegister);

	/// Move a byte mask of mm to reg.
	/// The upper bits of r32 or r64 are zeroed.
	fn pmovmskb(&mut self, arg0: Register64Bit, arg1: MMRegister);

	/// Move a byte mask of xmm to reg.
	/// The upper bits of r32 or r64 are zeroed.
	fn pmovmskb(&mut self, arg0: Register64Bit, arg1: XMMRegister);

	/// Sign extend 4 packed signed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed signed 32-bit integers in xmm1.
	fn pmovsxbd(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Sign extend 4 packed signed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed signed 32-bit integers in xmm1.
	fn pmovsxbd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Sign extend 2 packed signed 8-bit integers in the low 2 bytes of xmm2/m16 to 2 packed signed 64-bit integers in xmm1.
	fn pmovsxbq(&mut self, arg0: XMMRegister, arg1: Any16BitMemory);

	/// Sign extend 2 packed signed 8-bit integers in the low 2 bytes of xmm2/m16 to 2 packed signed 64-bit integers in xmm1.
	fn pmovsxbq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Sign extend 8 packed signed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed signed 16-bit integers in xmm1.
	fn pmovsxbw(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Sign extend 8 packed signed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed signed 16-bit integers in xmm1.
	fn pmovsxbw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Sign extend 2 packed signed 32-bit integers in the low 8 bytes of xmm2/m64 to 2 packed signed 64-bit integers in xmm1.
	fn pmovsxdq(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Sign extend 2 packed signed 32-bit integers in the low 8 bytes of xmm2/m64 to 2 packed signed 64-bit integers in xmm1.
	fn pmovsxdq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Sign extend 4 packed signed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed signed 32-bit integers in xmm1.
	fn pmovsxwd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Sign extend 4 packed signed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed signed 32-bit integers in xmm1.
	fn pmovsxwd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Sign extend 2 packed signed 16-bit integers in the low 4 bytes of xmm2/m32 to 2 packed signed 64-bit integers in xmm1.
	fn pmovsxwq(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Sign extend 2 packed signed 16-bit integers in the low 4 bytes of xmm2/m32 to 2 packed signed 64-bit integers in xmm1.
	fn pmovsxwq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Zero extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 32-bit integers in xmm1.
	fn pmovzxbd(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Zero extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 32-bit integers in xmm1.
	fn pmovzxbd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Zero extend 2 packed 8-bit integers in the low 2 bytes of xmm2/m16 to 2 packed 64-bit integers in xmm1.
	fn pmovzxbq(&mut self, arg0: XMMRegister, arg1: Any16BitMemory);

	/// Zero extend 2 packed 8-bit integers in the low 2 bytes of xmm2/m16 to 2 packed 64-bit integers in xmm1.
	fn pmovzxbq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Zero extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 16-bit integers in xmm1.
	fn pmovzxbw(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Zero extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 16-bit integers in xmm1.
	fn pmovzxbw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Zero extend 2 packed 32-bit integers in the low 8 bytes of xmm2/m64 to 2 packed 64-bit integers in xmm1.
	fn pmovzxdq(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Zero extend 2 packed 32-bit integers in the low 8 bytes of xmm2/m64 to 2 packed 64-bit integers in xmm1.
	fn pmovzxdq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Zero extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 32-bit integers in xmm1.
	fn pmovzxwd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Zero extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 32-bit integers in xmm1.
	fn pmovzxwd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Zero extend 2 packed 16-bit integers in the low 4 bytes of xmm2/m32 to 2 packed 64-bit integers in xmm1.
	fn pmovzxwq(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Zero extend 2 packed 16-bit integers in the low 4 bytes of xmm2/m32 to 2 packed 64-bit integers in xmm1.
	fn pmovzxwq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Multiply the packed signed dword integers in xmm1 and xmm2/m128 and store the quadword product in xmm1.
	fn pmuldq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Multiply the packed signed dword integers in xmm1 and xmm2/m128 and store the quadword product in xmm1.
	fn pmuldq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to MM1.
	fn pmulhrsw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to MM1.
	fn pmulhrsw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to XMM1.
	fn pmulhrsw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to XMM1.
	fn pmulhrsw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Multiply the packed unsigned word integers in mm1 register and mm2/m64, and store the high 16 bits of the results in mm1.
	fn pmulhuw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Multiply the packed unsigned word integers in mm1 register and mm2/m64, and store the high 16 bits of the results in mm1.
	fn pmulhuw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Multiply the packed unsigned word integers in xmm1 and xmm2/m128, and store the high 16 bits of the results in xmm1.
	fn pmulhuw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Multiply the packed unsigned word integers in xmm1 and xmm2/m128, and store the high 16 bits of the results in xmm1.
	fn pmulhuw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Multiply the packed signed word integers in mm1 register and mm2/m64, and store the high 16 bits of the results in mm1.
	fn pmulhw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Multiply the packed signed word integers in mm1 register and mm2/m64, and store the high 16 bits of the results in mm1.
	fn pmulhw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Multiply the packed signed word integers in xmm1 and xmm2/m128, and store the high 16 bits of the results in xmm1.
	fn pmulhw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Multiply the packed signed word integers in xmm1 and xmm2/m128, and store the high 16 bits of the results in xmm1.
	fn pmulhw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Multiply the packed dword signed integers in xmm1 and xmm2/m128 and store the low 32 bits of each product in xmm1.
	fn pmulld(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Multiply the packed dword signed integers in xmm1 and xmm2/m128 and store the low 32 bits of each product in xmm1.
	fn pmulld(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Multiply the packed signed word integers in mm1 register and mm2/m64, and store the low 16 bits of the results in mm1.
	fn pmullw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Multiply the packed signed word integers in mm1 register and mm2/m64, and store the low 16 bits of the results in mm1.
	fn pmullw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Multiply the packed signed word integers in xmm1 and xmm2/m128, and store the low 16 bits of the results in xmm1.
	fn pmullw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Multiply the packed signed word integers in xmm1 and xmm2/m128, and store the low 16 bits of the results in xmm1.
	fn pmullw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Multiply unsigned doubleword integer in mm1 by unsigned doubleword integer in mm2/m64, and store the quadword result in mm1.
	fn pmuludq(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Multiply unsigned doubleword integer in mm1 by unsigned doubleword integer in mm2/m64, and store the quadword result in mm1.
	fn pmuludq(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Multiply packed unsigned doubleword integers in xmm1 by packed unsigned doubleword integers in xmm2/m128, and store the quadword results in xmm1.
	fn pmuludq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Multiply packed unsigned doubleword integers in xmm1 by packed unsigned doubleword integers in xmm2/m128, and store the quadword results in xmm1.
	fn pmuludq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Pop top of stack into FS; increment stack pointer by 64 bits.
	fn pop(&mut self, arg0: FS);

	/// Pop top of stack into FS; increment stack pointer by 16 bits.
	fn pop(&mut self, arg0: FS, arg1: Prefix66);

	/// Pop top of stack into GS; increment stack pointer by 64 bits.
	fn pop(&mut self, arg0: GS);

	/// Pop top of stack into GS; increment stack pointer by 16 bits.
	fn pop(&mut self, arg0: GS, arg1: Prefix66);

	/// Pop top of stack into m16; increment stack pointer.
	fn pop(&mut self, arg0: Any16BitMemory);

	/// Pop top of stack into m64; increment stack pointer.
	/// Cannot encode 32-bit operand size.
	fn pop(&mut self, arg0: Any64BitMemory);

	/// Pop top of stack into m16; increment stack pointer.
	fn pop(&mut self, arg0: Register16Bit);

	/// Pop top of stack into r16; increment stack pointer.
	fn pop_1(arg0: Register16Bit);

	/// Pop top of stack into m64; increment stack pointer.
	/// Cannot encode 32-bit operand size.
	fn pop(&mut self, arg0: Register64Bit);

	/// Pop top of stack into r64; increment stack pointer.
	/// Cannot encode 32-bit operand size.
	fn pop_1(arg0: Register64Bit);

	/// POPCNT on r/m16.
	fn popcnt(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// POPCNT on r/m16.
	fn popcnt(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// POPCNT on r/m32.
	fn popcnt(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// POPCNT on r/m32.
	fn popcnt(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// POPCNT on r/m64.
	fn popcnt(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// POPCNT on r/m64.
	fn popcnt(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Pop top of stack into lower 16 bits of EFLAGS.
	fn popf(&mut self);

	/// Pop top of stack and zero-extend into RFLAGS.
	fn popfq(&mut self);

	/// Bitwise OR of mm/m64 and mm.
	fn por(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Bitwise OR of mm/m64 and mm.
	fn por(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Bitwise OR of xmm2/m128 and xmm1.
	fn por(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Bitwise OR of xmm2/m128 and xmm1.
	fn por(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move data from m8 closer to the processor using NTA hint.
	fn prefetchnta(&mut self, arg0: Any8BitMemory);

	/// Move data from m8 closer to the processor using T0 hint.
	fn prefetcht0(&mut self, arg0: Any8BitMemory);

	/// Move data from m8 closer to the processor using T1 hint.
	fn prefetcht1(&mut self, arg0: Any8BitMemory);

	/// Move data from m8 closer to the processor using T2 hint.
	fn prefetcht2(&mut self, arg0: Any8BitMemory);

	/// Computes the absolute differences of the packed unsigned byte integers from mm2 /m64 and mm1; differences are then summed to produce an unsigned word integer result.
	fn psadbw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Computes the absolute differences of the packed unsigned byte integers from mm2 /m64 and mm1; differences are then summed to produce an unsigned word integer result.
	fn psadbw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Computes the absolute differences of the packed unsigned byte integers from xmm2 /m128 and xmm1; the 8 low differences and 8 high differences are then summed separately to produce two unsigned word integer results.
	fn psadbw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Computes the absolute differences of the packed unsigned byte integers from xmm2 /m128 and xmm1; the 8 low differences and 8 high differences are then summed separately to produce two unsigned word integer results.
	fn psadbw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Shuffle bytes in mm1 according to contents of mm2/m64.
	fn pshufb(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Shuffle bytes in mm1 according to contents of mm2/m64.
	fn pshufb(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Shuffle bytes in xmm1 according to contents of xmm2/m128.
	fn pshufb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Shuffle bytes in xmm1 according to contents of xmm2/m128.
	fn pshufb(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Shuffle the doublewords in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.
	fn pshufd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Shuffle the doublewords in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.
	fn pshufd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Shuffle the high words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.
	fn pshufhw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Shuffle the high words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.
	fn pshufhw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Shuffle the low words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.
	fn pshuflw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Shuffle the low words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.
	fn pshuflw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Shuffle the words in mm2/m64 based on the encoding in imm8 and store the result in mm1.
	fn pshufw(&mut self, arg0: MMRegister, arg1: Any64BitMemory, arg2: Immediate8Bit);

	/// Shuffle the words in mm2/m64 based on the encoding in imm8 and store the result in mm1.
	fn pshufw(&mut self, arg0: MMRegister, arg1: MMRegister, arg2: Immediate8Bit);

	/// Negate/zero/preserve packed byte integers in mm1 depending on the corresponding sign in mm2/m64.
	fn psignb(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Negate/zero/preserve packed byte integers in mm1 depending on the corresponding sign in mm2/m64.
	fn psignb(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Negate/zero/preserve packed byte integers in xmm1 depending on the corresponding sign in xmm2/m128.
	fn psignb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Negate/zero/preserve packed byte integers in xmm1 depending on the corresponding sign in xmm2/m128.
	fn psignb(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Negate/zero/preserve packed doubleword integers in mm1 depending on the corresponding sign in mm2/m128.
	fn psignd(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Negate/zero/preserve packed doubleword integers in mm1 depending on the corresponding sign in mm2/m128.
	fn psignd(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Negate/zero/preserve packed doubleword integers in xmm1 depending on the corresponding sign in xmm2/m128.
	fn psignd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Negate/zero/preserve packed doubleword integers in xmm1 depending on the corresponding sign in xmm2/m128.
	fn psignd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Negate/zero/preserve packed word integers in mm1 depending on the corresponding sign in mm2/m128.
	fn psignw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Negate/zero/preserve packed word integers in mm1 depending on the corresponding sign in mm2/m128.
	fn psignw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Negate/zero/preserve packed word integers in xmm1 depending on the corresponding sign in xmm2/m128.
	fn psignw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Negate/zero/preserve packed word integers in xmm1 depending on the corresponding sign in xmm2/m128.
	fn psignw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Shift doublewords in mm left by imm8 while shifting in 0s.
	fn pslld(&mut self, arg0: MMRegister, arg1: Immediate8Bit);

	/// Shift doublewords in mm left by mm/m64 while shifting in 0s.
	fn pslld(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Shift doublewords in mm left by mm/m64 while shifting in 0s.
	fn pslld(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Shift doublewords in xmm1 left by imm8 while shifting in 0s.
	fn pslld(&mut self, arg0: XMMRegister, arg1: Immediate8Bit);

	/// Shift doublewords in xmm1 left by xmm2/m128 while shifting in 0s.
	fn pslld(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Shift doublewords in xmm1 left by xmm2/m128 while shifting in 0s.
	fn pslld(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Shift xmm1 left by imm8 bytes while shifting in 0s.
	fn pslldq(&mut self, arg0: XMMRegister, arg1: Immediate8Bit);

	/// Shift quadword in mm left by imm8 while shifting in 0s.
	fn psllq(&mut self, arg0: MMRegister, arg1: Immediate8Bit);

	/// Shift quadword in mm left by mm/m64 while shifting in 0s.
	fn psllq(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Shift quadword in mm left by mm/m64 while shifting in 0s.
	fn psllq(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Shift quadwords in xmm1 left by imm8 while shifting in 0s.
	fn psllq(&mut self, arg0: XMMRegister, arg1: Immediate8Bit);

	/// Shift quadwords in xmm1 left by xmm2/m128 while shifting in 0s.
	fn psllq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Shift quadwords in xmm1 left by xmm2/m128 while shifting in 0s.
	fn psllq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Shift words in mm left by imm8 while shifting in 0s.
	fn psllw(&mut self, arg0: MMRegister, arg1: Immediate8Bit);

	/// Shift words in mm left mm/m64 while shifting in 0s.
	fn psllw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Shift words in mm left mm/m64 while shifting in 0s.
	fn psllw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Shift words in xmm1 left by imm8 while shifting in 0s.
	fn psllw(&mut self, arg0: XMMRegister, arg1: Immediate8Bit);

	/// Shift words in xmm1 left by xmm2/m128 while shifting in 0s.
	fn psllw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Shift words in xmm1 left by xmm2/m128 while shifting in 0s.
	fn psllw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Shift doublewords in mm right by imm8 while shifting in sign bits.
	fn psrad(&mut self, arg0: MMRegister, arg1: Immediate8Bit);

	/// Shift doublewords in mm right by mm/m64 while shifting in sign bits.
	fn psrad(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Shift doublewords in mm right by mm/m64 while shifting in sign bits.
	fn psrad(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Shift doublewords in xmm1 right by imm8 while shifting in sign bits.
	fn psrad(&mut self, arg0: XMMRegister, arg1: Immediate8Bit);

	/// Shift doubleword in xmm1 right by xmm2 /m128 while shifting in sign bits.
	fn psrad(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Shift doubleword in xmm1 right by xmm2 /m128 while shifting in sign bits.
	fn psrad(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Shift words in mm right by imm8 while shifting in sign bits.
	fn psraw(&mut self, arg0: MMRegister, arg1: Immediate8Bit);

	/// Shift words in mm right by mm/m64 while shifting in sign bits.
	fn psraw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Shift words in mm right by mm/m64 while shifting in sign bits.
	fn psraw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Shift words in xmm1 right by imm8 while shifting in sign bits.
	fn psraw(&mut self, arg0: XMMRegister, arg1: Immediate8Bit);

	/// Shift words in xmm1 right by xmm2/m128 while shifting in sign bits.
	fn psraw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Shift words in xmm1 right by xmm2/m128 while shifting in sign bits.
	fn psraw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Shift doublewords in mm right by imm8 while shifting in 0s.
	fn psrld(&mut self, arg0: MMRegister, arg1: Immediate8Bit);

	/// Shift doublewords in mm right by amount specified in mm/m64 while shifting in 0s.
	fn psrld(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Shift doublewords in mm right by amount specified in mm/m64 while shifting in 0s.
	fn psrld(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Shift doublewords in xmm1 right by imm8 while shifting in 0s.
	fn psrld(&mut self, arg0: XMMRegister, arg1: Immediate8Bit);

	/// Shift doublewords in xmm1 right by amount specified in xmm2 /m128 while shifting in 0s.
	fn psrld(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Shift doublewords in xmm1 right by amount specified in xmm2 /m128 while shifting in 0s.
	fn psrld(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Shift xmm1 right by imm8 while shifting in 0s.
	fn psrldq(&mut self, arg0: XMMRegister, arg1: Immediate8Bit);

	/// Shift mm right by imm8 while shifting in 0s.
	fn psrlq(&mut self, arg0: MMRegister, arg1: Immediate8Bit);

	/// Shift mm right by amount specified in mm/m64 while shifting in 0s.
	fn psrlq(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Shift mm right by amount specified in mm/m64 while shifting in 0s.
	fn psrlq(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Shift quadwords in xmm1 right by imm8 while shifting in 0s.
	fn psrlq(&mut self, arg0: XMMRegister, arg1: Immediate8Bit);

	/// Shift quadwords in xmm1 right by amount specified in xmm2/m128 while shifting in 0s.
	fn psrlq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Shift quadwords in xmm1 right by amount specified in xmm2/m128 while shifting in 0s.
	fn psrlq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Shift words in mm right by imm8 while shifting in 0s.
	fn psrlw(&mut self, arg0: MMRegister, arg1: Immediate8Bit);

	/// Shift words in mm right by amount specified in mm/m64 while shifting in 0s.
	fn psrlw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Shift words in mm right by amount specified in mm/m64 while shifting in 0s.
	fn psrlw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Shift words in xmm1 right by imm8 while shifting in 0s.
	fn psrlw(&mut self, arg0: XMMRegister, arg1: Immediate8Bit);

	/// Shift words in xmm1 right by amount specified in xmm2/m128 while shifting in 0s.
	fn psrlw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Shift words in xmm1 right by amount specified in xmm2/m128 while shifting in 0s.
	fn psrlw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Subtract packed byte integers in mm/m64 from packed byte integers in mm.
	fn psubb(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Subtract packed byte integers in mm/m64 from packed byte integers in mm.
	fn psubb(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Subtract packed byte integers in xmm2/m128 from packed byte integers in xmm1.
	fn psubb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Subtract packed byte integers in xmm2/m128 from packed byte integers in xmm1.
	fn psubb(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Subtract packed doubleword integers in mm/m64 from packed doubleword integers in mm.
	fn psubd(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Subtract packed doubleword integers in mm/m64 from packed doubleword integers in mm.
	fn psubd(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Subtract packed doubleword integers in xmm2/mem128 from packed doubleword integers in xmm1.
	fn psubd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Subtract packed doubleword integers in xmm2/mem128 from packed doubleword integers in xmm1.
	fn psubd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Subtract quadword integer in mm1 from mm2 /m64.
	fn psubq(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Subtract quadword integer in mm1 from mm2 /m64.
	fn psubq(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Subtract packed quadword integers in xmm1 from xmm2 /m128.
	fn psubq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Subtract packed quadword integers in xmm1 from xmm2 /m128.
	fn psubq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Subtract signed packed bytes in mm/m64 from signed packed bytes in mm and saturate results.
	fn psubsb(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Subtract signed packed bytes in mm/m64 from signed packed bytes in mm and saturate results.
	fn psubsb(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Subtract packed signed byte integers in xmm2/m128 from packed signed byte integers in xmm1 and saturate results.
	fn psubsb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Subtract packed signed byte integers in xmm2/m128 from packed signed byte integers in xmm1 and saturate results.
	fn psubsb(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Subtract signed packed words in mm/m64 from signed packed words in mm and saturate results.
	fn psubsw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Subtract signed packed words in mm/m64 from signed packed words in mm and saturate results.
	fn psubsw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Subtract packed signed word integers in xmm2/m128 from packed signed word integers in xmm1 and saturate results.
	fn psubsw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Subtract packed signed word integers in xmm2/m128 from packed signed word integers in xmm1 and saturate results.
	fn psubsw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Subtract unsigned packed bytes in mm/m64 from unsigned packed bytes in mm and saturate result.
	fn psubusb(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Subtract unsigned packed bytes in mm/m64 from unsigned packed bytes in mm and saturate result.
	fn psubusb(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Subtract packed unsigned byte integers in xmm2/m128 from packed unsigned byte integers in xmm1 and saturate result.
	fn psubusb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Subtract packed unsigned byte integers in xmm2/m128 from packed unsigned byte integers in xmm1 and saturate result.
	fn psubusb(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Subtract unsigned packed words in mm/m64 from unsigned packed words in mm and saturate result.
	fn psubusw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Subtract unsigned packed words in mm/m64 from unsigned packed words in mm and saturate result.
	fn psubusw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Subtract packed unsigned word integers in xmm2/m128 from packed unsigned word integers in xmm1 and saturate result.
	fn psubusw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Subtract packed unsigned word integers in xmm2/m128 from packed unsigned word integers in xmm1 and saturate result.
	fn psubusw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Subtract packed word integers in mm/m64 from packed word integers in mm.
	fn psubw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Subtract packed word integers in mm/m64 from packed word integers in mm.
	fn psubw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Subtract packed word integers in xmm2/m128 from packed word integers in xmm1.
	fn psubw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Subtract packed word integers in xmm2/m128 from packed word integers in xmm1.
	fn psubw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Set ZF if xmm2/m128 AND xmm1 result is all 0s.
	/// Set CF if xmm2/m128 AND NOT xmm1 result is all 0s.
	fn ptest(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Set ZF if xmm2/m128 AND xmm1 result is all 0s.
	/// Set CF if xmm2/m128 AND NOT xmm1 result is all 0s.
	fn ptest(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Unpack and interleave high-order bytes from mm and mm/m64 into mm.
	fn punpckhbw(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Unpack and interleave high-order bytes from mm and mm/m64 into mm.
	fn punpckhbw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Unpack and interleave high-order bytes from xmm1 and xmm2/m128 into xmm1.
	fn punpckhbw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Unpack and interleave high-order bytes from xmm1 and xmm2/m128 into xmm1.
	fn punpckhbw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Unpack and interleave high-order doublewords from mm and mm/m64 into mm.
	fn punpckhdq(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Unpack and interleave high-order doublewords from mm and mm/m64 into mm.
	fn punpckhdq(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Unpack and interleave high-order doublewords from xmm1 and xmm2/m128 into xmm1.
	fn punpckhdq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Unpack and interleave high-order doublewords from xmm1 and xmm2/m128 into xmm1.
	fn punpckhdq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Unpack and interleave high-order quadwords from xmm1 and xmm2/m128 into xmm1.
	fn punpckhqdq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Unpack and interleave high-order quadwords from xmm1 and xmm2/m128 into xmm1.
	fn punpckhqdq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Unpack and interleave high-order words from mm and mm/m64 into mm.
	fn punpckhwd(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Unpack and interleave high-order words from mm and mm/m64 into mm.
	fn punpckhwd(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Unpack and interleave high-order words from xmm1 and xmm2/m128 into xmm1.
	fn punpckhwd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Unpack and interleave high-order words from xmm1 and xmm2/m128 into xmm1.
	fn punpckhwd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Interleave low-order bytes from mm and mm/m32 into mm.
	fn punpcklbw(&mut self, arg0: MMRegister, arg1: Any32BitMemory);

	/// Interleave low-order bytes from mm and mm/m32 into mm.
	fn punpcklbw(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Interleave low-order bytes from xmm1 and xmm2/m128 into xmm1.
	fn punpcklbw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Interleave low-order bytes from xmm1 and xmm2/m128 into xmm1.
	fn punpcklbw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Interleave low-order doublewords from mm and mm/m32 into mm.
	fn punpckldq(&mut self, arg0: MMRegister, arg1: Any32BitMemory);

	/// Interleave low-order doublewords from mm and mm/m32 into mm.
	fn punpckldq(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Interleave low-order doublewords from xmm1 and xmm2/m128 into xmm1.
	fn punpckldq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Interleave low-order doublewords from xmm1 and xmm2/m128 into xmm1.
	fn punpckldq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Interleave low-order quadword from xmm1 and xmm2/m128 into xmm1 register.
	fn punpcklqdq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Interleave low-order quadword from xmm1 and xmm2/m128 into xmm1 register.
	fn punpcklqdq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Interleave low-order words from mm and mm/m32 into mm.
	fn punpcklwd(&mut self, arg0: MMRegister, arg1: Any32BitMemory);

	/// Interleave low-order words from mm and mm/m32 into mm.
	fn punpcklwd(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Interleave low-order words from xmm1 and xmm2/m128 into xmm1.
	fn punpcklwd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Interleave low-order words from xmm1 and xmm2/m128 into xmm1.
	fn punpcklwd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Push FS.
	fn push(&mut self, arg0: FS);

	/// Push GS.
	fn push(&mut self, arg0: GS);

	/// Push r/m16.
	fn push(&mut self, arg0: Any16BitMemory);

	/// Push r/m64.
	fn push(&mut self, arg0: Any64BitMemory);

	/// Push r/m16.
	fn push(&mut self, arg0: Register16Bit);

	/// Push r16.
	fn push_1(arg0: Register16Bit);

	/// Push r/m64.
	fn push(&mut self, arg0: Register64Bit);

	/// Push r64.
	fn push_1(arg0: Register64Bit);

	/// Push lower 16 bits of EFLAGS.
	fn pushf(&mut self);

	/// Push RFLAGS.
	fn pushfq(&mut self);

	/// Push imm16 (sign-extended to 64-bits).
	fn pushq(&mut self, arg0: Immediate16Bit);

	/// Push imm32 (sign-extended to 64-bits).
	fn pushq(&mut self, arg0: Immediate32Bit);

	/// Push imm8 (sign-extended to 64-bits).
	fn pushq(&mut self, arg0: Immediate8Bit);

	/// Push imm16 (sign-extended to 16-bits).
	fn pushw(&mut self, arg0: Immediate16Bit);

	/// Push imm8 (sign-extended to 16-bits).
	fn pushw(&mut self, arg0: Immediate8Bit);

	/// Bitwise XOR of mm/m64 and mm.
	fn pxor(&mut self, arg0: MMRegister, arg1: Any64BitMemory);

	/// Bitwise XOR of mm/m64 and mm.
	fn pxor(&mut self, arg0: MMRegister, arg1: MMRegister);

	/// Bitwise XOR of xmm2/m128 and xmm1.
	fn pxor(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Bitwise XOR of xmm2/m128 and xmm1.
	fn pxor(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Rotate 17 bits (CF, r/m16) left CL times.
	fn rcl(&mut self, arg0: Any16BitMemory, arg1: CL);

	/// Rotate 17 bits (CF, r/m16) left imm8 times.
	fn rcl(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit);

	/// Rotate 17 bits (CF, r/m16) left once.
	fn rcl(&mut self, arg0: Any16BitMemory, arg1: One);

	/// Rotate 33 bits (CF, r/m32) left CL times.
	fn rcl(&mut self, arg0: Any32BitMemory, arg1: CL);

	/// Rotate 33 bits (CF, r/m32) left imm8 times.
	fn rcl(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit);

	/// Rotate 33 bits (CF, r/m32) left once.
	fn rcl(&mut self, arg0: Any32BitMemory, arg1: One);

	/// Rotate 65 bits (CF, r/m64) left CL times.
	/// Uses a 6 bit count.
	fn rcl(&mut self, arg0: Any64BitMemory, arg1: CL);

	/// Rotate 65 bits (CF, r/m64) left imm8 times.
	/// Uses a 6 bit count.
	fn rcl(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit);

	/// Rotate 65 bits (CF, r/m64) left once.
	/// Uses a 6 bit count.
	fn rcl(&mut self, arg0: Any64BitMemory, arg1: One);

	/// Rotate 9 bits (CF, r/m8) left CL times.
	fn rcl(&mut self, arg0: Any8BitMemory, arg1: CL);

	/// Rotate 9 bits (CF, r/m8) left imm8 times.
	fn rcl(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit);

	/// Rotate 9 bits (CF, r/m8) left once.
	fn rcl(&mut self, arg0: Any8BitMemory, arg1: One);

	/// Rotate 17 bits (CF, r/m16) left CL times.
	fn rcl(&mut self, arg0: Register16Bit, arg1: CL);

	/// Rotate 17 bits (CF, r/m16) left imm8 times.
	fn rcl(&mut self, arg0: Register16Bit, arg1: Immediate8Bit);

	/// Rotate 17 bits (CF, r/m16) left once.
	fn rcl(&mut self, arg0: Register16Bit, arg1: One);

	/// Rotate 33 bits (CF, r/m32) left CL times.
	fn rcl(&mut self, arg0: Register32Bit, arg1: CL);

	/// Rotate 33 bits (CF, r/m32) left imm8 times.
	fn rcl(&mut self, arg0: Register32Bit, arg1: Immediate8Bit);

	/// Rotate 33 bits (CF, r/m32) left once.
	fn rcl(&mut self, arg0: Register32Bit, arg1: One);

	/// Rotate 65 bits (CF, r/m64) left CL times.
	/// Uses a 6 bit count.
	fn rcl(&mut self, arg0: Register64Bit, arg1: CL);

	/// Rotate 65 bits (CF, r/m64) left imm8 times.
	/// Uses a 6 bit count.
	fn rcl(&mut self, arg0: Register64Bit, arg1: Immediate8Bit);

	/// Rotate 65 bits (CF, r/m64) left once.
	/// Uses a 6 bit count.
	fn rcl(&mut self, arg0: Register64Bit, arg1: One);

	/// Rotate 9 bits (CF, r/m8) left CL times.
	fn rcl(&mut self, arg0: Register8Bit, arg1: CL);

	/// Rotate 9 bits (CF, r/m8) left imm8 times.
	fn rcl(&mut self, arg0: Register8Bit, arg1: Immediate8Bit);

	/// Rotate 9 bits (CF, r/m8) left once.
	fn rcl(&mut self, arg0: Register8Bit, arg1: One);

	/// Rotate 9 bits (CF, r/m8) left CL times.
	fn rcl(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: CL);

	/// Rotate 9 bits (CF, r/m8) left imm8 times.
	fn rcl(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit);

	/// Rotate 9 bits (CF, r/m8) left once.
	fn rcl(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: One);

	/// Computes the approximate reciprocals of the packed single-precision floating-point values in xmm2/m128 and stores the results in xmm1.
	fn rcpps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Computes the approximate reciprocals of the packed single-precision floating-point values in xmm2/m128 and stores the results in xmm1.
	fn rcpps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Computes the approximate reciprocal of the scalar single-precision floating-point value in xmm2/m32 and stores the result in xmm1.
	fn rcpss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Computes the approximate reciprocal of the scalar single-precision floating-point value in xmm2/m32 and stores the result in xmm1.
	fn rcpss(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Rotate 17 bits (CF, r/m16) right CL times.
	fn rcr(&mut self, arg0: Any16BitMemory, arg1: CL);

	/// Rotate 17 bits (CF, r/m16) right imm8 times.
	fn rcr(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit);

	/// Rotate 17 bits (CF, r/m16) right once.
	fn rcr(&mut self, arg0: Any16BitMemory, arg1: One);

	/// Rotate 33 bits (CF, r/m32) right CL times.
	fn rcr(&mut self, arg0: Any32BitMemory, arg1: CL);

	/// Rotate 33 bits (CF, r/m32) right imm8 times.
	fn rcr(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit);

	/// Rotate 33 bits (CF, r/m32) right once.
	/// Uses a 6 bit count.
	fn rcr(&mut self, arg0: Any32BitMemory, arg1: One);

	/// Rotate 65 bits (CF, r/m64) right CL times.
	/// Uses a 6 bit count.
	fn rcr(&mut self, arg0: Any64BitMemory, arg1: CL);

	/// Rotate 65 bits (CF, r/m64) right imm8 times.
	/// Uses a 6 bit count.
	fn rcr(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit);

	/// Rotate 65 bits (CF, r/m64) right once.
	/// Uses a 6 bit count.
	fn rcr(&mut self, arg0: Any64BitMemory, arg1: One);

	/// Rotate 9 bits (CF, r/m8) right CL times.
	fn rcr(&mut self, arg0: Any8BitMemory, arg1: CL);

	/// Rotate 9 bits (CF, r/m8) right imm8 times.
	fn rcr(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit);

	/// Rotate 9 bits (CF, r/m8) right once.
	fn rcr(&mut self, arg0: Any8BitMemory, arg1: One);

	/// Rotate 17 bits (CF, r/m16) right CL times.
	fn rcr(&mut self, arg0: Register16Bit, arg1: CL);

	/// Rotate 17 bits (CF, r/m16) right imm8 times.
	fn rcr(&mut self, arg0: Register16Bit, arg1: Immediate8Bit);

	/// Rotate 17 bits (CF, r/m16) right once.
	fn rcr(&mut self, arg0: Register16Bit, arg1: One);

	/// Rotate 33 bits (CF, r/m32) right CL times.
	fn rcr(&mut self, arg0: Register32Bit, arg1: CL);

	/// Rotate 33 bits (CF, r/m32) right imm8 times.
	fn rcr(&mut self, arg0: Register32Bit, arg1: Immediate8Bit);

	/// Rotate 33 bits (CF, r/m32) right once.
	/// Uses a 6 bit count.
	fn rcr(&mut self, arg0: Register32Bit, arg1: One);

	/// Rotate 65 bits (CF, r/m64) right CL times.
	/// Uses a 6 bit count.
	fn rcr(&mut self, arg0: Register64Bit, arg1: CL);

	/// Rotate 65 bits (CF, r/m64) right imm8 times.
	/// Uses a 6 bit count.
	fn rcr(&mut self, arg0: Register64Bit, arg1: Immediate8Bit);

	/// Rotate 65 bits (CF, r/m64) right once.
	/// Uses a 6 bit count.
	fn rcr(&mut self, arg0: Register64Bit, arg1: One);

	/// Rotate 9 bits (CF, r/m8) right CL times.
	fn rcr(&mut self, arg0: Register8Bit, arg1: CL);

	/// Rotate 9 bits (CF, r/m8) right imm8 times.
	fn rcr(&mut self, arg0: Register8Bit, arg1: Immediate8Bit);

	/// Rotate 9 bits (CF, r/m8) right once.
	fn rcr(&mut self, arg0: Register8Bit, arg1: One);

	/// Rotate 9 bits (CF, r/m8) right CL times.
	fn rcr(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: CL);

	/// Rotate 9 bits (CF, r/m8) right imm8 times.
	fn rcr(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit);

	/// Rotate 9 bits (CF, r/m8) right once.
	fn rcr(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: One);

	/// Load the 32-bit destination register with the FS base address.
	fn rdfsbase(&mut self, arg0: Register32Bit);

	/// Load the 64-bit destination register with the FS base address.
	fn rdfsbase(&mut self, arg0: Register64Bit);

	/// Load the 32-bit destination register with the GS base address.
	fn rdgsbase(&mut self, arg0: Register32Bit);

	/// Load the 64-bit destination register with the GS base address.
	fn rdgsbase(&mut self, arg0: Register64Bit);

	/// Read a 16-bit random number and store in the destination register.
	fn rdrand(&mut self, arg0: Register16Bit);

	/// Read a 32-bit random number and store in the destination register.
	fn rdrand(&mut self, arg0: Register32Bit);

	/// Read a 64-bit random number and store in the destination register.
	fn rdrand(&mut self, arg0: Register64Bit);

	/// Input (E)CX words from port DX into ES:[(E)DI.].
	fn rep_ins(arg0: Any16BitMemory, arg1: DX);

	/// Input (E)CX doublewords from port DX into ES:[(E)DI].
	fn rep_ins(arg0: Any32BitMemory, arg1: DX);

	/// Input RCX default size from port DX into [RDI].
	fn rep_ins(arg0: Any64BitMemory, arg1: DX);

	/// Input (E)CX bytes from port DX into ES:[(E)DI].
	fn rep_ins(arg0: Any8BitMemory, arg1: DX);

	/// Input RCX bytes from port DX into [RDI].
	fn rep_ins_1(arg0: Any8BitMemory, arg1: DX);

	/// Load (E)CX bytes from DS:[(E)SI] to AL.
	fn rep_lods(arg0: AL);

	/// Load RCX bytes from [RSI] to AL.
	fn rep_lods_1(arg0: AL);

	/// Load (E)CX words from DS:[(E)SI] to AX.
	fn rep_lods(arg0: AX);

	/// Load (E)CX doublewords from DS:[(E)SI] to EAX.
	fn rep_lods(arg0: EAX);

	/// Load RCX quadwords from [RSI] to RAX.
	fn rep_lods(arg0: RAX);

	/// Move (E)CX words from DS:[(E)SI] to ES:[(E)DI].
	fn rep_movs(arg0: Any16BitMemory, arg1: Any16BitMemory);

	/// Move (E)CX doublewords from DS:[(E)SI] to ES:[(E)DI].
	fn rep_movs(arg0: Any32BitMemory, arg1: Any32BitMemory);

	/// Move RCX quadwords from [RSI] to [RDI].
	fn rep_movs(arg0: Any64BitMemory, arg1: Any64BitMemory);

	/// Move (E)CX bytes from DS:[(E)SI] to ES:[(E)DI].
	fn rep_movs(arg0: Any8BitMemory, arg1: Any8BitMemory);

	/// Move RCX bytes from [RSI] to [RDI].
	fn rep_movs_1(arg0: Any8BitMemory, arg1: Any8BitMemory);

	/// Output (E)CX words from DS:[(E)SI] to port DX.
	fn rep_outs(arg0: DX, arg1: Any16BitMemory);

	/// Output (E)CX doublewords from DS:[(E)SI] to port DX.
	fn rep_outs(arg0: DX, arg1: Any32BitMemory);

	/// Output RCX default size from [RSI] to port DX.
	fn rep_outs(arg0: DX, arg1: Any64BitMemory);

	/// Output (E)CX bytes from DS:[(E)SI] to port DX.
	fn rep_outs(arg0: DX, arg1: Any8BitMemory);

	/// Output RCX bytes from [RSI] to port DX.
	fn rep_outs_1(arg0: DX, arg1: Any8BitMemory);

	/// Fill (E)CX words at ES:[(E)DI] with AX.
	fn rep_stos(arg0: Any16BitMemory);

	/// Fill (E)CX doublewords at ES:[(E)DI] with EAX.
	fn rep_stos(arg0: Any32BitMemory);

	/// Fill RCX quadwords at [RDI] with RAX.
	fn rep_stos(arg0: Any64BitMemory);

	/// Fill (E)CX bytes at ES:[(E)DI] with AL.
	fn rep_stos(arg0: Any8BitMemory);

	/// Fill RCX bytes at [RDI] with AL.
	fn rep_stos_1(arg0: Any8BitMemory);

	/// Find nonmatching words in ES:[(E)DI] and DS:[(E)SI].
	fn repe_cmps(arg0: Any16BitMemory, arg1: Any16BitMemory);

	/// Find nonmatching doublewords in ES:[(E)DI] and DS:[(E)SI].
	fn repe_cmps(arg0: Any32BitMemory, arg1: Any32BitMemory);

	/// Find non-matching quadwords in [RDI] and [RSI].
	fn repe_cmps(arg0: Any64BitMemory, arg1: Any64BitMemory);

	/// Find nonmatching bytes in ES:[(E)DI] and DS:[(E)SI].
	fn repe_cmps(arg0: Any8BitMemory, arg1: Any8BitMemory);

	/// Find non-matching bytes in [RDI] and [RSI].
	fn repe_cmps_1(arg0: Any8BitMemory, arg1: Any8BitMemory);

	/// Find non-AX word starting at ES:[(E)DI].
	fn repe_scas(arg0: Any16BitMemory);

	/// Find non-EAX doubleword starting at ES:[(E)DI].
	fn repe_scas(arg0: Any32BitMemory);

	/// Find non-RAX quadword starting at [RDI].
	fn repe_scas(arg0: Any64BitMemory);

	/// Find non-AL byte starting at ES:[(E)DI].
	fn repe_scas(arg0: Any8BitMemory);

	/// Find non-AL byte starting at [RDI].
	fn repe_scas_1(arg0: Any8BitMemory);

	/// Find matching words in ES:[(E)DI] and DS:[(E)SI].
	fn repne_cmps(arg0: Any16BitMemory, arg1: Any16BitMemory);

	/// Find matching doublewords in ES:[(E)DI] and DS:[(E)SI].
	fn repne_cmps(arg0: Any32BitMemory, arg1: Any32BitMemory);

	/// Find matching doublewords in [RDI] and [RSI].
	fn repne_cmps(arg0: Any64BitMemory, arg1: Any64BitMemory);

	/// Find matching bytes in ES:[(E)DI] and DS:[(E)SI].
	fn repne_cmps(arg0: Any8BitMemory, arg1: Any8BitMemory);

	/// Find matching bytes in [RDI] and [RSI].
	fn repne_cmps_1(arg0: Any8BitMemory, arg1: Any8BitMemory);

	/// Find AX, starting at ES:[(E)DI].
	fn repne_scas(arg0: Any16BitMemory);

	/// Find EAX, starting at ES:[(E)DI].
	fn repne_scas(arg0: Any32BitMemory);

	/// Find RAX, starting at [RDI].
	fn repne_scas(arg0: Any64BitMemory);

	/// Find AL, starting at ES:[(E)DI].
	fn repne_scas(arg0: Any8BitMemory);

	/// Find AL, starting at [RDI].
	fn repne_scas_1(arg0: Any8BitMemory);

	/// Near return to calling procedure.
	fn ret(&mut self);

	/// Far return to calling procedure.
	fn ret(&mut self, arg0: Far);

	/// Near return to calling procedure and pop imm16 bytes from stack.
	fn ret(&mut self, arg0: Immediate16Bit);

	/// Far return to calling procedure and pop imm16 bytes from stack.
	fn ret(&mut self, arg0: Immediate16Bit, arg1: Far);

	/// Rotate 16 bits r/m16 left CL times.
	fn rol(&mut self, arg0: Any16BitMemory, arg1: CL);

	/// Rotate 16 bits r/m16 left imm8 times.
	fn rol(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit);

	/// Rotate 16 bits r/m16 left once.
	fn rol(&mut self, arg0: Any16BitMemory, arg1: One);

	/// Rotate 32 bits r/m32 left CL times.
	fn rol(&mut self, arg0: Any32BitMemory, arg1: CL);

	/// Rotate 32 bits r/m32 left imm8 times.
	fn rol(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit);

	/// Rotate 32 bits r/m32 left once.
	fn rol(&mut self, arg0: Any32BitMemory, arg1: One);

	/// Rotate 64 bits r/m64 left CL times.
	/// Uses a 6 bit count.
	fn rol(&mut self, arg0: Any64BitMemory, arg1: CL);

	/// Rotate 64 bits r/m64 left imm8 times.
	/// Uses a 6 bit count.
	fn rol(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit);

	/// Rotate 64 bits r/m64 left once.
	/// Uses a 6 bit count.
	fn rol(&mut self, arg0: Any64BitMemory, arg1: One);

	/// Rotate 8 bits r/m8 left CL times.
	fn rol(&mut self, arg0: Any8BitMemory, arg1: CL);

	/// Rotate 8 bits r/m8 left imm8 times.
	fn rol(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit);

	/// Rotate 8 bits r/m8 left once.
	fn rol(&mut self, arg0: Any8BitMemory, arg1: One);

	/// Rotate 16 bits r/m16 left CL times.
	fn rol(&mut self, arg0: Register16Bit, arg1: CL);

	/// Rotate 16 bits r/m16 left imm8 times.
	fn rol(&mut self, arg0: Register16Bit, arg1: Immediate8Bit);

	/// Rotate 16 bits r/m16 left once.
	fn rol(&mut self, arg0: Register16Bit, arg1: One);

	/// Rotate 32 bits r/m32 left CL times.
	fn rol(&mut self, arg0: Register32Bit, arg1: CL);

	/// Rotate 32 bits r/m32 left imm8 times.
	fn rol(&mut self, arg0: Register32Bit, arg1: Immediate8Bit);

	/// Rotate 32 bits r/m32 left once.
	fn rol(&mut self, arg0: Register32Bit, arg1: One);

	/// Rotate 64 bits r/m64 left CL times.
	/// Uses a 6 bit count.
	fn rol(&mut self, arg0: Register64Bit, arg1: CL);

	/// Rotate 64 bits r/m64 left imm8 times.
	/// Uses a 6 bit count.
	fn rol(&mut self, arg0: Register64Bit, arg1: Immediate8Bit);

	/// Rotate 64 bits r/m64 left once.
	/// Uses a 6 bit count.
	fn rol(&mut self, arg0: Register64Bit, arg1: One);

	/// Rotate 8 bits r/m8 left CL times.
	fn rol(&mut self, arg0: Register8Bit, arg1: CL);

	/// Rotate 8 bits r/m8 left imm8 times.
	fn rol(&mut self, arg0: Register8Bit, arg1: Immediate8Bit);

	/// Rotate 8 bits r/m8 left once.
	fn rol(&mut self, arg0: Register8Bit, arg1: One);

	/// Rotate 8 bits r/m8 left CL times.
	fn rol(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: CL);

	/// Rotate 8 bits r/m8 left imm8 times.
	fn rol(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit);

	/// Rotate 8 bits r/m8 left once.
	fn rol(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: One);

	/// Rotate 16 bits r/m16 right CL times.
	fn ror(&mut self, arg0: Any16BitMemory, arg1: CL);

	/// Rotate 16 bits r/m16 right imm8 times.
	fn ror(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit);

	/// Rotate 16 bits r/m16 right once.
	fn ror(&mut self, arg0: Any16BitMemory, arg1: One);

	/// Rotate 32 bits r/m32 right CL times.
	fn ror(&mut self, arg0: Any32BitMemory, arg1: CL);

	/// Rotate 32 bits r/m32 right imm8 times.
	fn ror(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit);

	/// Rotate 32 bits r/m32 right once.
	fn ror(&mut self, arg0: Any32BitMemory, arg1: One);

	/// Rotate 64 bits r/m64 right CL times.
	/// Uses a 6 bit count.
	fn ror(&mut self, arg0: Any64BitMemory, arg1: CL);

	/// Rotate 64 bits r/m64 right imm8 times.
	/// Uses a 6 bit count.
	fn ror(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit);

	/// Rotate 64 bits r/m64 right once.
	/// Uses a 6 bit count.
	fn ror(&mut self, arg0: Any64BitMemory, arg1: One);

	/// Rotate 8 bits r/m8 right CL times.
	fn ror(&mut self, arg0: Any8BitMemory, arg1: CL);

	/// Rotate 8 bits r/m16 right imm8 times.
	fn ror(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit);

	/// Rotate 8 bits r/m8 right once.
	fn ror(&mut self, arg0: Any8BitMemory, arg1: One);

	/// Rotate 16 bits r/m16 right CL times.
	fn ror(&mut self, arg0: Register16Bit, arg1: CL);

	/// Rotate 16 bits r/m16 right imm8 times.
	fn ror(&mut self, arg0: Register16Bit, arg1: Immediate8Bit);

	/// Rotate 16 bits r/m16 right once.
	fn ror(&mut self, arg0: Register16Bit, arg1: One);

	/// Rotate 32 bits r/m32 right CL times.
	fn ror(&mut self, arg0: Register32Bit, arg1: CL);

	/// Rotate 32 bits r/m32 right imm8 times.
	fn ror(&mut self, arg0: Register32Bit, arg1: Immediate8Bit);

	/// Rotate 32 bits r/m32 right once.
	fn ror(&mut self, arg0: Register32Bit, arg1: One);

	/// Rotate 64 bits r/m64 right CL times.
	/// Uses a 6 bit count.
	fn ror(&mut self, arg0: Register64Bit, arg1: CL);

	/// Rotate 64 bits r/m64 right imm8 times.
	/// Uses a 6 bit count.
	fn ror(&mut self, arg0: Register64Bit, arg1: Immediate8Bit);

	/// Rotate 64 bits r/m64 right once.
	/// Uses a 6 bit count.
	fn ror(&mut self, arg0: Register64Bit, arg1: One);

	/// Rotate 8 bits r/m8 right CL times.
	fn ror(&mut self, arg0: Register8Bit, arg1: CL);

	/// Rotate 8 bits r/m16 right imm8 times.
	fn ror(&mut self, arg0: Register8Bit, arg1: Immediate8Bit);

	/// Rotate 8 bits r/m8 right once.
	fn ror(&mut self, arg0: Register8Bit, arg1: One);

	/// Rotate 8 bits r/m8 right CL times.
	fn ror(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: CL);

	/// Rotate 8 bits r/m16 right imm8 times.
	fn ror(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit);

	/// Rotate 8 bits r/m8 right once.
	fn ror(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: One);

	/// Rotate 32-bit r/m32 right imm8 times without affecting arithmetic flags.
	fn rorx(&mut self, arg0: Register32Bit, arg1: Any32BitMemory, arg2: Immediate8Bit);

	/// Rotate 32-bit r/m32 right imm8 times without affecting arithmetic flags.
	fn rorx(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Immediate8Bit);

	/// Rotate 64-bit r/m64 right imm8 times without affecting arithmetic flags.
	fn rorx(&mut self, arg0: Register64Bit, arg1: Any64BitMemory, arg2: Immediate8Bit);

	/// Rotate 64-bit r/m64 right imm8 times without affecting arithmetic flags.
	fn rorx(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Immediate8Bit);

	/// Round packed double precision floating-point values in xmm2/m128 and place the result in xmm1.
	/// The rounding mode is determined by imm8.
	fn roundpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Round packed double precision floating-point values in xmm2/m128 and place the result in xmm1.
	/// The rounding mode is determined by imm8.
	fn roundpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Round packed single precision floating-point values in xmm2/m128 and place the result in xmm1.
	/// The rounding mode is determined by imm8.
	fn roundps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Round packed single precision floating-point values in xmm2/m128 and place the result in xmm1.
	/// The rounding mode is determined by imm8.
	fn roundps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Round the low packed double precision floating-point value in xmm2/m64 and place the result in xmm1.
	/// The rounding mode is determined by imm8.
	fn roundsd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory, arg2: Immediate8Bit);

	/// Round the low packed double precision floating-point value in xmm2/m64 and place the result in xmm1.
	/// The rounding mode is determined by imm8.
	fn roundsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Round the low packed single precision floating-point value in xmm2/m32 and place the result in xmm1.
	/// The rounding mode is determined by imm8.
	fn roundss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory, arg2: Immediate8Bit);

	/// Round the low packed single precision floating-point value in xmm2/m32 and place the result in xmm1.
	/// The rounding mode is determined by imm8.
	fn roundss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Computes the approximate reciprocals of the square roots of the packed single-precision floating-point values in xmm2/m128 and stores the results in xmm1.
	fn rsqrtps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Computes the approximate reciprocals of the square roots of the packed single-precision floating-point values in xmm2/m128 and stores the results in xmm1.
	fn rsqrtps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Computes the approximate reciprocal of the square root of the low single-precision floating-point value in xmm2/m32 and stores the results in xmm1.
	fn rsqrtss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Computes the approximate reciprocal of the square root of the low single-precision floating-point value in xmm2/m32 and stores the results in xmm1.
	fn rsqrtss(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Loads SF, ZF, AF, PF, and CF from AH into EFLAGS register.
	fn sahf(&mut self);

	/// Multiply r/m16 by 2, CL times.
	fn sal(&mut self, arg0: Any16BitMemory, arg1: CL);

	/// Multiply r/m16 by 2, imm8 times.
	fn sal(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit);

	/// Multiply r/m16 by 2, once.
	fn sal(&mut self, arg0: Any16BitMemory, arg1: One);

	/// Multiply r/m32 by 2, CL times.
	fn sal(&mut self, arg0: Any32BitMemory, arg1: CL);

	/// Multiply r/m32 by 2, imm8 times.
	fn sal(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit);

	/// Multiply r/m32 by 2, once.
	fn sal(&mut self, arg0: Any32BitMemory, arg1: One);

	/// Multiply r/m64 by 2, CL times.
	fn sal(&mut self, arg0: Any64BitMemory, arg1: CL);

	/// Multiply r/m64 by 2, imm8 times.
	fn sal(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit);

	/// Multiply r/m64 by 2, once.
	fn sal(&mut self, arg0: Any64BitMemory, arg1: One);

	/// Multiply r/m8 by 2, CL times.
	fn sal(&mut self, arg0: Any8BitMemory, arg1: CL);

	/// Multiply r/m8 by 2, imm8 times.
	fn sal(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit);

	/// Multiply r/m8 by 2, once.
	fn sal(&mut self, arg0: Any8BitMemory, arg1: One);

	/// Multiply r/m16 by 2, CL times.
	fn sal(&mut self, arg0: Register16Bit, arg1: CL);

	/// Multiply r/m16 by 2, imm8 times.
	fn sal(&mut self, arg0: Register16Bit, arg1: Immediate8Bit);

	/// Multiply r/m16 by 2, once.
	fn sal(&mut self, arg0: Register16Bit, arg1: One);

	/// Multiply r/m32 by 2, CL times.
	fn sal(&mut self, arg0: Register32Bit, arg1: CL);

	/// Multiply r/m32 by 2, imm8 times.
	fn sal(&mut self, arg0: Register32Bit, arg1: Immediate8Bit);

	/// Multiply r/m32 by 2, once.
	fn sal(&mut self, arg0: Register32Bit, arg1: One);

	/// Multiply r/m64 by 2, CL times.
	fn sal(&mut self, arg0: Register64Bit, arg1: CL);

	/// Multiply r/m64 by 2, imm8 times.
	fn sal(&mut self, arg0: Register64Bit, arg1: Immediate8Bit);

	/// Multiply r/m64 by 2, once.
	fn sal(&mut self, arg0: Register64Bit, arg1: One);

	/// Multiply r/m8 by 2, CL times.
	fn sal(&mut self, arg0: Register8Bit, arg1: CL);

	/// Multiply r/m8 by 2, imm8 times.
	fn sal(&mut self, arg0: Register8Bit, arg1: Immediate8Bit);

	/// Multiply r/m8 by 2, once.
	fn sal(&mut self, arg0: Register8Bit, arg1: One);

	/// Multiply r/m8 by 2, CL times.
	fn sal(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: CL);

	/// Multiply r/m8 by 2, imm8 times.
	fn sal(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit);

	/// Multiply r/m8 by 2, once.
	fn sal(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: One);

	/// Signed divide r/m16 by 2, CL times.
	fn sar(&mut self, arg0: Any16BitMemory, arg1: CL);

	/// Signed divide r/m16 by 2, imm8 times.
	fn sar(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit);

	/// Signed divide r/m16 by 2, once.
	fn sar(&mut self, arg0: Any16BitMemory, arg1: One);

	/// Signed divide r/m32 by 2, CL times.
	fn sar(&mut self, arg0: Any32BitMemory, arg1: CL);

	/// Signed divide r/m32 by 2, imm8 times.
	fn sar(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit);

	/// Signed divide r/m32 by 2, once.
	fn sar(&mut self, arg0: Any32BitMemory, arg1: One);

	/// Signed divide r/m32 by 2, CL times.
	fn sar(&mut self, arg0: Any64BitMemory, arg1: CL);

	/// Signed divide r/m32 by 2, imm8 times.
	fn sar(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit);

	/// Signed divide r/m32 by 2, once.
	fn sar(&mut self, arg0: Any64BitMemory, arg1: One);

	/// Signed divide r/m8 by 2, CL times.
	fn sar(&mut self, arg0: Any8BitMemory, arg1: CL);

	/// Signed divide r/m8 by 2, imm8 time.
	fn sar(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit);

	/// Signed divide r/m8 by 2, once.
	fn sar(&mut self, arg0: Any8BitMemory, arg1: One);

	/// Signed divide r/m16 by 2, CL times.
	fn sar(&mut self, arg0: Register16Bit, arg1: CL);

	/// Signed divide r/m16 by 2, imm8 times.
	fn sar(&mut self, arg0: Register16Bit, arg1: Immediate8Bit);

	/// Signed divide r/m16 by 2, once.
	fn sar(&mut self, arg0: Register16Bit, arg1: One);

	/// Signed divide r/m32 by 2, CL times.
	fn sar(&mut self, arg0: Register32Bit, arg1: CL);

	/// Signed divide r/m32 by 2, imm8 times.
	fn sar(&mut self, arg0: Register32Bit, arg1: Immediate8Bit);

	/// Signed divide r/m32 by 2, once.
	fn sar(&mut self, arg0: Register32Bit, arg1: One);

	/// Signed divide r/m32 by 2, CL times.
	fn sar(&mut self, arg0: Register64Bit, arg1: CL);

	/// Signed divide r/m32 by 2, imm8 times.
	fn sar(&mut self, arg0: Register64Bit, arg1: Immediate8Bit);

	/// Signed divide r/m32 by 2, once.
	fn sar(&mut self, arg0: Register64Bit, arg1: One);

	/// Signed divide r/m8 by 2, CL times.
	fn sar(&mut self, arg0: Register8Bit, arg1: CL);

	/// Signed divide r/m8 by 2, imm8 time.
	fn sar(&mut self, arg0: Register8Bit, arg1: Immediate8Bit);

	/// Signed divide r/m8 by 2, once.
	fn sar(&mut self, arg0: Register8Bit, arg1: One);

	/// Signed divide r/m8 by 2, CL times.
	fn sar(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: CL);

	/// Signed divide r/m8 by 2, imm8 time.
	fn sar(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit);

	/// Signed divide r/m8 by 2, once.
	fn sar(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: One);

	/// Shift r/m32 arithmetically right with count specified in r32b.
	fn sarx(&mut self, arg0: Register32Bit, arg1: Any32BitMemory, arg2: Register32Bit);

	/// Shift r/m32 arithmetically right with count specified in r32b.
	fn sarx(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Register32Bit);

	/// Shift r/m64 arithmetically right with count specified in r64b.
	fn sarx(&mut self, arg0: Register64Bit, arg1: Any64BitMemory, arg2: Register64Bit);

	/// Shift r/m64 arithmetically right with count specified in r64b.
	fn sarx(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Register64Bit);

	/// Subtract with borrow imm8 from AL.
	fn sbb(&mut self, arg0: AL, arg1: Immediate8Bit);

	/// Subtract with borrow imm16 from AX.
	fn sbb(&mut self, arg0: AX, arg1: Immediate16Bit);

	/// Subtract with borrow imm32 from EAX.
	fn sbb(&mut self, arg0: EAX, arg1: Immediate32Bit);

	/// Subtract with borrow imm16 from r/m16.
	fn sbb(&mut self, arg0: Any16BitMemory, arg1: Immediate16Bit);

	/// Subtract with borrow sign-extended imm8 from r/m16.
	fn sbb(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit);

	/// Subtract with borrow r16 from r/m16.
	fn sbb(&mut self, arg0: Any16BitMemory, arg1: Register16Bit);

	/// Subtract with borrow imm32 from r/m32.
	fn sbb(&mut self, arg0: Any32BitMemory, arg1: Immediate32Bit);

	/// Subtract with borrow sign-extended imm8 from r/m32.
	fn sbb(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit);

	/// Subtract with borrow r32 from r/m32.
	fn sbb(&mut self, arg0: Any32BitMemory, arg1: Register32Bit);

	/// Subtract with borrow sign-extended imm32 to 64-bits from r/m64.
	fn sbb(&mut self, arg0: Any64BitMemory, arg1: Immediate32Bit);

	/// Subtract with borrow sign-extended imm8 from r/m64.
	fn sbb(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit);

	/// Subtract with borrow r64 from r/m64.
	fn sbb(&mut self, arg0: Any64BitMemory, arg1: Register64Bit);

	/// Subtract with borrow imm8 from r/m8.
	fn sbb(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit);

	/// Subtract with borrow r8 from r/m8.
	fn sbb(&mut self, arg0: Any8BitMemory, arg1: Register8Bit);

	/// Subtract with borrow r8 from r/m8.
	fn sbb(&mut self, arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit);

	/// Subtract with borrow imm16 from r/m16.
	fn sbb(&mut self, arg0: Register16Bit, arg1: Immediate16Bit);

	/// Subtract with borrow sign-extended imm8 from r/m16.
	fn sbb(&mut self, arg0: Register16Bit, arg1: Immediate8Bit);

	/// Subtract with borrow r/m16 from r16.
	fn sbb(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Subtract with borrow r16 from r/m16.
	fn sbb(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Subtract with borrow r/m16 from r16.
	fn sbb_1(arg0: Register16Bit, arg1: Register16Bit);

	/// Subtract with borrow imm32 from r/m32.
	fn sbb(&mut self, arg0: Register32Bit, arg1: Immediate32Bit);

	/// Subtract with borrow sign-extended imm8 from r/m32.
	fn sbb(&mut self, arg0: Register32Bit, arg1: Immediate8Bit);

	/// Subtract with borrow r/m32 from r32.
	fn sbb(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Subtract with borrow r32 from r/m32.
	fn sbb(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Subtract with borrow r/m32 from r32.
	fn sbb_1(arg0: Register32Bit, arg1: Register32Bit);

	/// Subtract with borrow sign-extended imm32 to 64-bits from r/m64.
	fn sbb(&mut self, arg0: Register64Bit, arg1: Immediate32Bit);

	/// Subtract with borrow sign-extended imm8 from r/m64.
	fn sbb(&mut self, arg0: Register64Bit, arg1: Immediate8Bit);

	/// Subtract with borrow r/m64 from r64.
	fn sbb(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Subtract with borrow r64 from r/m64.
	fn sbb(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Subtract with borrow r/m64 from r64.
	fn sbb_1(arg0: Register64Bit, arg1: Register64Bit);

	/// Subtract with borrow imm8 from r/m8.
	fn sbb(&mut self, arg0: Register8Bit, arg1: Immediate8Bit);

	/// Subtract with borrow r/m8 from r8.
	fn sbb(&mut self, arg0: Register8Bit, arg1: Any8BitMemory);

	/// Subtract with borrow r8 from r/m8.
	fn sbb(&mut self, arg0: Register8Bit, arg1: Register8Bit);

	/// Subtract with borrow r/m8 from r8.
	fn sbb_1(arg0: Register8Bit, arg1: Register8Bit);

	/// Subtract with borrow r8 from r/m8.
	fn sbb(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Subtract with borrow r/m8 from r8.
	fn sbb_1(arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Subtract with borrow sign-extended imm.32 to 64-bits from RAX.
	fn sbb(&mut self, arg0: RAX, arg1: Immediate32Bit);

	/// Subtract with borrow imm8 from r/m8.
	fn sbb(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit);

	/// Subtract with borrow r/m8 from r8.
	fn sbb(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Any8BitMemory);

	/// Subtract with borrow r8 from r/m8.
	fn sbb(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit);

	/// Subtract with borrow r/m8 from r8.
	fn sbb_1(arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit);

	/// Subtract with borrow r8 from r/m8.
	fn sbb(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Subtract with borrow r/m8 from r8.
	fn sbb_1(arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Compare AX with word at ES:(E)DI or RDI, then set status flags.
	fn scas(&mut self, arg0: Any16BitMemory);

	/// Compare EAX with doubleword at ES(E)DI or RDI then set status flags.
	fn scas(&mut self, arg0: Any32BitMemory);

	/// Compare RAX with quadword at RDI or EDI then set status flags.
	fn scas(&mut self, arg0: Any64BitMemory);

	/// Compare AL with byte at ES:(E)DI or RDI, then set status flags.
	fn scas(&mut self, arg0: Any8BitMemory);

	/// Compare AL with byte at ES:(E)DI or RDI then set status flags.
	fn scasb(&mut self);

	/// Compare EAX with doubleword at ES:(E)DI or RDI then set status flags.
	fn scasd(&mut self);

	/// Compare RAX with quadword at RDI or EDI then set status flags.
	fn scasq(&mut self);

	/// Compare AX with word at ES:(E)DI or RDI then set status flags.
	fn scasw(&mut self);

	/// Set byte if above (CF=0 and ZF=0).
	fn seta(&mut self, arg0: Any8BitMemory);

	/// Set byte if above (CF=0 and ZF=0).
	fn seta(&mut self, arg0: Register8Bit);

	/// Set byte if above (CF=0 and ZF=0).
	fn seta(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if above or equal (CF=0).
	fn setae(&mut self, arg0: Any8BitMemory);

	/// Set byte if above or equal (CF=0).
	fn setae(&mut self, arg0: Register8Bit);

	/// Set byte if above or equal (CF=0).
	fn setae(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if below (CF=1).
	fn setb(&mut self, arg0: Any8BitMemory);

	/// Set byte if below (CF=1).
	fn setb(&mut self, arg0: Register8Bit);

	/// Set byte if below (CF=1).
	fn setb(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if below or equal (CF=1 or ZF=1).
	fn setbe(&mut self, arg0: Any8BitMemory);

	/// Set byte if below or equal (CF=1 or ZF=1).
	fn setbe(&mut self, arg0: Register8Bit);

	/// Set byte if below or equal (CF=1 or ZF=1).
	fn setbe(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if carry (CF=1).
	fn setc(&mut self, arg0: Any8BitMemory);

	/// Set byte if carry (CF=1).
	fn setc(&mut self, arg0: Register8Bit);

	/// Set byte if carry (CF=1).
	fn setc(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if equal (ZF=1).
	fn sete(&mut self, arg0: Any8BitMemory);

	/// Set byte if equal (ZF=1).
	fn sete(&mut self, arg0: Register8Bit);

	/// Set byte if equal (ZF=1).
	fn sete(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if greater (ZF=0 and SF=OF).
	fn setg(&mut self, arg0: Any8BitMemory);

	/// Set byte if greater (ZF=0 and SF=OF).
	fn setg(&mut self, arg0: Register8Bit);

	/// Set byte if greater (ZF=0 and SF=OF).
	fn setg(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if greater or equal (SF=OF).
	fn setge(&mut self, arg0: Any8BitMemory);

	/// Set byte if greater or equal (SF=OF).
	fn setge(&mut self, arg0: Register8Bit);

	/// Set byte if greater or equal (SF=OF).
	fn setge(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if less (SF!= OF).
	fn setl(&mut self, arg0: Any8BitMemory);

	/// Set byte if less (SF!= OF).
	fn setl(&mut self, arg0: Register8Bit);

	/// Set byte if less (SF!= OF).
	fn setl(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if less or equal (ZF=1 or SF!= OF).
	fn setle(&mut self, arg0: Any8BitMemory);

	/// Set byte if less or equal (ZF=1 or SF!= OF).
	fn setle(&mut self, arg0: Register8Bit);

	/// Set byte if less or equal (ZF=1 or SF!= OF).
	fn setle(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if not above (CF=1 or ZF=1).
	fn setna(&mut self, arg0: Any8BitMemory);

	/// Set byte if not above (CF=1 or ZF=1).
	fn setna(&mut self, arg0: Register8Bit);

	/// Set byte if not above (CF=1 or ZF=1).
	fn setna(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if not above or equal (CF=1).
	fn setnae(&mut self, arg0: Any8BitMemory);

	/// Set byte if not above or equal (CF=1).
	fn setnae(&mut self, arg0: Register8Bit);

	/// Set byte if not above or equal (CF=1).
	fn setnae(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if not below (CF=0).
	fn setnb(&mut self, arg0: Any8BitMemory);

	/// Set byte if not below (CF=0).
	fn setnb(&mut self, arg0: Register8Bit);

	/// Set byte if not below (CF=0).
	fn setnb(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if not below or equal (CF=0 and ZF=0).
	fn setnbe(&mut self, arg0: Any8BitMemory);

	/// Set byte if not below or equal (CF=0 and ZF=0).
	fn setnbe(&mut self, arg0: Register8Bit);

	/// Set byte if not below or equal (CF=0 and ZF=0).
	fn setnbe(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if not carry (CF=0).
	fn setnc(&mut self, arg0: Any8BitMemory);

	/// Set byte if not carry (CF=0).
	fn setnc(&mut self, arg0: Register8Bit);

	/// Set byte if not carry (CF=0).
	fn setnc(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if not equal (ZF=0).
	fn setne(&mut self, arg0: Any8BitMemory);

	/// Set byte if not equal (ZF=0).
	fn setne(&mut self, arg0: Register8Bit);

	/// Set byte if not equal (ZF=0).
	fn setne(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if not greater (ZF=1 or SF!= OF).
	fn setng(&mut self, arg0: Any8BitMemory);

	/// Set byte if not greater (ZF=1 or SF!= OF).
	fn setng(&mut self, arg0: Register8Bit);

	/// Set byte if not greater (ZF=1 or SF!= OF).
	fn setng(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if not greater or equal (SF!= OF).
	fn setnge(&mut self, arg0: Any8BitMemory);

	/// Set byte if not greater or equal (SF!= OF).
	fn setnge(&mut self, arg0: Register8Bit);

	/// Set byte if not greater or equal (SF!= OF).
	fn setnge(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if not less (SF=OF).
	fn setnl(&mut self, arg0: Any8BitMemory);

	/// Set byte if not less (SF=OF).
	fn setnl(&mut self, arg0: Register8Bit);

	/// Set byte if not less (SF=OF).
	fn setnl(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if not less or equal (ZF=0 and SF=OF).
	fn setnle(&mut self, arg0: Any8BitMemory);

	/// Set byte if not less or equal (ZF=0 and SF=OF).
	fn setnle(&mut self, arg0: Register8Bit);

	/// Set byte if not less or equal (ZF=0 and SF=OF).
	fn setnle(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if not overflow (OF=0).
	fn setno(&mut self, arg0: Any8BitMemory);

	/// Set byte if not overflow (OF=0).
	fn setno(&mut self, arg0: Register8Bit);

	/// Set byte if not overflow (OF=0).
	fn setno(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if not parity (PF=0).
	fn setnp(&mut self, arg0: Any8BitMemory);

	/// Set byte if not parity (PF=0).
	fn setnp(&mut self, arg0: Register8Bit);

	/// Set byte if not parity (PF=0).
	fn setnp(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if not sign (SF=0).
	fn setns(&mut self, arg0: Any8BitMemory);

	/// Set byte if not sign (SF=0).
	fn setns(&mut self, arg0: Register8Bit);

	/// Set byte if not sign (SF=0).
	fn setns(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if not zero (ZF=0).
	fn setnz(&mut self, arg0: Any8BitMemory);

	/// Set byte if not zero (ZF=0).
	fn setnz(&mut self, arg0: Register8Bit);

	/// Set byte if not zero (ZF=0).
	fn setnz(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if overflow (OF=1).
	fn seto(&mut self, arg0: Any8BitMemory);

	/// Set byte if overflow (OF=1).
	fn seto(&mut self, arg0: Register8Bit);

	/// Set byte if overflow (OF=1).
	fn seto(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if parity (PF=1).
	fn setp(&mut self, arg0: Any8BitMemory);

	/// Set byte if parity (PF=1).
	fn setp(&mut self, arg0: Register8Bit);

	/// Set byte if parity (PF=1).
	fn setp(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if parity even (PF=1).
	fn setpe(&mut self, arg0: Any8BitMemory);

	/// Set byte if parity even (PF=1).
	fn setpe(&mut self, arg0: Register8Bit);

	/// Set byte if parity even (PF=1).
	fn setpe(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if parity odd (PF=0).
	fn setpo(&mut self, arg0: Any8BitMemory);

	/// Set byte if parity odd (PF=0).
	fn setpo(&mut self, arg0: Register8Bit);

	/// Set byte if parity odd (PF=0).
	fn setpo(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if sign (SF=1).
	fn sets(&mut self, arg0: Any8BitMemory);

	/// Set byte if sign (SF=1).
	fn sets(&mut self, arg0: Register8Bit);

	/// Set byte if sign (SF=1).
	fn sets(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Set byte if zero (ZF=1).
	fn setz(&mut self, arg0: Any8BitMemory);

	/// Set byte if zero (ZF=1).
	fn setz(&mut self, arg0: Register8Bit);

	/// Set byte if zero (ZF=1).
	fn setz(&mut self, arg0: RegisterHigh8BitsOf16Bit);

	/// Serializes store operations.
	fn sfence(&mut self);

	/// Multiply r/m16 by 2, CL times.
	fn shl(&mut self, arg0: Any16BitMemory, arg1: CL);

	/// Multiply r/m16 by 2, imm8 times.
	fn shl(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit);

	/// Multiply r/m16 by 2, once.
	fn shl(&mut self, arg0: Any16BitMemory, arg1: One);

	/// Multiply r/m32 by 2, CL times.
	fn shl(&mut self, arg0: Any32BitMemory, arg1: CL);

	/// Multiply r/m32 by 2, imm8 times.
	fn shl(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit);

	/// Multiply r/m32 by 2, once.
	fn shl(&mut self, arg0: Any32BitMemory, arg1: One);

	/// Multiply r/m32 by 2, CL times.
	fn shl(&mut self, arg0: Any64BitMemory, arg1: CL);

	/// Multiply r/m32 by 2, imm8 times.
	fn shl(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit);

	/// Multiply r/m64 by 2, once.
	fn shl(&mut self, arg0: Any64BitMemory, arg1: One);

	/// Multiply r/m8 by 2, CL times.
	fn shl(&mut self, arg0: Any8BitMemory, arg1: CL);

	/// Multiply r/m8 by 2, imm8 times.
	fn shl(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit);

	/// Multiply r/m8 by 2, once.
	fn shl(&mut self, arg0: Any8BitMemory, arg1: One);

	/// Multiply r/m16 by 2, CL times.
	fn shl(&mut self, arg0: Register16Bit, arg1: CL);

	/// Multiply r/m16 by 2, imm8 times.
	fn shl(&mut self, arg0: Register16Bit, arg1: Immediate8Bit);

	/// Multiply r/m16 by 2, once.
	fn shl(&mut self, arg0: Register16Bit, arg1: One);

	/// Multiply r/m32 by 2, CL times.
	fn shl(&mut self, arg0: Register32Bit, arg1: CL);

	/// Multiply r/m32 by 2, imm8 times.
	fn shl(&mut self, arg0: Register32Bit, arg1: Immediate8Bit);

	/// Multiply r/m32 by 2, once.
	fn shl(&mut self, arg0: Register32Bit, arg1: One);

	/// Multiply r/m32 by 2, CL times.
	fn shl(&mut self, arg0: Register64Bit, arg1: CL);

	/// Multiply r/m32 by 2, imm8 times.
	fn shl(&mut self, arg0: Register64Bit, arg1: Immediate8Bit);

	/// Multiply r/m64 by 2, once.
	fn shl(&mut self, arg0: Register64Bit, arg1: One);

	/// Multiply r/m8 by 2, CL times.
	fn shl(&mut self, arg0: Register8Bit, arg1: CL);

	/// Multiply r/m8 by 2, imm8 times.
	fn shl(&mut self, arg0: Register8Bit, arg1: Immediate8Bit);

	/// Multiply r/m8 by 2, once.
	fn shl(&mut self, arg0: Register8Bit, arg1: One);

	/// Multiply r/m8 by 2, CL times.
	fn shl(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: CL);

	/// Multiply r/m8 by 2, imm8 times.
	fn shl(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit);

	/// Multiply r/m8 by 2, once.
	fn shl(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: One);

	/// Shift r/m16 to left CL places while shifting bits from r16 in from the right.
	fn shld(&mut self, arg0: Any16BitMemory, arg1: Register16Bit, arg2: CL);

	/// Shift r/m16 to left imm8 places while shifting bits from r16 in from the right.
	fn shld(&mut self, arg0: Any16BitMemory, arg1: Register16Bit, arg2: Immediate8Bit);

	/// Shift r/m32 to left CL places while shifting bits from r32 in from the right.
	fn shld(&mut self, arg0: Any32BitMemory, arg1: Register32Bit, arg2: CL);

	/// Shift r/m32 to left imm8 places while shifting bits from r32 in from the right.
	fn shld(&mut self, arg0: Any32BitMemory, arg1: Register32Bit, arg2: Immediate8Bit);

	/// Shift r/m64 to left CL places while shifting bits from r64 in from the right.
	fn shld(&mut self, arg0: Any64BitMemory, arg1: Register64Bit, arg2: CL);

	/// Shift r/m64 to left imm8 places while shifting bits from r64 in from the right.
	fn shld(&mut self, arg0: Any64BitMemory, arg1: Register64Bit, arg2: Immediate8Bit);

	/// Shift r/m16 to left CL places while shifting bits from r16 in from the right.
	fn shld(&mut self, arg0: Register16Bit, arg1: Register16Bit, arg2: CL);

	/// Shift r/m16 to left imm8 places while shifting bits from r16 in from the right.
	fn shld(&mut self, arg0: Register16Bit, arg1: Register16Bit, arg2: Immediate8Bit);

	/// Shift r/m32 to left CL places while shifting bits from r32 in from the right.
	fn shld(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: CL);

	/// Shift r/m32 to left imm8 places while shifting bits from r32 in from the right.
	fn shld(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Immediate8Bit);

	/// Shift r/m64 to left CL places while shifting bits from r64 in from the right.
	fn shld(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: CL);

	/// Shift r/m64 to left imm8 places while shifting bits from r64 in from the right.
	fn shld(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Immediate8Bit);

	/// Shift r/m32 logically left with count specified in r32b.
	fn shlx(&mut self, arg0: Register32Bit, arg1: Any32BitMemory, arg2: Register32Bit);

	/// Shift r/m32 logically left with count specified in r32b.
	fn shlx(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Register32Bit);

	/// Shift r/m64 logically left with count specified in r64b.
	fn shlx(&mut self, arg0: Register64Bit, arg1: Any64BitMemory, arg2: Register64Bit);

	/// Shift r/m64 logically left with count specified in r64b.
	fn shlx(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Register64Bit);

	/// Unsigned divide r/m16 by 2, CL times.
	fn shr(&mut self, arg0: Any16BitMemory, arg1: CL);

	/// Unsigned divide r/m16 by 2, imm8 times.
	fn shr(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit);

	/// Unsigned divide r/m16 by 2, once.
	fn shr(&mut self, arg0: Any16BitMemory, arg1: One);

	/// Unsigned divide r/m32 by 2, CL times.
	fn shr(&mut self, arg0: Any32BitMemory, arg1: CL);

	/// Unsigned divide r/m32 by 2, imm8 times.
	fn shr(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit);

	/// Unsigned divide r/m32 by 2, once.
	fn shr(&mut self, arg0: Any32BitMemory, arg1: One);

	/// Unsigned divide r/m32 by 2, CL times.
	fn shr(&mut self, arg0: Any64BitMemory, arg1: CL);

	/// Unsigned divide r/m32 by 2, imm8 times.
	fn shr(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit);

	/// Unsigned divide r/m32 by 2, once.
	fn shr(&mut self, arg0: Any64BitMemory, arg1: One);

	/// Unsigned divide r/m8 by 2, CL times.
	fn shr(&mut self, arg0: Any8BitMemory, arg1: CL);

	/// Unsigned divide r/m8 by 2, imm8 times.
	fn shr(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit);

	/// Unsigned divide r/m8 by 2, once.
	fn shr(&mut self, arg0: Any8BitMemory, arg1: One);

	/// Unsigned divide r/m16 by 2, CL times.
	fn shr(&mut self, arg0: Register16Bit, arg1: CL);

	/// Unsigned divide r/m16 by 2, imm8 times.
	fn shr(&mut self, arg0: Register16Bit, arg1: Immediate8Bit);

	/// Unsigned divide r/m16 by 2, once.
	fn shr(&mut self, arg0: Register16Bit, arg1: One);

	/// Unsigned divide r/m32 by 2, CL times.
	fn shr(&mut self, arg0: Register32Bit, arg1: CL);

	/// Unsigned divide r/m32 by 2, imm8 times.
	fn shr(&mut self, arg0: Register32Bit, arg1: Immediate8Bit);

	/// Unsigned divide r/m32 by 2, once.
	fn shr(&mut self, arg0: Register32Bit, arg1: One);

	/// Unsigned divide r/m32 by 2, CL times.
	fn shr(&mut self, arg0: Register64Bit, arg1: CL);

	/// Unsigned divide r/m32 by 2, imm8 times.
	fn shr(&mut self, arg0: Register64Bit, arg1: Immediate8Bit);

	/// Unsigned divide r/m32 by 2, once.
	fn shr(&mut self, arg0: Register64Bit, arg1: One);

	/// Unsigned divide r/m8 by 2, CL times.
	fn shr(&mut self, arg0: Register8Bit, arg1: CL);

	/// Unsigned divide r/m8 by 2, imm8 times.
	fn shr(&mut self, arg0: Register8Bit, arg1: Immediate8Bit);

	/// Unsigned divide r/m8 by 2, once.
	fn shr(&mut self, arg0: Register8Bit, arg1: One);

	/// Unsigned divide r/m8 by 2, CL times.
	fn shr(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: CL);

	/// Unsigned divide r/m8 by 2, imm8 times.
	fn shr(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit);

	/// Unsigned divide r/m8 by 2, once.
	fn shr(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: One);

	/// Shift r/m16 to right CL places while shifting bits from r16 in from the left.
	fn shrd(&mut self, arg0: Any16BitMemory, arg1: Register16Bit, arg2: CL);

	/// Shift r/m16 to right imm8 places while shifting bits from r16 in from the left.
	fn shrd(&mut self, arg0: Any16BitMemory, arg1: Register16Bit, arg2: Immediate8Bit);

	/// Shift r/m32 to right CL places while shifting bits from r32 in from the left.
	fn shrd(&mut self, arg0: Any32BitMemory, arg1: Register32Bit, arg2: CL);

	/// Shift r/m32 to right imm8 places while shifting bits from r32 in from the left.
	fn shrd(&mut self, arg0: Any32BitMemory, arg1: Register32Bit, arg2: Immediate8Bit);

	/// Shift r/m64 to right CL places while shifting bits from r64 in from the left.
	fn shrd(&mut self, arg0: Any64BitMemory, arg1: Register64Bit, arg2: CL);

	/// Shift r/m64 to right imm8 places while shifting bits from r64 in from the left.
	fn shrd(&mut self, arg0: Any64BitMemory, arg1: Register64Bit, arg2: Immediate8Bit);

	/// Shift r/m16 to right CL places while shifting bits from r16 in from the left.
	fn shrd(&mut self, arg0: Register16Bit, arg1: Register16Bit, arg2: CL);

	/// Shift r/m16 to right imm8 places while shifting bits from r16 in from the left.
	fn shrd(&mut self, arg0: Register16Bit, arg1: Register16Bit, arg2: Immediate8Bit);

	/// Shift r/m32 to right CL places while shifting bits from r32 in from the left.
	fn shrd(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: CL);

	/// Shift r/m32 to right imm8 places while shifting bits from r32 in from the left.
	fn shrd(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Immediate8Bit);

	/// Shift r/m64 to right CL places while shifting bits from r64 in from the left.
	fn shrd(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: CL);

	/// Shift r/m64 to right imm8 places while shifting bits from r64 in from the left.
	fn shrd(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Immediate8Bit);

	/// Shift r/m32 logically right with count specified in r32b.
	fn shrx(&mut self, arg0: Register32Bit, arg1: Any32BitMemory, arg2: Register32Bit);

	/// Shift r/m32 logically right with count specified in r32b.
	fn shrx(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Register32Bit);

	/// Shift r/m64 logically right with count specified in r64b.
	fn shrx(&mut self, arg0: Register64Bit, arg1: Any64BitMemory, arg2: Register64Bit);

	/// Shift r/m64 logically right with count specified in r64b.
	fn shrx(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Register64Bit);

	/// Shuffle packed double-precision floating- point values selected by imm8 from xmm1 and xmm2/m128 to xmm1.
	fn shufpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Shuffle packed double-precision floating- point values selected by imm8 from xmm1 and xmm2/m128 to xmm1.
	fn shufpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Shuffle packed single-precision floating-point values selected by imm8 from xmm1 and xmm1/m128 to xmm1.
	fn shufps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Shuffle packed single-precision floating-point values selected by imm8 from xmm1 and xmm1/m128 to xmm1.
	fn shufps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Computes square roots of the packed double- precision floating-point values in xmm2/m128 and stores the results in xmm1.
	fn sqrtpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Computes square roots of the packed double- precision floating-point values in xmm2/m128 and stores the results in xmm1.
	fn sqrtpd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Computes square roots of the packed single- precision floating-point values in xmm2/m128 and stores the results in xmm1.
	fn sqrtps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Computes square roots of the packed single- precision floating-point values in xmm2/m128 and stores the results in xmm1.
	fn sqrtps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Computes square root of the low double- precision floating-point value in xmm2/m64 and stores the results in xmm1.
	fn sqrtsd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Computes square root of the low double- precision floating-point value in xmm2/m64 and stores the results in xmm1.
	fn sqrtsd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Computes square root of the low single- precision floating-point value in xmm2/m32 and stores the results in xmm1.
	fn sqrtss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Computes square root of the low single- precision floating-point value in xmm2/m32 and stores the results in xmm1.
	fn sqrtss(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Set CF flag.
	fn stc(&mut self);

	/// Set DF flag.
	fn std(&mut self);

	/// Set interrupt flag; external, maskable interrupts enabled at the end of the next instruction.
	fn sti(&mut self);

	/// Store contents of MXCSR register to m32.
	fn stmxcsr(&mut self, arg0: Any32BitMemory);

	/// For legacy mode, store AX at address ES:(E)DI; For 64-bit mode store AX at address RDI or EDI.
	fn stos(&mut self, arg0: Any16BitMemory);

	/// For legacy mode, store EAX at address ES:(E)DI; For 64-bit mode store EAX at address RDI or EDI.
	fn stos(&mut self, arg0: Any32BitMemory);

	/// Store RAX at address RDI or EDI.
	fn stos(&mut self, arg0: Any64BitMemory);

	/// For legacy mode, store AL at address ES:(E)DI; For 64-bit mode store AL at address RDI or EDI.
	fn stos(&mut self, arg0: Any8BitMemory);

	/// For legacy mode, store AL at address ES:(E)DI; For 64-bit mode store AL at address RDI or EDI.
	fn stosb(&mut self);

	/// For legacy mode, store EAX at address ES:(E)DI; For 64-bit mode store EAX at address RDI or EDI.
	fn stosd(&mut self);

	/// Store RAX at address RDI or EDI.
	fn stosq(&mut self);

	/// For legacy mode, store AX at address ES:(E)DI; For 64-bit mode store AX at address RDI or EDI.
	fn stosw(&mut self);

	/// Subtract imm8 from AL.
	fn sub(&mut self, arg0: AL, arg1: Immediate8Bit);

	/// Subtract imm16 from AX.
	fn sub(&mut self, arg0: AX, arg1: Immediate16Bit);

	/// Subtract imm32 from EAX.
	fn sub(&mut self, arg0: EAX, arg1: Immediate32Bit);

	/// Subtract imm16 from r/m16.
	fn sub(&mut self, arg0: Any16BitMemory, arg1: Immediate16Bit);

	/// Subtract sign-extended imm8 from r/m16.
	fn sub(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit);

	/// Subtract r16 from r/m16.
	fn sub(&mut self, arg0: Any16BitMemory, arg1: Register16Bit);

	/// Subtract imm32 from r/m32.
	fn sub(&mut self, arg0: Any32BitMemory, arg1: Immediate32Bit);

	/// Subtract sign-extended imm8 from r/m32.
	fn sub(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit);

	/// Subtract r32 from r/m32.
	fn sub(&mut self, arg0: Any32BitMemory, arg1: Register32Bit);

	/// Subtract imm32 sign-extended to 64-bits from r/m64.
	fn sub(&mut self, arg0: Any64BitMemory, arg1: Immediate32Bit);

	/// Subtract sign-extended imm8 from r/m64.
	fn sub(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit);

	/// Subtract r64 from r/m64.
	fn sub(&mut self, arg0: Any64BitMemory, arg1: Register64Bit);

	/// Subtract imm8 from r/m8.
	fn sub(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit);

	/// Subtract r8 from r/m8.
	fn sub(&mut self, arg0: Any8BitMemory, arg1: Register8Bit);

	/// Subtract r8 from r/m8.
	fn sub(&mut self, arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit);

	/// Subtract imm16 from r/m16.
	fn sub(&mut self, arg0: Register16Bit, arg1: Immediate16Bit);

	/// Subtract sign-extended imm8 from r/m16.
	fn sub(&mut self, arg0: Register16Bit, arg1: Immediate8Bit);

	/// Subtract r/m16 from r16.
	fn sub(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Subtract r16 from r/m16.
	fn sub(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Subtract r/m16 from r16.
	fn sub_1(arg0: Register16Bit, arg1: Register16Bit);

	/// Subtract imm32 from r/m32.
	fn sub(&mut self, arg0: Register32Bit, arg1: Immediate32Bit);

	/// Subtract sign-extended imm8 from r/m32.
	fn sub(&mut self, arg0: Register32Bit, arg1: Immediate8Bit);

	/// Subtract r/m32 from r32.
	fn sub(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Subtract r32 from r/m32.
	fn sub(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Subtract r/m32 from r32.
	fn sub_1(arg0: Register32Bit, arg1: Register32Bit);

	/// Subtract imm32 sign-extended to 64-bits from r/m64.
	fn sub(&mut self, arg0: Register64Bit, arg1: Immediate32Bit);

	/// Subtract sign-extended imm8 from r/m64.
	fn sub(&mut self, arg0: Register64Bit, arg1: Immediate8Bit);

	/// Subtract r/m64 from r64.
	fn sub(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Subtract r64 from r/m64.
	fn sub(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Subtract r/m64 from r64.
	fn sub_1(arg0: Register64Bit, arg1: Register64Bit);

	/// Subtract imm8 from r/m8.
	fn sub(&mut self, arg0: Register8Bit, arg1: Immediate8Bit);

	/// Subtract r/m8 from r8.
	fn sub(&mut self, arg0: Register8Bit, arg1: Any8BitMemory);

	/// Subtract r8 from r/m8.
	fn sub(&mut self, arg0: Register8Bit, arg1: Register8Bit);

	/// Subtract r/m8 from r8.
	fn sub_1(arg0: Register8Bit, arg1: Register8Bit);

	/// Subtract r8 from r/m8.
	fn sub(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Subtract r/m8 from r8.
	fn sub_1(arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Subtract imm32 sign-extended to 64-bits from RAX.
	fn sub(&mut self, arg0: RAX, arg1: Immediate32Bit);

	/// Subtract imm8 from r/m8.
	fn sub(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit);

	/// Subtract r/m8 from r8.
	fn sub(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Any8BitMemory);

	/// Subtract r8 from r/m8.
	fn sub(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit);

	/// Subtract r/m8 from r8.
	fn sub_1(arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit);

	/// Subtract r8 from r/m8.
	fn sub(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Subtract r/m8 from r8.
	fn sub_1(arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Subtract packed double-precision floating- point values in xmm2/m128 from xmm1.
	fn subpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Subtract packed double-precision floating- point values in xmm2/m128 from xmm1.
	fn subpd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Subtract packed single-precision floating-point values in xmm2/mem from xmm1.
	fn subps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Subtract packed single-precision floating-point values in xmm2/mem from xmm1.
	fn subps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Subtracts the low double-precision floating- point values in xmm2/mem64 from xmm1.
	fn subsd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Subtracts the low double-precision floating- point values in xmm2/mem64 from xmm1.
	fn subsd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Subtract the lower single-precision floating- point values in xmm2/m32 from xmm1.
	fn subss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Subtract the lower single-precision floating- point values in xmm2/m32 from xmm1.
	fn subss(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Exchanges the current GS base register value with the value contained in MSR address C0000102H.
	fn swapgs(&mut self);

	/// Fast call to privilege level 0 system procedures.
	fn syscall(&mut self);

	/// Fast call to privilege level 0 system procedures.
	fn sysenter(&mut self);

	/// Fast return to privilege level 3 user code.
	fn sysexit(&mut self);

	/// Fast return to 64-bit mode privilege level 3 user code.
	fn sysexit(&mut self, arg0: PrefixRexW);

	/// Return to compatibility mode from fast system call.
	fn sysret(&mut self);

	/// Return to 64-bit mode from fast system call.
	fn sysret(&mut self, arg0: PrefixRexW);

	/// AND imm8 with AL; set SF, ZF, PF according to result.
	fn test(&mut self, arg0: AL, arg1: Immediate8Bit);

	/// AND imm16 with AX; set SF, ZF, PF according to result.
	fn test(&mut self, arg0: AX, arg1: Immediate16Bit);

	/// AND imm32 with EAX; set SF, ZF, PF according to result.
	fn test(&mut self, arg0: EAX, arg1: Immediate32Bit);

	/// AND imm16 with r/m16; set SF, ZF, PF according to result.
	fn test(&mut self, arg0: Any16BitMemory, arg1: Immediate16Bit);

	/// AND r16 with r/m16; set SF, ZF, PF according to result.
	fn test(&mut self, arg0: Any16BitMemory, arg1: Register16Bit);

	/// AND imm32 with r/m32; set SF, ZF, PF according to result.
	fn test(&mut self, arg0: Any32BitMemory, arg1: Immediate32Bit);

	/// AND r32 with r/m32; set SF, ZF, PF according to result.
	fn test(&mut self, arg0: Any32BitMemory, arg1: Register32Bit);

	/// AND imm32 sign-extended to 64-bits with r/m64; set SF, ZF, PF according to result.
	fn test(&mut self, arg0: Any64BitMemory, arg1: Immediate32Bit);

	/// AND r64 with r/m64; set SF, ZF, PF according to result.
	fn test(&mut self, arg0: Any64BitMemory, arg1: Register64Bit);

	/// AND imm8 with r/m8; set SF, ZF, PF according to result.
	fn test(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit);

	/// AND r8 with r/m8; set SF, ZF, PF according to result.
	fn test(&mut self, arg0: Any8BitMemory, arg1: Register8Bit);

	/// AND r8 with r/m8; set SF, ZF, PF according to result.
	fn test(&mut self, arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit);

	/// AND imm16 with r/m16; set SF, ZF, PF according to result.
	fn test(&mut self, arg0: Register16Bit, arg1: Immediate16Bit);

	/// AND r16 with r/m16; set SF, ZF, PF according to result.
	fn test(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// AND imm32 with r/m32; set SF, ZF, PF according to result.
	fn test(&mut self, arg0: Register32Bit, arg1: Immediate32Bit);

	/// AND r32 with r/m32; set SF, ZF, PF according to result.
	fn test(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// AND imm32 sign-extended to 64-bits with r/m64; set SF, ZF, PF according to result.
	fn test(&mut self, arg0: Register64Bit, arg1: Immediate32Bit);

	/// AND r64 with r/m64; set SF, ZF, PF according to result.
	fn test(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// AND imm8 with r/m8; set SF, ZF, PF according to result.
	fn test(&mut self, arg0: Register8Bit, arg1: Immediate8Bit);

	/// AND r8 with r/m8; set SF, ZF, PF according to result.
	fn test(&mut self, arg0: Register8Bit, arg1: Register8Bit);

	/// AND r8 with r/m8; set SF, ZF, PF according to result.
	fn test(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// AND imm32 sign-extended to 64-bits with RAX; set SF, ZF, PF according to result.
	fn test(&mut self, arg0: RAX, arg1: Immediate32Bit);

	/// AND imm8 with r/m8; set SF, ZF, PF according to result.
	fn test(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit);

	/// AND r8 with r/m8; set SF, ZF, PF according to result.
	fn test(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit);

	/// AND r8 with r/m8; set SF, ZF, PF according to result.
	fn test(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Count the number of trailing zero bits in r/m16, return result in r16.
	fn tzcnt(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Count the number of trailing zero bits in r/m16, return result in r16.
	fn tzcnt(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Count the number of trailing zero bits in r/m32, return result in r32.
	fn tzcnt(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Count the number of trailing zero bits in r/m32, return result in r32.
	fn tzcnt(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Count the number of trailing zero bits in r/m64, return result in r64.
	fn tzcnt(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Count the number of trailing zero bits in r/m64, return result in r64.
	fn tzcnt(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Compares (unordered) the low double- precision floating-point values in xmm1 and xmm2/m64 and set the EFLAGS accordingly.
	fn ucomisd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Compares (unordered) the low double- precision floating-point values in xmm1 and xmm2/m64 and set the EFLAGS accordingly.
	fn ucomisd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compare lower single-precision floating-point value in xmm1 register with lower single- precision floating-point value in xmm2/mem and set the status flags accordingly.
	fn ucomiss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Compare lower single-precision floating-point value in xmm1 register with lower single- precision floating-point value in xmm2/mem and set the status flags accordingly.
	fn ucomiss(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Raise invalid opcode exception.
	fn ud2(&mut self);

	/// Unpacks and Interleaves double-precision floating-point values from high quadwords of xmm1 and xmm2/m128.
	fn unpckhpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Unpacks and Interleaves double-precision floating-point values from high quadwords of xmm1 and xmm2/m128.
	fn unpckhpd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Unpacks and Interleaves single-precision floating-point values from high quadwords of xmm1 and xmm2/mem into xmm1.
	fn unpckhps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Unpacks and Interleaves single-precision floating-point values from high quadwords of xmm1 and xmm2/mem into xmm1.
	fn unpckhps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Unpacks and Interleaves double-precision floating-point values from low quadwords of xmm1 and xmm2/m128.
	fn unpcklpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Unpacks and Interleaves double-precision floating-point values from low quadwords of xmm1 and xmm2/m128.
	fn unpcklpd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Unpacks and Interleaves single-precision floating-point values from low quadwords of xmm1 and xmm2/mem into xmm1.
	fn unpcklps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Unpacks and Interleaves single-precision floating-point values from low quadwords of xmm1 and xmm2/mem into xmm1.
	fn unpcklps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Add packed double-precision floating-point values from xmm3/mem to xmm2 and stores result in xmm1.
	fn vaddpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Add packed double-precision floating-point values from xmm3/mem to xmm2 and stores result in xmm1.
	fn vaddpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Add packed double-precision floating-point values from ymm3/mem to ymm2 and stores result in ymm1.
	fn vaddpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Add packed double-precision floating-point values from ymm3/mem to ymm2 and stores result in ymm1.
	fn vaddpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Add packed single-precision floating-point values from xmm3/mem to xmm2 and stores result in xmm1.
	fn vaddps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Add packed single-precision floating-point values from xmm3/mem to xmm2 and stores result in xmm1.
	fn vaddps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Add packed single-precision floating-point values from ymm3/mem to ymm2 and stores result in ymm1.
	fn vaddps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Add packed single-precision floating-point values from ymm3/mem to ymm2 and stores result in ymm1.
	fn vaddps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Add the low double-precision floating-point value from xmm3/mem to xmm2 and store the result in xmm1.
	fn vaddsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Add the low double-precision floating-point value from xmm3/mem to xmm2 and store the result in xmm1.
	fn vaddsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Add the low single-precision floating-point value from xmm3/mem to xmm2 and store the result in xmm1.
	fn vaddss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory);

	/// Add the low single-precision floating-point value from xmm3/mem to xmm2 and store the result in xmm1.
	fn vaddss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Add/subtract packed double-precision floating-point values from xmm3/mem to xmm2 and stores result in xmm1.
	fn vaddsubpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Add/subtract packed double-precision floating-point values from xmm3/mem to xmm2 and stores result in xmm1.
	fn vaddsubpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Add / subtract packed double-precision floating-point values from ymm3/mem to ymm2 and stores result in ymm1.
	fn vaddsubpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Add / subtract packed double-precision floating-point values from ymm3/mem to ymm2 and stores result in ymm1.
	fn vaddsubpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Add/subtract single-precision floating-point values from xmm3/mem to xmm2 and stores result in xmm1.
	fn vaddsubps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Add/subtract single-precision floating-point values from xmm3/mem to xmm2 and stores result in xmm1.
	fn vaddsubps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Add / subtract single-precision floating-point values from ymm3/mem to ymm2 and stores result in ymm1.
	fn vaddsubps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Add / subtract single-precision floating-point values from ymm3/mem to ymm2 and stores result in ymm1.
	fn vaddsubps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Perform one round of an AES decryption flow, using the Equivalent Inverse Cipher, operating on a 128-bit data (state) from xmm2 with a 128-bit round key from xmm3/m128; store the result in xmm1.
	fn vaesdec(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Perform one round of an AES decryption flow, using the Equivalent Inverse Cipher, operating on a 128-bit data (state) from xmm2 with a 128-bit round key from xmm3/m128; store the result in xmm1.
	fn vaesdec(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Perform the last round of an AES decryption flow, using the Equivalent Inverse Cipher, operating on a 128-bit data (state) from xmm2 with a 128-bit round key from xmm3/m128; store the result in xmm1.
	fn vaesdeclast(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Perform the last round of an AES decryption flow, using the Equivalent Inverse Cipher, operating on a 128-bit data (state) from xmm2 with a 128-bit round key from xmm3/m128; store the result in xmm1.
	fn vaesdeclast(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Perform one round of an AES encryption flow, operating on a 128-bit data (state) from xmm2 with a 128-bit round key from the xmm3/m128; store the result in xmm1.
	fn vaesenc(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Perform one round of an AES encryption flow, operating on a 128-bit data (state) from xmm2 with a 128-bit round key from the xmm3/m128; store the result in xmm1.
	fn vaesenc(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Perform the last round of an AES encryption flow, operating on a 128-bit data (state) from xmm2 with a 128 bit round key from xmm3/m128; store the result in xmm1.
	fn vaesenclast(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Perform the last round of an AES encryption flow, operating on a 128-bit data (state) from xmm2 with a 128 bit round key from xmm3/m128; store the result in xmm1.
	fn vaesenclast(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Perform the InvMixColumn transformation on a 128-bit round key from xmm2/m128 and store the result in xmm1.
	fn vaesimc(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Perform the InvMixColumn transformation on a 128-bit round key from xmm2/m128 and store the result in xmm1.
	fn vaesimc(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Assist in AES round key generation using 8 bits Round Constant (RCON) specified in the immediate byte, operating on 128 bits of data specified in xmm2/m128 and stores the result in xmm1.
	fn vaeskeygenassist(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Assist in AES round key generation using 8 bits Round Constant (RCON) specified in the immediate byte, operating on 128 bits of data specified in xmm2/m128 and stores the result in xmm1.
	fn vaeskeygenassist(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Return the bitwise logical AND NOT of packed double-precision floating-point values in xmm2 and xmm3/mem.
	fn vandnpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Return the bitwise logical AND NOT of packed double-precision floating-point values in xmm2 and xmm3/mem.
	fn vandnpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Return the bitwise logical AND NOT of packed double-precision floating-point values in ymm2 and ymm3/mem.
	fn vandnpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Return the bitwise logical AND NOT of packed double-precision floating-point values in ymm2 and ymm3/mem.
	fn vandnpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Return the bitwise logical AND NOT of packed single-precision floating-point values in xmm2 and xmm3/mem.
	fn vandnps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Return the bitwise logical AND NOT of packed single-precision floating-point values in xmm2 and xmm3/mem.
	fn vandnps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Return the bitwise logical AND NOT of packed single-precision floating-point values in ymm2 and ymm3/mem.
	fn vandnps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Return the bitwise logical AND NOT of packed single-precision floating-point values in ymm2 and ymm3/mem.
	fn vandnps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Return the bitwise logical AND of packed double-precision floating-point values in xmm2 and xmm3/mem.
	fn vandpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Return the bitwise logical AND of packed double-precision floating-point values in xmm2 and xmm3/mem.
	fn vandpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Return the bitwise logical AND of packed double-precision floating-point values in ymm2 and ymm3/mem.
	fn vandpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Return the bitwise logical AND of packed double-precision floating-point values in ymm2 and ymm3/mem.
	fn vandpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Return the bitwise logical AND of packed single-precision floating-point values in xmm2 and xmm3/mem.
	fn vandps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Return the bitwise logical AND of packed single-precision floating-point values in xmm2 and xmm3/mem.
	fn vandps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Return the bitwise logical AND of packed single-precision floating-point values in ymm2 and ymm3/mem.
	fn vandps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Return the bitwise logical AND of packed single-precision floating-point values in ymm2 and ymm3/mem.
	fn vandps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Select packed double-precision floating-point values from xmm2 and xmm3/m128 from mask in imm8 and store the values in xmm1.
	fn vblendpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit);

	/// Select packed double-precision floating-point values from xmm2 and xmm3/m128 from mask in imm8 and store the values in xmm1.
	fn vblendpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit);

	/// Select packed double-precision floating-point values from ymm2 and ymm3/m256 from mask in imm8 and store the values in ymm1.
	fn vblendpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit);

	/// Select packed double-precision floating-point values from ymm2 and ymm3/m256 from mask in imm8 and store the values in ymm1.
	fn vblendpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit);

	/// Select packed single-precision floating-point values from xmm2 and xmm3/m128 from mask in imm8 and store the values in xmm1.
	fn vblendps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit);

	/// Select packed single-precision floating-point values from xmm2 and xmm3/m128 from mask in imm8 and store the values in xmm1.
	fn vblendps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit);

	/// Select packed single-precision floating-point values from ymm2 and ymm3/m256 from mask in imm8 and store the values in ymm1.
	fn vblendps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit);

	/// Select packed single-precision floating-point values from ymm2 and ymm3/m256 from mask in imm8 and store the values in ymm1.
	fn vblendps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit);

	/// Conditionally copy double-precision floating- point values from xmm2 or xmm3/m128 to xmm1, based on mask bits in the mask operand, xmm4.
	fn vblendvpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: XMMRegister);

	/// Conditionally copy double-precision floating- point values from xmm2 or xmm3/m128 to xmm1, based on mask bits in the mask operand, xmm4.
	fn vblendvpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: XMMRegister);

	/// Conditionally copy double-precision floating- point values from ymm2 or ymm3/m256 to ymm1, based on mask bits in the mask operand, ymm4.
	fn vblendvpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: YMMRegister);

	/// Conditionally copy double-precision floating- point values from ymm2 or ymm3/m256 to ymm1, based on mask bits in the mask operand, ymm4.
	fn vblendvpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: YMMRegister);

	/// Conditionally copy single-precision floating- point values from xmm2 or xmm3/m128 to xmm1, based on mask bits in the specified mask operand, xmm4.
	fn vblendvps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: XMMRegister);

	/// Conditionally copy single-precision floating- point values from xmm2 or xmm3/m128 to xmm1, based on mask bits in the specified mask operand, xmm4.
	fn vblendvps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: XMMRegister);

	/// Conditionally copy single-precision floating- point values from ymm2 or ymm3/m256 to ymm1, based on mask bits in the specified mask register, ymm4.
	fn vblendvps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: YMMRegister);

	/// Conditionally copy single-precision floating- point values from ymm2 or ymm3/m256 to ymm1, based on mask bits in the specified mask register, ymm4.
	fn vblendvps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: YMMRegister);

	/// Broadcast 128 bits of floating-point data in mem to low and high 128-bits in ymm1.
	fn vbroadcastf128(&mut self, arg0: YMMRegister, arg1: Any128BitMemory);

	/// Broadcast 128 bits of integer data in mem to low and high 128-bits in ymm1.
	fn vbroadcasti128(&mut self, arg0: YMMRegister, arg1: Any128BitMemory);

	/// Broadcast double-precision floating-point element in mem to four locations in ymm1.
	fn vbroadcastsd(&mut self, arg0: YMMRegister, arg1: Any64BitMemory);

	/// Broadcast low double-precision floating-point element in the source operand to four locations in ymm1.
	fn vbroadcastsd(&mut self, arg0: YMMRegister, arg1: XMMRegister);

	/// Broadcast single-precision floating-point element in mem to four locations in xmm1.
	fn vbroadcastss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Broadcast the low single-precision floating- point element in the source operand to four locations in xmm1.
	fn vbroadcastss(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Broadcast single-precision floating-point element in mem to eight locations in ymm1.
	fn vbroadcastss(&mut self, arg0: YMMRegister, arg1: Any32BitMemory);

	/// Broadcast low single-precision floating-point element in the source operand to eight locations in ymm1.
	fn vbroadcastss(&mut self, arg0: YMMRegister, arg1: XMMRegister);

	/// Compare packed double-precision floating- point values in xmm3/m128 and xmm2 using bits 4:0 of imm8 as a comparison predicate.
	fn vcmppd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit);

	/// Compare packed double-precision floating- point values in xmm3/m128 and xmm2 using bits 4:0 of imm8 as a comparison predicate.
	fn vcmppd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit);

	/// Compare packed double-precision floating- point values in ymm3/m256 and ymm2 using bits 4:0 of imm8 as a comparison predicate.
	fn vcmppd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit);

	/// Compare packed double-precision floating- point values in ymm3/m256 and ymm2 using bits 4:0 of imm8 as a comparison predicate.
	fn vcmppd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit);

	/// Compare packed single-precision floating- point values in xmm3/m128 and xmm2 using bits 4:0 of imm8 as a comparison predicate.
	fn vcmpps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit);

	/// Compare packed single-precision floating- point values in xmm3/m128 and xmm2 using bits 4:0 of imm8 as a comparison predicate.
	fn vcmpps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit);

	/// Compare packed single-precision floating- point values in ymm3/m256 and ymm2 using bits 4:0 of imm8 as a comparison predicate.
	fn vcmpps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit);

	/// Compare packed single-precision floating- point values in ymm3/m256 and ymm2 using bits 4:0 of imm8 as a comparison predicate.
	fn vcmpps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit);

	/// Compare low double precision floating-point value in xmm3/m64 and xmm2 using bits 4:0 of imm8 as comparison predicate.
	fn vcmpsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory, arg3: Immediate8Bit);

	/// Compare low double precision floating-point value in xmm3/m64 and xmm2 using bits 4:0 of imm8 as comparison predicate.
	fn vcmpsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit);

	/// Compare low single precision floating-point value in xmm3/m32 and xmm2 using bits 4:0 of imm8 as comparison predicate.
	fn vcmpss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory, arg3: Immediate8Bit);

	/// Compare low single precision floating-point value in xmm3/m32 and xmm2 using bits 4:0 of imm8 as comparison predicate.
	fn vcmpss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit);

	/// Compare low double precision floating-point values in xmm1 and xmm2/mem64 and set the EFLAGS flags accordingly.
	fn vcomisd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Compare low double precision floating-point values in xmm1 and xmm2/mem64 and set the EFLAGS flags accordingly.
	fn vcomisd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compare low single precision floating-point values in xmm1 and xmm2/mem32 and set the EFLAGS flags accordingly.
	fn vcomiss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Compare low single precision floating-point values in xmm1 and xmm2/mem32 and set the EFLAGS flags accordingly.
	fn vcomiss(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Convert two packed signed doubleword integers from xmm2/mem to two packed double-precision floating-point values in xmm1.
	fn vcvtdq2pd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Convert two packed signed doubleword integers from xmm2/mem to two packed double-precision floating-point values in xmm1.
	fn vcvtdq2pd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Convert four packed signed doubleword integers from ymm2/mem to four packed double-precision floating-point values in ymm1.
	fn vcvtdq2pd(&mut self, arg0: YMMRegister, arg1: Any128BitMemory);

	/// Convert four packed signed doubleword integers from ymm2/mem to four packed double-precision floating-point values in ymm1.
	fn vcvtdq2pd(&mut self, arg0: YMMRegister, arg1: XMMRegister);

	/// Convert four packed signed doubleword integers from xmm2/mem to four packed single-precision floating-point values in xmm1.
	fn vcvtdq2ps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Convert four packed signed doubleword integers from xmm2/mem to four packed single-precision floating-point values in xmm1.
	fn vcvtdq2ps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Convert eight packed signed doubleword integers from ymm2/mem to eight packed single-precision floating-point values in ymm1.
	fn vcvtdq2ps(&mut self, arg0: YMMRegister, arg1: Any256BitMemory);

	/// Convert eight packed signed doubleword integers from ymm2/mem to eight packed single-precision floating-point values in ymm1.
	fn vcvtdq2ps(&mut self, arg0: YMMRegister, arg1: YMMRegister);

	/// Convert two packed double-precision floating- point values in xmm2/mem to two signed doubleword integers in xmm1.
	fn vcvtpd2dq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Convert four packed double-precision floating- point values in ymm2/mem to four signed doubleword integers in xmm1.
	fn vcvtpd2dq(&mut self, arg0: XMMRegister, arg1: Any256BitMemory);

	/// Convert two packed double-precision floating- point values in xmm2/mem to two signed doubleword integers in xmm1.
	fn vcvtpd2dq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Convert four packed double-precision floating- point values in ymm2/mem to four signed doubleword integers in xmm1.
	fn vcvtpd2dq(&mut self, arg0: XMMRegister, arg1: YMMRegister);

	/// Convert two packed double-precision floating- point values in xmm2/mem to two single- precision floating-point values in xmm1.
	fn vcvtpd2ps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Convert four packed double-precision floating- point values in ymm2/mem to four single- precision floating-point values in xmm1.
	fn vcvtpd2ps(&mut self, arg0: XMMRegister, arg1: Any256BitMemory);

	/// Convert two packed double-precision floating- point values in xmm2/mem to two single- precision floating-point values in xmm1.
	fn vcvtpd2ps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Convert four packed double-precision floating- point values in ymm2/mem to four single- precision floating-point values in xmm1.
	fn vcvtpd2ps(&mut self, arg0: XMMRegister, arg1: YMMRegister);

	/// Convert four packed half precision (16-bit) floating-point values in xmm2/m64 to packed single-precision floating-point value in xmm1.
	fn vcvtph2ps(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Convert four packed half precision (16-bit) floating-point values in xmm2/m64 to packed single-precision floating-point value in xmm1.
	fn vcvtph2ps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Convert eight packed half precision (16-bit) floating-point values in xmm2/m128 to packed single-precision floating-point value in ymm1.
	fn vcvtph2ps(&mut self, arg0: YMMRegister, arg1: Any128BitMemory);

	/// Convert eight packed half precision (16-bit) floating-point values in xmm2/m128 to packed single-precision floating-point value in ymm1.
	fn vcvtph2ps(&mut self, arg0: YMMRegister, arg1: XMMRegister);

	/// Convert four packed single precision floating- point values from xmm2/mem to four packed signed doubleword values in xmm1.
	fn vcvtps2dq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Convert four packed single precision floating- point values from xmm2/mem to four packed signed doubleword values in xmm1.
	fn vcvtps2dq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Convert eight packed single precision floating- point values from ymm2/mem to eight packed signed doubleword values in ymm1.
	fn vcvtps2dq(&mut self, arg0: YMMRegister, arg1: Any256BitMemory);

	/// Convert eight packed single precision floating- point values from ymm2/mem to eight packed signed doubleword values in ymm1.
	fn vcvtps2dq(&mut self, arg0: YMMRegister, arg1: YMMRegister);

	/// Convert two packed single-precision floating- point values in xmm2/mem to two packed double-precision floating-point values in xmm1.
	fn vcvtps2pd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Convert two packed single-precision floating- point values in xmm2/mem to two packed double-precision floating-point values in xmm1.
	fn vcvtps2pd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Convert four packed single-precision floating- point values in xmm2/mem to four packed double-precision floating-point values in ymm1.
	fn vcvtps2pd(&mut self, arg0: YMMRegister, arg1: Any128BitMemory);

	/// Convert four packed single-precision floating- point values in xmm2/mem to four packed double-precision floating-point values in ymm1.
	fn vcvtps2pd(&mut self, arg0: YMMRegister, arg1: XMMRegister);

	/// Convert eight packed single-precision floating-point value in ymm2 to packed half-precision (16-bit) floating-point value in xmm1/mem.
	/// Immediate8Bit provides rounding controls.
	fn vcvtps2ph(&mut self, arg0: Any128BitMemory, arg1: YMMRegister, arg2: Immediate8Bit);

	/// Convert four packed single-precision float- ing-point value in xmm2 to packed half- precision (16-bit) floating-point value in xmm1/mem.
	/// Immediate8Bit provides rounding con- trols.
	fn vcvtps2ph(&mut self, arg0: Any64BitMemory, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Convert four packed single-precision float- ing-point value in xmm2 to packed half- precision (16-bit) floating-point value in xmm1/mem.
	/// Immediate8Bit provides rounding con- trols.
	fn vcvtps2ph(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Convert eight packed single-precision floating-point value in ymm2 to packed half-precision (16-bit) floating-point value in xmm1/mem.
	/// Immediate8Bit provides rounding controls.
	fn vcvtps2ph(&mut self, arg0: XMMRegister, arg1: YMMRegister, arg2: Immediate8Bit);

	/// Convert one double precision floating-point value from xmm1/m64 to one signed doubleword integer r32.
	fn vcvtsd2si(&mut self, arg0: Register32Bit, arg1: Any64BitMemory);

	/// Convert one double precision floating-point value from xmm1/m64 to one signed doubleword integer r32.
	fn vcvtsd2si(&mut self, arg0: Register32Bit, arg1: XMMRegister);

	/// Convert one double precision floating-point value from xmm1/m64 to one signed quadword integer sign-extended into r64.
	fn vcvtsd2si(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Convert one double precision floating-point value from xmm1/m64 to one signed quadword integer sign-extended into r64.
	fn vcvtsd2si(&mut self, arg0: Register64Bit, arg1: XMMRegister);

	/// Convert one double-precision floating-point value in xmm3/m64 to one single-precision floating-point value and merge with high bits in xmm2.
	fn vcvtsd2ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Convert one double-precision floating-point value in xmm3/m64 to one single-precision floating-point value and merge with high bits in xmm2.
	fn vcvtsd2ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Convert one signed doubleword integer from r/m32 to one double-precision floating-point value in xmm1.
	fn vcvtsi2sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory);

	/// Convert one signed quadword integer from r/m64 to one double-precision floating-point value in xmm1.
	fn vcvtsi2sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Convert one signed doubleword integer from r/m32 to one double-precision floating-point value in xmm1.
	fn vcvtsi2sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Register32Bit);

	/// Convert one signed quadword integer from r/m64 to one double-precision floating-point value in xmm1.
	fn vcvtsi2sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Register64Bit);

	/// Convert one signed doubleword integer from r/m32 to one single-precision floating-point value in xmm1.
	fn vcvtsi2ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory);

	/// Convert one signed quadword integer from r/m64 to one single-precision floating-point value in xmm1.
	fn vcvtsi2ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Convert one signed doubleword integer from r/m32 to one single-precision floating-point value in xmm1.
	fn vcvtsi2ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Register32Bit);

	/// Convert one signed quadword integer from r/m64 to one single-precision floating-point value in xmm1.
	fn vcvtsi2ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Register64Bit);

	/// Convert one single-precision floating-point value in xmm3/m32 to one double-precision floating-point value and merge with high bits of xmm2.
	fn vcvtss2sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory);

	/// Convert one single-precision floating-point value in xmm3/m32 to one double-precision floating-point value and merge with high bits of xmm2.
	fn vcvtss2sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Convert one single-precision floating-point value from xmm1/m32 to one signed doubleword integer in r32.
	fn vcvtss2si(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Convert one single-precision floating-point value from xmm1/m32 to one signed doubleword integer in r32.
	fn vcvtss2si(&mut self, arg0: Register32Bit, arg1: XMMRegister);

	/// Convert one single-precision floating-point value from xmm1/m32 to one signed quadword integer in r64.
	fn vcvtss2si(&mut self, arg0: Register64Bit, arg1: Any32BitMemory);

	/// Convert one single-precision floating-point value from xmm1/m32 to one signed quadword integer in r64.
	fn vcvtss2si(&mut self, arg0: Register64Bit, arg1: XMMRegister);

	/// Convert two packed double-precision floating- point values in xmm2/mem to two signed doubleword integers in xmm1 using truncation.
	fn vcvttpd2dq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Convert four packed double-precision floating- point values in ymm2/mem to four signed doubleword integers in xmm1 using truncation.
	fn vcvttpd2dq(&mut self, arg0: XMMRegister, arg1: Any256BitMemory);

	/// Convert two packed double-precision floating- point values in xmm2/mem to two signed doubleword integers in xmm1 using truncation.
	fn vcvttpd2dq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Convert four packed double-precision floating- point values in ymm2/mem to four signed doubleword integers in xmm1 using truncation.
	fn vcvttpd2dq(&mut self, arg0: XMMRegister, arg1: YMMRegister);

	/// Convert four packed single precision floating- point values from xmm2/mem to four packed signed doubleword values in xmm1 using truncation.
	fn vcvttps2dq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Convert four packed single precision floating- point values from xmm2/mem to four packed signed doubleword values in xmm1 using truncation.
	fn vcvttps2dq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Convert eight packed single precision floating- point values from ymm2/mem to eight packed signed doubleword values in ymm1 using truncation.
	fn vcvttps2dq(&mut self, arg0: YMMRegister, arg1: Any256BitMemory);

	/// Convert eight packed single precision floating- point values from ymm2/mem to eight packed signed doubleword values in ymm1 using truncation.
	fn vcvttps2dq(&mut self, arg0: YMMRegister, arg1: YMMRegister);

	/// Convert one double-precision floating-point value from xmm1/m64 to one signed doubleword integer in r32 using truncation.
	fn vcvttsd2si(&mut self, arg0: Register32Bit, arg1: Any64BitMemory);

	/// Convert one double-precision floating-point value from xmm1/m64 to one signed doubleword integer in r32 using truncation.
	fn vcvttsd2si(&mut self, arg0: Register32Bit, arg1: XMMRegister);

	/// Convert one double precision floating-point value from xmm1/m64 to one signed quadword integer in r64 using truncation.
	fn vcvttsd2si(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Convert one double precision floating-point value from xmm1/m64 to one signed quadword integer in r64 using truncation.
	fn vcvttsd2si(&mut self, arg0: Register64Bit, arg1: XMMRegister);

	/// Convert one single-precision floating-point value from xmm1/m32 to one signed doubleword integer in r32 using truncation.
	fn vcvttss2si(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Convert one single-precision floating-point value from xmm1/m32 to one signed doubleword integer in r32 using truncation.
	fn vcvttss2si(&mut self, arg0: Register32Bit, arg1: XMMRegister);

	/// Convert one single-precision floating-point value from xmm1/m32 to one signed quadword integer in r64 using truncation.
	fn vcvttss2si(&mut self, arg0: Register64Bit, arg1: Any32BitMemory);

	/// Convert one single-precision floating-point value from xmm1/m32 to one signed quadword integer in r64 using truncation.
	fn vcvttss2si(&mut self, arg0: Register64Bit, arg1: XMMRegister);

	/// Divide packed double-precision floating-point values in xmm2 by packed double-precision floating-point values in xmm3/mem.
	fn vdivpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Divide packed double-precision floating-point values in xmm2 by packed double-precision floating-point values in xmm3/mem.
	fn vdivpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Divide packed double-precision floating-point values in ymm2 by packed double-precision floating-point values in ymm3/mem.
	fn vdivpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Divide packed double-precision floating-point values in ymm2 by packed double-precision floating-point values in ymm3/mem.
	fn vdivpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Divide packed single-precision floating-point values in xmm2 by packed double-precision floating-point values in xmm3/mem.
	fn vdivps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Divide packed single-precision floating-point values in xmm2 by packed double-precision floating-point values in xmm3/mem.
	fn vdivps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Divide packed single-precision floating-point values in ymm2 by packed double-precision floating-point values in ymm3/mem.
	fn vdivps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Divide packed single-precision floating-point values in ymm2 by packed double-precision floating-point values in ymm3/mem.
	fn vdivps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Divide low double-precision floating point values in xmm2 by low double precision floating-point value in xmm3/mem64.
	fn vdivsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Divide low double-precision floating point values in xmm2 by low double precision floating-point value in xmm3/mem64.
	fn vdivsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Divide low single-precision floating point value in xmm2 by low single precision floating-point value in xmm3/m32.
	fn vdivss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory);

	/// Divide low single-precision floating point value in xmm2 by low single precision floating-point value in xmm3/m32.
	fn vdivss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Selectively multiply packed DP floating-point values from xmm2 with packed DP floating- point values from xmm3, add and selectively store the packed DP floating-point values to xmm1.
	fn vdppd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit);

	/// Selectively multiply packed DP floating-point values from xmm2 with packed DP floating- point values from xmm3, add and selectively store the packed DP floating-point values to xmm1.
	fn vdppd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit);

	/// Multiply packed SP floating point values from xmm1 with packed SP floating point values from xmm2/mem selectively add and store to xmm1.
	fn vdpps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit);

	/// Multiply packed SP floating point values from xmm1 with packed SP floating point values from xmm2/mem selectively add and store to xmm1.
	fn vdpps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit);

	/// Multiply packed single-precision floating-point values from ymm2 with packed SP floating point values from ymm3/mem, selectively add pairs of elements and store to ymm1.
	fn vdpps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit);

	/// Multiply packed single-precision floating-point values from ymm2 with packed SP floating point values from ymm3/mem, selectively add pairs of elements and store to ymm1.
	fn vdpps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit);

	/// Set ZF=1 if segment specified with r/m16 can be read.
	fn verr(&mut self, arg0: Any16BitMemory);

	/// Set ZF=1 if segment specified with r/m16 can be read.
	fn verr(&mut self, arg0: Register16Bit);

	/// Set ZF=1 if segment specified with r/m16 can be written.
	fn verw(&mut self, arg0: Any16BitMemory);

	/// Set ZF=1 if segment specified with r/m16 can be written.
	fn verw(&mut self, arg0: Register16Bit);

	/// Extract 128 bits of packed floating-point values from ymm2 and store results in xmm1/mem.
	fn vextractf128(&mut self, arg0: Any128BitMemory, arg1: YMMRegister, arg2: Immediate8Bit);

	/// Extract 128 bits of packed floating-point values from ymm2 and store results in xmm1/mem.
	fn vextractf128(&mut self, arg0: XMMRegister, arg1: YMMRegister, arg2: Immediate8Bit);

	/// Extract 128 bits of integer data from ymm2 and store results in xmm1/mem.
	fn vextracti128(&mut self, arg0: Any128BitMemory, arg1: YMMRegister, arg2: Immediate8Bit);

	/// Extract 128 bits of integer data from ymm2 and store results in xmm1/mem.
	fn vextracti128(&mut self, arg0: XMMRegister, arg1: YMMRegister, arg2: Immediate8Bit);

	/// Extract one single-precision floating-point value from xmm1 at the offset specified by imm8 and store the result in reg or m32.
	/// Zero extend the results in 64-bit register if applicable.
	fn vextractps(&mut self, arg0: Any32BitMemory, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Extract one single-precision floating-point value from xmm1 at the offset specified by imm8 and store the result in reg or m32.
	/// Zero extend the results in 64-bit register if applicable.
	fn vextractps(&mut self, arg0: Register32Bit, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Multiply packed double-precision floating-point values from xmm0 and xmm2/mem, add to xmm1 and put result in xmm0.
	fn vfmadd132pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed double-precision floating-point values from xmm0 and xmm2/mem, add to xmm1 and put result in xmm0.
	fn vfmadd132pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from ymm0 and ymm2/mem, add to ymm1 and put result in ymm0.
	fn vfmadd132pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed double-precision floating-point values from ymm0 and ymm2/mem, add to ymm1 and put result in ymm0.
	fn vfmadd132pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed single-precision floating-point values from xmm0 and xmm2/mem, add to xmm1 and put result in xmm0.
	fn vfmadd132ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed single-precision floating-point values from xmm0 and xmm2/mem, add to xmm1 and put result in xmm0.
	fn vfmadd132ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed single-precision floating-point values from ymm0 and ymm2/mem, add to ymm1 and put result in ymm0.
	fn vfmadd132ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed single-precision floating-point values from ymm0 and ymm2/mem, add to ymm1 and put result in ymm0.
	fn vfmadd132ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply scalar double-precision floating-point value from xmm0 and xmm2/mem, add to xmm1 and put result in xmm0.
	fn vfmadd132sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Multiply scalar double-precision floating-point value from xmm0 and xmm2/mem, add to xmm1 and put result in xmm0.
	fn vfmadd132sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply scalar single-precision floating-point value from xmm0 and xmm2/mem, add to xmm1 and put result in xmm0.
	fn vfmadd132ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory);

	/// Multiply scalar single-precision floating-point value from xmm0 and xmm2/mem, add to xmm1 and put result in xmm0.
	fn vfmadd132ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from xmm0 and xmm1, add to xmm2/mem and put result in xmm0.
	fn vfmadd213pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed double-precision floating-point values from xmm0 and xmm1, add to xmm2/mem and put result in xmm0.
	fn vfmadd213pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from ymm0 and ymm1, add to ymm2/mem and put result in ymm0.
	fn vfmadd213pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed double-precision floating-point values from ymm0 and ymm1, add to ymm2/mem and put result in ymm0.
	fn vfmadd213pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed single-precision floating-point values from xmm0 and xmm1, add to xmm2/mem and put result in xmm0.
	fn vfmadd213ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed single-precision floating-point values from xmm0 and xmm1, add to xmm2/mem and put result in xmm0.
	fn vfmadd213ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed single-precision floating-point values from ymm0 and ymm1, add to ymm2/mem and put result in ymm0.
	fn vfmadd213ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed single-precision floating-point values from ymm0 and ymm1, add to ymm2/mem and put result in ymm0.
	fn vfmadd213ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply scalar double-precision floating-point value from xmm0 and xmm1, add to xmm2/mem and put result in xmm0.
	fn vfmadd213sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Multiply scalar double-precision floating-point value from xmm0 and xmm1, add to xmm2/mem and put result in xmm0.
	fn vfmadd213sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply scalar single-precision floating-point value from xmm0 and xmm1, add to xmm2/mem and put result in xmm0.
	fn vfmadd213ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory);

	/// Multiply scalar single-precision floating-point value from xmm0 and xmm1, add to xmm2/mem and put result in xmm0.
	fn vfmadd213ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from xmm1 and xmm2/mem, add to xmm0 and put result in xmm0.
	fn vfmadd231pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed double-precision floating-point values from xmm1 and xmm2/mem, add to xmm0 and put result in xmm0.
	fn vfmadd231pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from ymm1 and ymm2/mem, add to ymm0 and put result in ymm0.
	fn vfmadd231pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed double-precision floating-point values from ymm1 and ymm2/mem, add to ymm0 and put result in ymm0.
	fn vfmadd231pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed single-precision floating-point values from xmm1 and xmm2/mem, add to xmm0 and put result in xmm0.
	fn vfmadd231ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed single-precision floating-point values from xmm1 and xmm2/mem, add to xmm0 and put result in xmm0.
	fn vfmadd231ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed single-precision floating-point values from ymm1 and ymm2/mem, add to ymm0 and put result in ymm0.
	fn vfmadd231ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed single-precision floating-point values from ymm1 and ymm2/mem, add to ymm0 and put result in ymm0.
	fn vfmadd231ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply scalar double-precision floating-point value from xmm1 and xmm2/mem, add to xmm0 and put result in xmm0.
	fn vfmadd231sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Multiply scalar double-precision floating-point value from xmm1 and xmm2/mem, add to xmm0 and put result in xmm0.
	fn vfmadd231sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply scalar single-precision floating-point value from xmm1 and xmm2/mem, add to xmm0 and put result in xmm0.
	fn vfmadd231ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory);

	/// Multiply scalar single-precision floating-point value from xmm1 and xmm2/mem, add to xmm0 and put result in xmm0.
	fn vfmadd231ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from xmm0 and xmm2/mem, add/subtract elements in xmm1 and put result in xmm0.
	fn vfmaddsub132pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed double-precision floating-point values from xmm0 and xmm2/mem, add/subtract elements in xmm1 and put result in xmm0.
	fn vfmaddsub132pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from ymm0 and ymm2/mem, add/subtract elements in ymm1 and put result in ymm0.
	fn vfmaddsub132pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed double-precision floating-point values from ymm0 and ymm2/mem, add/subtract elements in ymm1 and put result in ymm0.
	fn vfmaddsub132pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed single-precision floating-point values from xmm0 and xmm2/mem, add/subtract elements in xmm1 and put result in xmm0.
	fn vfmaddsub132ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed single-precision floating-point values from xmm0 and xmm2/mem, add/subtract elements in xmm1 and put result in xmm0.
	fn vfmaddsub132ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed single-precision floating-point values from ymm0 and ymm2/mem, add/subtract elements in ymm1 and put result in ymm0.
	fn vfmaddsub132ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed single-precision floating-point values from ymm0 and ymm2/mem, add/subtract elements in ymm1 and put result in ymm0.
	fn vfmaddsub132ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed double-precision floating-point values from xmm0 and xmm1, add/subtract elements in xmm2/mem and put result in xmm0.
	fn vfmaddsub213pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed double-precision floating-point values from xmm0 and xmm1, add/subtract elements in xmm2/mem and put result in xmm0.
	fn vfmaddsub213pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from ymm0 and ymm1, add/subtract elements in ymm2/mem and put result in ymm0.
	fn vfmaddsub213pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed double-precision floating-point values from ymm0 and ymm1, add/subtract elements in ymm2/mem and put result in ymm0.
	fn vfmaddsub213pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed single-precision floating-point values from xmm0 and xmm1, add/subtract elements in xmm2/mem and put result in xmm0.
	fn vfmaddsub213ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed single-precision floating-point values from xmm0 and xmm1, add/subtract elements in xmm2/mem and put result in xmm0.
	fn vfmaddsub213ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed single-precision floating-point values from ymm0 and ymm1, add/subtract elements in ymm2/mem and put result in ymm0.
	fn vfmaddsub213ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed single-precision floating-point values from ymm0 and ymm1, add/subtract elements in ymm2/mem and put result in ymm0.
	fn vfmaddsub213ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed double-precision floating-point values from xmm1 and xmm2/mem, add/subtract elements in xmm0 and put result in xmm0.
	fn vfmaddsub231pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed double-precision floating-point values from xmm1 and xmm2/mem, add/subtract elements in xmm0 and put result in xmm0.
	fn vfmaddsub231pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from ymm1 and ymm2/mem, add/subtract elements in ymm0 and put result in ymm0.
	fn vfmaddsub231pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed double-precision floating-point values from ymm1 and ymm2/mem, add/subtract elements in ymm0 and put result in ymm0.
	fn vfmaddsub231pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed single-precision floating-point values from xmm1 and xmm2/mem, add/subtract elements in xmm0 and put result in xmm0.
	fn vfmaddsub231ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed single-precision floating-point values from xmm1 and xmm2/mem, add/subtract elements in xmm0 and put result in xmm0.
	fn vfmaddsub231ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed single-precision floating-point values from ymm1 and ymm2/mem, add/subtract elements in ymm0 and put result in ymm0.
	fn vfmaddsub231ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed single-precision floating-point values from ymm1 and ymm2/mem, add/subtract elements in ymm0 and put result in ymm0.
	fn vfmaddsub231ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed double-precision floating-point values from xmm0 and xmm2/mem, subtract xmm1 and put result in xmm0.
	fn vfmsub132pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed double-precision floating-point values from xmm0 and xmm2/mem, subtract xmm1 and put result in xmm0.
	fn vfmsub132pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from ymm0 and ymm2/mem, subtract ymm1 and put result in ymm0.
	fn vfmsub132pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed double-precision floating-point values from ymm0 and ymm2/mem, subtract ymm1 and put result in ymm0.
	fn vfmsub132pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed single-precision floating-point values from xmm0 and xmm2/mem, subtract xmm1 and put result in xmm0.
	fn vfmsub132ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed single-precision floating-point values from xmm0 and xmm2/mem, subtract xmm1 and put result in xmm0.
	fn vfmsub132ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed single-precision floating-point values from ymm0 and ymm2/mem, subtract ymm1 and put result in ymm0.
	fn vfmsub132ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed single-precision floating-point values from ymm0 and ymm2/mem, subtract ymm1 and put result in ymm0.
	fn vfmsub132ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply scalar double-precision floating-point value from xmm0 and xmm2/mem, subtract xmm1 and put result in xmm0.
	fn vfmsub132sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Multiply scalar double-precision floating-point value from xmm0 and xmm2/mem, subtract xmm1 and put result in xmm0.
	fn vfmsub132sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply scalar single-precision floating-point value from xmm0 and xmm2/mem, subtract xmm1 and put result in xmm0.
	fn vfmsub132ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory);

	/// Multiply scalar single-precision floating-point value from xmm0 and xmm2/mem, subtract xmm1 and put result in xmm0.
	fn vfmsub132ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from xmm0 and xmm1, subtract xmm2/mem and put result in xmm0.
	fn vfmsub213pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed double-precision floating-point values from xmm0 and xmm1, subtract xmm2/mem and put result in xmm0.
	fn vfmsub213pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from ymm0 and ymm1, subtract ymm2/mem and put result in ymm0.
	fn vfmsub213pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed double-precision floating-point values from ymm0 and ymm1, subtract ymm2/mem and put result in ymm0.
	fn vfmsub213pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed single-precision floating-point values from xmm0 and xmm1, subtract xmm2/mem and put result in xmm0.
	fn vfmsub213ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed single-precision floating-point values from xmm0 and xmm1, subtract xmm2/mem and put result in xmm0.
	fn vfmsub213ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed single-precision floating-point values from ymm0 and ymm1, subtract ymm2/mem and put result in ymm0.
	fn vfmsub213ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed single-precision floating-point values from ymm0 and ymm1, subtract ymm2/mem and put result in ymm0.
	fn vfmsub213ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply scalar double-precision floating-point value from xmm0 and xmm1, subtract xmm2/mem and put result in xmm0.
	fn vfmsub213sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Multiply scalar double-precision floating-point value from xmm0 and xmm1, subtract xmm2/mem and put result in xmm0.
	fn vfmsub213sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply scalar single-precision floating-point value from xmm0 and xmm1, subtract xmm2/mem and put result in xmm0.
	fn vfmsub213ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory);

	/// Multiply scalar single-precision floating-point value from xmm0 and xmm1, subtract xmm2/mem and put result in xmm0.
	fn vfmsub213ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from xmm1 and xmm2/mem, subtract xmm0 and put result in xmm0.
	fn vfmsub231pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed double-precision floating-point values from xmm1 and xmm2/mem, subtract xmm0 and put result in xmm0.
	fn vfmsub231pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from ymm1 and ymm2/mem, subtract ymm0 and put result in ymm0.
	fn vfmsub231pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed double-precision floating-point values from ymm1 and ymm2/mem, subtract ymm0 and put result in ymm0.
	fn vfmsub231pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed single-precision floating-point values from xmm1 and xmm2/mem, subtract xmm0 and put result in xmm0.
	fn vfmsub231ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed single-precision floating-point values from xmm1 and xmm2/mem, subtract xmm0 and put result in xmm0.
	fn vfmsub231ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed single-precision floating-point values from ymm1 and ymm2/mem, subtract ymm0 and put result in ymm0.
	fn vfmsub231ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed single-precision floating-point values from ymm1 and ymm2/mem, subtract ymm0 and put result in ymm0.
	fn vfmsub231ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply scalar double-precision floating-point value from xmm1 and xmm2/mem, subtract xmm0 and put result in xmm0.
	fn vfmsub231sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Multiply scalar double-precision floating-point value from xmm1 and xmm2/mem, subtract xmm0 and put result in xmm0.
	fn vfmsub231sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply scalar single-precision floating-point value from xmm1 and xmm2/mem, subtract xmm0 and put result in xmm0.
	fn vfmsub231ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory);

	/// Multiply scalar single-precision floating-point value from xmm1 and xmm2/mem, subtract xmm0 and put result in xmm0.
	fn vfmsub231ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from xmm0 and xmm2/mem, subtract/add elements in xmm1 and put result in xmm0.
	fn vfmsubadd132pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed double-precision floating-point values from xmm0 and xmm2/mem, subtract/add elements in xmm1 and put result in xmm0.
	fn vfmsubadd132pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from ymm0 and ymm2/mem, subtract/add elements in ymm1 and put result in ymm0.
	fn vfmsubadd132pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed double-precision floating-point values from ymm0 and ymm2/mem, subtract/add elements in ymm1 and put result in ymm0.
	fn vfmsubadd132pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed single-precision floating-point values from xmm0 and xmm2/mem, subtract/add elements in xmm1 and put result in xmm0.
	fn vfmsubadd132ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed single-precision floating-point values from xmm0 and xmm2/mem, subtract/add elements in xmm1 and put result in xmm0.
	fn vfmsubadd132ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed single-precision floating-point values from ymm0 and ymm2/mem, subtract/add elements in ymm1 and put result in ymm0.
	fn vfmsubadd132ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed single-precision floating-point values from ymm0 and ymm2/mem, subtract/add elements in ymm1 and put result in ymm0.
	fn vfmsubadd132ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed double-precision floating-point values from xmm0 and xmm1, subtract/add elements in xmm2/mem and put result in xmm0.
	fn vfmsubadd213pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed double-precision floating-point values from xmm0 and xmm1, subtract/add elements in xmm2/mem and put result in xmm0.
	fn vfmsubadd213pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from ymm0 and ymm1, subtract/add elements in ymm2/mem and put result in ymm0.
	fn vfmsubadd213pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed double-precision floating-point values from ymm0 and ymm1, subtract/add elements in ymm2/mem and put result in ymm0.
	fn vfmsubadd213pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed single-precision floating-point values from xmm0 and xmm1, subtract/add elements in xmm2/mem and put result in xmm0.
	fn vfmsubadd213ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed single-precision floating-point values from xmm0 and xmm1, subtract/add elements in xmm2/mem and put result in xmm0.
	fn vfmsubadd213ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed single-precision floating-point values from ymm0 and ymm1, subtract/add elements in ymm2/mem and put result in ymm0.
	fn vfmsubadd213ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed single-precision floating-point values from ymm0 and ymm1, subtract/add elements in ymm2/mem and put result in ymm0.
	fn vfmsubadd213ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed double-precision floating-point values from xmm1 and xmm2/mem, subtract/add elements in xmm0 and put result in xmm0.
	fn vfmsubadd231pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed double-precision floating-point values from xmm1 and xmm2/mem, subtract/add elements in xmm0 and put result in xmm0.
	fn vfmsubadd231pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from ymm1 and ymm2/mem, subtract/add elements in ymm0 and put result in ymm0.
	fn vfmsubadd231pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed double-precision floating-point values from ymm1 and ymm2/mem, subtract/add elements in ymm0 and put result in ymm0.
	fn vfmsubadd231pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed single-precision floating-point values from xmm1 and xmm2/mem, subtract/add elements in xmm0 and put result in xmm0.
	fn vfmsubadd231ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed single-precision floating-point values from xmm1 and xmm2/mem, subtract/add elements in xmm0 and put result in xmm0.
	fn vfmsubadd231ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed single-precision floating-point values from ymm1 and ymm2/mem, subtract/add elements in ymm0 and put result in ymm0.
	fn vfmsubadd231ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed single-precision floating-point values from ymm1 and ymm2/mem, subtract/add elements in ymm0 and put result in ymm0.
	fn vfmsubadd231ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed double-precision floating-point values from xmm0 and xmm2/mem, negate the multiplication result and add to xmm1 and put result in xmm0.
	fn vfnmadd132pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed double-precision floating-point values from xmm0 and xmm2/mem, negate the multiplication result and add to xmm1 and put result in xmm0.
	fn vfnmadd132pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from ymm0 and ymm2/mem, negate the multiplication result and add to ymm1 and put result in ymm0.
	fn vfnmadd132pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed double-precision floating-point values from ymm0 and ymm2/mem, negate the multiplication result and add to ymm1 and put result in ymm0.
	fn vfnmadd132pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed single-precision floating-point values from xmm0 and xmm2/mem, negate the multiplication result and add to xmm1 and put result in xmm0.
	fn vfnmadd132ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed single-precision floating-point values from xmm0 and xmm2/mem, negate the multiplication result and add to xmm1 and put result in xmm0.
	fn vfnmadd132ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed single-precision floating-point values from ymm0 and ymm2/mem, negate the multiplication result and add to ymm1 and put result in ymm0.
	fn vfnmadd132ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed single-precision floating-point values from ymm0 and ymm2/mem, negate the multiplication result and add to ymm1 and put result in ymm0.
	fn vfnmadd132ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply scalar double-precision floating-point value from xmm0 and xmm2/mem, negate the multiplication result and add to xmm1 and put result in xmm0.
	fn vfnmadd132sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Multiply scalar double-precision floating-point value from xmm0 and xmm2/mem, negate the multiplication result and add to xmm1 and put result in xmm0.
	fn vfnmadd132sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply scalar single-precision floating-point value from xmm0 and xmm2/mem, negate the multiplication result and add to xmm1 and put result in xmm0.
	fn vfnmadd132ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory);

	/// Multiply scalar single-precision floating-point value from xmm0 and xmm2/mem, negate the multiplication result and add to xmm1 and put result in xmm0.
	fn vfnmadd132ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from xmm0 and xmm1, negate the multiplication result and add to xmm2/mem and put result in xmm0.
	fn vfnmadd213pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed double-precision floating-point values from xmm0 and xmm1, negate the multiplication result and add to xmm2/mem and put result in xmm0.
	fn vfnmadd213pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from ymm0 and ymm1, negate the multiplication result and add to ymm2/mem and put result in ymm0.
	fn vfnmadd213pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed double-precision floating-point values from ymm0 and ymm1, negate the multiplication result and add to ymm2/mem and put result in ymm0.
	fn vfnmadd213pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed single-precision floating-point values from xmm0 and xmm1, negate the multiplication result and add to xmm2/mem and put result in xmm0.
	fn vfnmadd213ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed single-precision floating-point values from xmm0 and xmm1, negate the multiplication result and add to xmm2/mem and put result in xmm0.
	fn vfnmadd213ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed single-precision floating-point values from ymm0 and ymm1, negate the multiplication result and add to ymm2/mem and put result in ymm0.
	fn vfnmadd213ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed single-precision floating-point values from ymm0 and ymm1, negate the multiplication result and add to ymm2/mem and put result in ymm0.
	fn vfnmadd213ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply scalar double-precision floating-point value from xmm0 and xmm1, negate the multiplication result and add to xmm2/mem and put result in xmm0.
	fn vfnmadd213sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Multiply scalar double-precision floating-point value from xmm0 and xmm1, negate the multiplication result and add to xmm2/mem and put result in xmm0.
	fn vfnmadd213sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply scalar single-precision floating-point value from xmm0 and xmm1, negate the multiplication result and add to xmm2/mem and put result in xmm0.
	fn vfnmadd213ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory);

	/// Multiply scalar single-precision floating-point value from xmm0 and xmm1, negate the multiplication result and add to xmm2/mem and put result in xmm0.
	fn vfnmadd213ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from xmm1 and xmm2/mem, negate the multiplication result and add to xmm0 and put result in xmm0.
	fn vfnmadd231pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed double-precision floating-point values from xmm1 and xmm2/mem, negate the multiplication result and add to xmm0 and put result in xmm0.
	fn vfnmadd231pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from ymm1 and ymm2/mem, negate the multiplication result and add to ymm0 and put result in ymm0.
	fn vfnmadd231pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed double-precision floating-point values from ymm1 and ymm2/mem, negate the multiplication result and add to ymm0 and put result in ymm0.
	fn vfnmadd231pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed single-precision floating-point values from xmm1 and xmm2/mem, negate the multiplication result and add to xmm0 and put result in xmm0.
	fn vfnmadd231ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed single-precision floating-point values from xmm1 and xmm2/mem, negate the multiplication result and add to xmm0 and put result in xmm0.
	fn vfnmadd231ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed single-precision floating-point values from ymm1 and ymm2/mem, negate the multiplication result and add to ymm0 and put result in ymm0.
	fn vfnmadd231ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed single-precision floating-point values from ymm1 and ymm2/mem, negate the multiplication result and add to ymm0 and put result in ymm0.
	fn vfnmadd231ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply scalar double-precision floating-point value from xmm1 and xmm2/mem, negate the multiplication result and add to xmm0 and put result in xmm0.
	fn vfnmadd231sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Multiply scalar double-precision floating-point value from xmm1 and xmm2/mem, negate the multiplication result and add to xmm0 and put result in xmm0.
	fn vfnmadd231sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply scalar single-precision floating-point value from xmm1 and xmm2/mem, negate the multiplication result and add to xmm0 and put result in xmm0.
	fn vfnmadd231ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory);

	/// Multiply scalar single-precision floating-point value from xmm1 and xmm2/mem, negate the multiplication result and add to xmm0 and put result in xmm0.
	fn vfnmadd231ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from xmm0 and xmm2/mem, negate the multiplication result and subtract xmm1 and put result in xmm0.
	fn vfnmsub132pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed double-precision floating-point values from xmm0 and xmm2/mem, negate the multiplication result and subtract xmm1 and put result in xmm0.
	fn vfnmsub132pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from ymm0 and ymm2/mem, negate the multiplication result and subtract ymm1 and put result in ymm0.
	fn vfnmsub132pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed double-precision floating-point values from ymm0 and ymm2/mem, negate the multiplication result and subtract ymm1 and put result in ymm0.
	fn vfnmsub132pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed single-precision floating-point values from xmm0 and xmm2/mem, negate the multiplication result and subtract xmm1 and put result in xmm0.
	fn vfnmsub132ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed single-precision floating-point values from xmm0 and xmm2/mem, negate the multiplication result and subtract xmm1 and put result in xmm0.
	fn vfnmsub132ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed single-precision floating-point values from ymm0 and ymm2/mem, negate the multiplication result and subtract ymm1 and put result in ymm0.
	fn vfnmsub132ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed single-precision floating-point values from ymm0 and ymm2/mem, negate the multiplication result and subtract ymm1 and put result in ymm0.
	fn vfnmsub132ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply scalar double-precision floating-point value from xmm0 and xmm2/mem, negate the multiplication result and subtract xmm1 and put result in xmm0.
	fn vfnmsub132sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Multiply scalar double-precision floating-point value from xmm0 and xmm2/mem, negate the multiplication result and subtract xmm1 and put result in xmm0.
	fn vfnmsub132sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply scalar single-precision floating-point value from xmm0 and xmm2/mem, negate the multiplication result and subtract xmm1 and put result in xmm0.
	fn vfnmsub132ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory);

	/// Multiply scalar single-precision floating-point value from xmm0 and xmm2/mem, negate the multiplication result and subtract xmm1 and put result in xmm0.
	fn vfnmsub132ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from xmm0 and xmm1, negate the multiplication result and subtract xmm2/mem and put result in xmm0.
	fn vfnmsub213pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed double-precision floating-point values from xmm0 and xmm1, negate the multiplication result and subtract xmm2/mem and put result in xmm0.
	fn vfnmsub213pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from ymm0 and ymm1, negate the multiplication result and subtract ymm2/mem and put result in ymm0.
	fn vfnmsub213pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed double-precision floating-point values from ymm0 and ymm1, negate the multiplication result and subtract ymm2/mem and put result in ymm0.
	fn vfnmsub213pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed single-precision floating-point values from xmm0 and xmm1, negate the multiplication result and subtract xmm2/mem and put result in xmm0.
	fn vfnmsub213ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed single-precision floating-point values from xmm0 and xmm1, negate the multiplication result and subtract xmm2/mem and put result in xmm0.
	fn vfnmsub213ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed single-precision floating-point values from ymm0 and ymm1, negate the multiplication result and subtract ymm2/mem and put result in ymm0.
	fn vfnmsub213ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed single-precision floating-point values from ymm0 and ymm1, negate the multiplication result and subtract ymm2/mem and put result in ymm0.
	fn vfnmsub213ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply scalar double-precision floating-point value from xmm0 and xmm1, negate the multiplication result and subtract xmm2/mem and put result in xmm0.
	fn vfnmsub213sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Multiply scalar double-precision floating-point value from xmm0 and xmm1, negate the multiplication result and subtract xmm2/mem and put result in xmm0.
	fn vfnmsub213sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply scalar single-precision floating-point value from xmm0 and xmm1, negate the multiplication result and subtract xmm2/mem and put result in xmm0.
	fn vfnmsub213ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory);

	/// Multiply scalar single-precision floating-point value from xmm0 and xmm1, negate the multiplication result and subtract xmm2/mem and put result in xmm0.
	fn vfnmsub213ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from xmm1 and xmm2/mem, negate the multiplication result and subtract xmm0 and put result in xmm0.
	fn vfnmsub231pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed double-precision floating-point values from xmm1 and xmm2/mem, negate the multiplication result and subtract xmm0 and put result in xmm0.
	fn vfnmsub231pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from ymm1 and ymm2/mem, negate the multiplication result and subtract ymm0 and put result in ymm0.
	fn vfnmsub231pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed double-precision floating-point values from ymm1 and ymm2/mem, negate the multiplication result and subtract ymm0 and put result in ymm0.
	fn vfnmsub231pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed single-precision floating-point values from xmm1 and xmm2/mem, negate the multiplication result and subtract xmm0 and put result in xmm0.
	fn vfnmsub231ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed single-precision floating-point values from xmm1 and xmm2/mem, negate the multiplication result and subtract xmm0 and put result in xmm0.
	fn vfnmsub231ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed single-precision floating-point values from ymm1 and ymm2/mem, negate the multiplication result and subtract ymm0 and put result in ymm0.
	fn vfnmsub231ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed single-precision floating-point values from ymm1 and ymm2/mem, negate the multiplication result and subtract ymm0 and put result in ymm0.
	fn vfnmsub231ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply scalar double-precision floating-point value from xmm1 and xmm2/mem, negate the multiplication result and subtract xmm0 and put result in xmm0.
	fn vfnmsub231sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Multiply scalar double-precision floating-point value from xmm1 and xmm2/mem, negate the multiplication result and subtract xmm0 and put result in xmm0.
	fn vfnmsub231sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply scalar single-precision floating-point value from xmm1 and xmm2/mem, negate the multiplication result and subtract xmm0 and put result in xmm0.
	fn vfnmsub231ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory);

	/// Multiply scalar single-precision floating-point value from xmm1 and xmm2/mem, negate the multiplication result and subtract xmm0 and put result in xmm0.
	fn vfnmsub231ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Using dword indices specified in vm32x, gather double-precision FP values from memory conditioned on mask specified by xmm2.
	/// Conditionally gathered elements are merged into xmm1.
	fn vgatherdpd(&mut self, arg0: XMMRegister, arg1: Any32BitMemory, arg2: XMMRegister);

	/// Using dword indices specified in vm32x, gather double-precision FP values from memory conditioned on mask specified by ymm2.
	/// Conditionally gathered elements are merged into ymm1.
	fn vgatherdpd(&mut self, arg0: YMMRegister, arg1: Any32BitMemory, arg2: YMMRegister);

	/// Using dword indices specified in vm32x, gather single-precision FP values from memory conditioned on mask specified by xmm2.
	/// Conditionally gathered elements are merged into xmm1.
	fn vgatherdps(&mut self, arg0: XMMRegister, arg1: Any32BitMemory, arg2: XMMRegister);

	/// Using dword indices specified in vm32x, gather single-precision FP values from memory conditioned on mask specified by ymm2.
	/// Conditionally gathered elements are merged into ymm1.
	fn vgatherdps(&mut self, arg0: YMMRegister, arg1: Any32BitMemory, arg2: YMMRegister);

	/// Using qword indices specified in vm64x, gather double-precision FP values from memory conditioned on mask specified by xmm2.
	/// Conditionally gathered elements are merged into xmm1.
	fn vgatherqpd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory, arg2: XMMRegister);

	/// Using qword indices specified in vm64y, gather double-precision FP values from memory conditioned on mask specified by ymm2.
	/// Conditionally gathered elements are merged into ymm1.
	fn vgatherqpd(&mut self, arg0: YMMRegister, arg1: Any64BitMemory, arg2: YMMRegister);

	/// Using qword indices specified in vm64x, gather single-precision FP values from memory conditioned on mask specified by xmm2.
	/// Conditionally gathered elements are merged into xmm1.
	fn vgatherqps(&mut self, arg0: XMMRegister, arg1: Any64BitMemory, arg2: XMMRegister);

	/// Using qword indices specified in vm64y, gather single-precision FP values from memory conditioned on mask specified by ymm2.
	/// Conditionally gathered elements are merged into ymm1.
	fn vgatherqps_1(arg0: XMMRegister, arg1: Any64BitMemory, arg2: XMMRegister);

	/// Horizontal add packed double-precision floating-point values from xmm2 and xmm3/mem.
	fn vhaddpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Horizontal add packed double-precision floating-point values from xmm2 and xmm3/mem.
	fn vhaddpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Horizontal add packed double-precision floating-point values from ymm2 and ymm3/mem.
	fn vhaddpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Horizontal add packed double-precision floating-point values from ymm2 and ymm3/mem.
	fn vhaddpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Horizontal add packed single-precision floating-point values from xmm2 and xmm3/mem.
	fn vhaddps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Horizontal add packed single-precision floating-point values from xmm2 and xmm3/mem.
	fn vhaddps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Horizontal add packed single-precision floating-point values from ymm2 and ymm3/mem.
	fn vhaddps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Horizontal add packed single-precision floating-point values from ymm2 and ymm3/mem.
	fn vhaddps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Horizontal subtract packed double-precision floating-point values from xmm2 and xmm3/mem.
	fn vhsubpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Horizontal subtract packed double-precision floating-point values from xmm2 and xmm3/mem.
	fn vhsubpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Horizontal subtract packed double-precision floating-point values from ymm2 and ymm3/mem.
	fn vhsubpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Horizontal subtract packed double-precision floating-point values from ymm2 and ymm3/mem.
	fn vhsubpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Horizontal subtract packed single-precision floating-point values from xmm2 and xmm3/mem.
	fn vhsubps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Horizontal subtract packed single-precision floating-point values from xmm2 and xmm3/mem.
	fn vhsubps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Horizontal subtract packed single-precision floating-point values from ymm2 and ymm3/mem.
	fn vhsubps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Horizontal subtract packed single-precision floating-point values from ymm2 and ymm3/mem.
	fn vhsubps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Insert a single precision floating-point value selected by imm8 from xmm3/m128 into ymm2 at the specified destination element specified by imm8 and zero out destination elements in ymm1 as indicated in imm8.
	fn vinsertf128(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit);

	/// Insert a single precision floating-point value selected by imm8 from xmm3/m128 into ymm2 at the specified destination element specified by imm8 and zero out destination elements in ymm1 as indicated in imm8.
	fn vinsertf128(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: XMMRegister, arg3: Immediate8Bit);

	/// Insert 128-bits of integer data from xmm3/mem and the remaining values from ymm2 into ymm1.
	fn vinserti128(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit);

	/// Insert 128-bits of integer data from xmm3/mem and the remaining values from ymm2 into ymm1.
	fn vinserti128(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: XMMRegister, arg3: Immediate8Bit);

	/// Insert a single precision floating point value selected by imm8 from xmm3/m32 and merge into xmm2 at the specified destination element specified by imm8 and zero out destination elements in xmm1 as indicated in imm8.
	fn vinsertps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory, arg3: Immediate8Bit);

	/// Insert a single precision floating point value selected by imm8 from xmm3/m32 and merge into xmm2 at the specified destination element specified by imm8 and zero out destination elements in xmm1 as indicated in imm8.
	fn vinsertps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit);

	/// Load unaligned packed integer values from mem to xmm1.
	fn vlddqu(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Load unaligned packed integer values from mem to ymm1.
	fn vlddqu(&mut self, arg0: YMMRegister, arg1: Any256BitMemory);

	/// Load MXCSR register from m32.
	fn vldmxcsr(&mut self, arg0: Any32BitMemory);

	/// Selectively write bytes from xmm1 to memory location using the byte mask in xmm2.
	/// The default memory location is specified by DS:DI/EDI/RDI.
	fn vmaskmovdqu(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Conditionally store packed double-precision values from xmm2 using mask in xmm1.
	fn vmaskmovpd(&mut self, arg0: Any128BitMemory, arg1: XMMRegister, arg2: XMMRegister);

	/// Conditionally store packed double-precision values from ymm2 using mask in ymm1.
	fn vmaskmovpd(&mut self, arg0: Any256BitMemory, arg1: YMMRegister, arg2: YMMRegister);

	/// Conditionally load packed double-precision values from m128 using mask in xmm2 and store in xmm1.
	fn vmaskmovpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Conditionally load packed double-precision values from m256 using mask in ymm2 and store in ymm1.
	fn vmaskmovpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Conditionally store packed single-precision values from xmm2 using mask in xmm1.
	fn vmaskmovps(&mut self, arg0: Any128BitMemory, arg1: XMMRegister, arg2: XMMRegister);

	/// Conditionally store packed single-precision values from ymm2 using mask in ymm1.
	fn vmaskmovps(&mut self, arg0: Any256BitMemory, arg1: YMMRegister, arg2: YMMRegister);

	/// Conditionally load packed single-precision values from m128 using mask in xmm2 and store in xmm1.
	fn vmaskmovps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Conditionally load packed single-precision values from m256 using mask in ymm2 and store in ymm1.
	fn vmaskmovps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Return the maximum double-precision floating-point values between xmm2 and xmm3/mem.
	fn vmaxpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Return the maximum double-precision floating-point values between xmm2 and xmm3/mem.
	fn vmaxpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Return the maximum packed double-precision floating-point values between ymm2 and ymm3/mem.
	fn vmaxpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Return the maximum packed double-precision floating-point values between ymm2 and ymm3/mem.
	fn vmaxpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Return the maximum single-precision floating-point values between xmm2 and xmm3/mem.
	fn vmaxps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Return the maximum single-precision floating-point values between xmm2 and xmm3/mem.
	fn vmaxps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Return the maximum single double-precision floating-point values between ymm2 and ymm3/mem.
	fn vmaxps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Return the maximum single double-precision floating-point values between ymm2 and ymm3/mem.
	fn vmaxps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Return the maximum scalar double-precision floating-point value between xmm3/mem64 and xmm2.
	fn vmaxsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Return the maximum scalar double-precision floating-point value between xmm3/mem64 and xmm2.
	fn vmaxsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Return the maximum scalar single-precision floating-point value between xmm3/mem32 and xmm2.
	fn vmaxss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory);

	/// Return the maximum scalar single-precision floating-point value between xmm3/mem32 and xmm2.
	fn vmaxss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Return the minimum double-precision floating-point values between xmm2 and xmm3/mem.
	fn vminpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Return the minimum double-precision floating-point values between xmm2 and xmm3/mem.
	fn vminpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Return the minimum packed double-precision floating-point values between ymm2 and ymm3/mem.
	fn vminpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Return the minimum packed double-precision floating-point values between ymm2 and ymm3/mem.
	fn vminpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Return the minimum single-precision floating-point values between xmm2 and xmm3/mem.
	fn vminps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Return the minimum single-precision floating-point values between xmm2 and xmm3/mem.
	fn vminps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Return the minimum single double-precision floating-point values between ymm2 and ymm3/mem.
	fn vminps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Return the minimum single double-precision floating-point values between ymm2 and ymm3/mem.
	fn vminps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Return the minimum scalar double precision floating-point value between xmm3/mem64 and xmm2.
	fn vminsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Return the minimum scalar double precision floating-point value between xmm3/mem64 and xmm2.
	fn vminsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Return the minimum scalar single precision floating-point value between xmm3/mem32 and xmm2.
	fn vminss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory);

	/// Return the minimum scalar single precision floating-point value between xmm3/mem32 and xmm2.
	fn vminss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Move aligned packed double-precision floating-point values from xmm1 to xmm2/mem.
	fn vmovapd(&mut self, arg0: Any128BitMemory, arg1: XMMRegister);

	/// Move aligned packed double-precision floating-point values from ymm1 to ymm2/mem.
	fn vmovapd(&mut self, arg0: Any256BitMemory, arg1: YMMRegister);

	/// Move aligned packed double-precision floating-point values from xmm2/mem to xmm1.
	fn vmovapd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Move aligned packed double-precision floating-point values from xmm2/mem to xmm1.
	fn vmovapd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move aligned packed double-precision floating-point values from xmm1 to xmm2/mem.
	fn vmovapd_1(arg0: XMMRegister, arg1: XMMRegister);

	/// Move aligned packed double-precision floating-point values from ymm2/mem to ymm1.
	fn vmovapd(&mut self, arg0: YMMRegister, arg1: Any256BitMemory);

	/// Move aligned packed double-precision floating-point values from ymm2/mem to ymm1.
	fn vmovapd(&mut self, arg0: YMMRegister, arg1: YMMRegister);

	/// Move aligned packed double-precision floating-point values from ymm1 to ymm2/mem.
	fn vmovapd_1(arg0: YMMRegister, arg1: YMMRegister);

	/// Move aligned packed single-precision floating-point values from xmm1 to xmm2/mem.
	fn vmovaps(&mut self, arg0: Any128BitMemory, arg1: XMMRegister);

	/// Move aligned packed single-precision floating-point values from ymm1 to ymm2/mem.
	fn vmovaps(&mut self, arg0: Any256BitMemory, arg1: YMMRegister);

	/// Move aligned packed single-precision floating-point values from xmm2/mem to xmm1.
	fn vmovaps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Move aligned packed single-precision floating-point values from xmm2/mem to xmm1.
	fn vmovaps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move aligned packed single-precision floating-point values from xmm1 to xmm2/mem.
	fn vmovaps_1(arg0: XMMRegister, arg1: XMMRegister);

	/// Move aligned packed single-precision floating-point values from ymm2/mem to ymm1.
	fn vmovaps(&mut self, arg0: YMMRegister, arg1: Any256BitMemory);

	/// Move aligned packed single-precision floating-point values from ymm2/mem to ymm1.
	fn vmovaps(&mut self, arg0: YMMRegister, arg1: YMMRegister);

	/// Move aligned packed single-precision floating-point values from ymm1 to ymm2/mem.
	fn vmovaps_1(arg0: YMMRegister, arg1: YMMRegister);

	/// Move doubleword from xmm1 register to r/m32.
	fn vmovd(&mut self, arg0: Any32BitMemory, arg1: XMMRegister);

	/// Move doubleword from xmm1 register to r/m32.
	fn vmovd(&mut self, arg0: Register32Bit, arg1: XMMRegister);

	/// Move doubleword from r/m32 to xmm1.
	fn vmovd(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Move doubleword from r/m32 to xmm1.
	fn vmovd(&mut self, arg0: XMMRegister, arg1: Register32Bit);

	/// Move double-precision floating-point values from xmm2/mem and duplicate into xmm1.
	fn vmovddup(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Move double-precision floating-point values from xmm2/mem and duplicate into xmm1.
	fn vmovddup(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move even index double-precision floating-point values from ymm2/mem and duplicate each element into ymm1.
	fn vmovddup(&mut self, arg0: YMMRegister, arg1: Any256BitMemory);

	/// Move even index double-precision floating-point values from ymm2/mem and duplicate each element into ymm1.
	fn vmovddup(&mut self, arg0: YMMRegister, arg1: YMMRegister);

	/// Move aligned packed integer values from xmm1 to xmm2/mem.
	fn vmovdqa(&mut self, arg0: Any128BitMemory, arg1: XMMRegister);

	/// Move aligned packed integer values from ymm1 to ymm2/mem.
	fn vmovdqa(&mut self, arg0: Any256BitMemory, arg1: YMMRegister);

	/// Move aligned packed integer values from xmm2/mem to xmm1.
	fn vmovdqa(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Move aligned packed integer values from xmm2/mem to xmm1.
	fn vmovdqa(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move aligned packed integer values from xmm1 to xmm2/mem.
	fn vmovdqa_1(arg0: XMMRegister, arg1: XMMRegister);

	/// Move aligned packed integer values from ymm2/mem to ymm1.
	fn vmovdqa(&mut self, arg0: YMMRegister, arg1: Any256BitMemory);

	/// Move aligned packed integer values from ymm2/mem to ymm1.
	fn vmovdqa(&mut self, arg0: YMMRegister, arg1: YMMRegister);

	/// Move aligned packed integer values from ymm1 to ymm2/mem.
	fn vmovdqa_1(arg0: YMMRegister, arg1: YMMRegister);

	/// Move unaligned packed integer values from xmm1 to xmm2/mem.
	fn vmovdqu(&mut self, arg0: Any128BitMemory, arg1: XMMRegister);

	/// Move unaligned packed integer values from ymm1 to ymm2/mem.
	fn vmovdqu(&mut self, arg0: Any256BitMemory, arg1: YMMRegister);

	/// Move unaligned packed integer values from xmm2/mem to xmm1.
	fn vmovdqu(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Move unaligned packed integer values from xmm2/mem to xmm1.
	fn vmovdqu(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move unaligned packed integer values from xmm1 to xmm2/mem.
	fn vmovdqu_1(arg0: XMMRegister, arg1: XMMRegister);

	/// Move unaligned packed integer values from ymm2/mem to ymm1.
	fn vmovdqu(&mut self, arg0: YMMRegister, arg1: Any256BitMemory);

	/// Move unaligned packed integer values from ymm2/mem to ymm1.
	fn vmovdqu(&mut self, arg0: YMMRegister, arg1: YMMRegister);

	/// Move unaligned packed integer values from ymm1 to ymm2/mem.
	fn vmovdqu_1(arg0: YMMRegister, arg1: YMMRegister);

	/// Merge two packed single-precision floating-point values from high quadword of xmm3 and low quadword of xmm2.
	fn vmovhlps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Move double-precision floating-point values from high quadword of xmm1 to m64.
	fn vmovhpd(&mut self, arg0: Any64BitMemory, arg1: XMMRegister);

	/// Merge double-precision floating-point value from m64 and the low quadword of xmm1.
	fn vmovhpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Move two packed single-precision floating-point values from high quadword of xmm1to m64.
	fn vmovhps(&mut self, arg0: Any64BitMemory, arg1: XMMRegister);

	/// Merge two packed single-precision floating-point values from m64 and the low quadword of xmm1.
	fn vmovhps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Merge two packed single-precision floating-point values from low quadword of xmm3 and low quadword of xmm2.
	fn vmovlhps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Move double-precision floating-point values from low quadword of xmm1 to m64.
	fn vmovlpd(&mut self, arg0: Any64BitMemory, arg1: XMMRegister);

	/// Merge double-precision floating-point value from m64 and the high quadword of xmm1.
	fn vmovlpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Move two packed single-precision floating-point values from low quadword of xmm1 to m64.
	fn vmovlps(&mut self, arg0: Any64BitMemory, arg1: XMMRegister);

	/// Merge two packed single-precision floating-point values from m64 and the high quadword of xmm1.
	fn vmovlps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Extract 2-bit sign mask from xmm2 and store in reg.
	/// The upper bits of r32 or r64 are zeroed.
	fn vmovmskpd(&mut self, arg0: Register32Bit, arg1: XMMRegister);

	/// Extract 4-bit sign mask from ymm2 and store in reg.
	/// The upper bits of r32 or r64 are zeroed.
	fn vmovmskpd(&mut self, arg0: Register32Bit, arg1: YMMRegister);

	/// Extract 2-bit sign mask from xmm2 and store in reg.
	/// The upper bits of r32 or r64 are zeroed.
	fn vmovmskpd(&mut self, arg0: Register64Bit, arg1: XMMRegister);

	/// Extract 4-bit sign mask from ymm2 and store in reg.
	/// The upper bits of r32 or r64 are zeroed.
	fn vmovmskpd(&mut self, arg0: Register64Bit, arg1: YMMRegister);

	/// Extract 4-bit sign mask from xmm2 and store in reg.
	/// The upper bits of r32 or r64 are zeroed.
	fn vmovmskps(&mut self, arg0: Register32Bit, arg1: XMMRegister);

	/// Extract 8-bit sign mask from ymm2 and store in reg.
	/// The upper bits of r32 or r64 are zeroed.
	fn vmovmskps(&mut self, arg0: Register32Bit, arg1: YMMRegister);

	/// Extract 4-bit sign mask from xmm2 and store in reg.
	/// The upper bits of r32 or r64 are zeroed.
	fn vmovmskps(&mut self, arg0: Register64Bit, arg1: XMMRegister);

	/// Extract 8-bit sign mask from ymm2 and store in reg.
	/// The upper bits of r32 or r64 are zeroed.
	fn vmovmskps(&mut self, arg0: Register64Bit, arg1: YMMRegister);

	/// Move packed integer values in xmm1 to m128 using non-temporal hint.
	fn vmovntdq(&mut self, arg0: Any128BitMemory, arg1: XMMRegister);

	/// Move packed integer values in ymm1 to m256 using non-temporal hint.
	fn vmovntdq(&mut self, arg0: Any256BitMemory, arg1: YMMRegister);

	/// Move double quadword from m128 to xmm using non-temporal hint if WC memory type.
	fn vmovntdqa(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Move 256-bit data from m256 to ymm using non-temporal hint if WC memory type.
	fn vmovntdqa(&mut self, arg0: YMMRegister, arg1: Any256BitMemory);

	/// Move packed double-precision values in xmm1 to m128 using non-temporal hint.
	fn vmovntpd(&mut self, arg0: Any128BitMemory, arg1: XMMRegister);

	/// Move packed double-precision values in ymm1 to m256 using non-temporal hint.
	fn vmovntpd(&mut self, arg0: Any256BitMemory, arg1: YMMRegister);

	/// Move packed single-precision values xmm1 to mem using non-temporal hint.
	fn vmovntps(&mut self, arg0: Any128BitMemory, arg1: XMMRegister);

	/// Move packed single-precision values ymm1 to mem using non-temporal hint.
	fn vmovntps(&mut self, arg0: Any256BitMemory, arg1: YMMRegister);

	/// Move quadword from xmm1 register to r/m64.
	fn vmovq(&mut self, arg0: Any64BitMemory, arg1: XMMRegister);

	/// Move quadword from xmm2 register to xmm1/m64.
	fn vmovq_1(arg0: Any64BitMemory, arg1: XMMRegister);

	/// Move quadword from xmm1 register to r/m64.
	fn vmovq(&mut self, arg0: Register64Bit, arg1: XMMRegister);

	/// Move quadword from r/m64 to xmm1.
	fn vmovq(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Load quadword from m64 to xmm1.
	fn vmovq_1(arg0: XMMRegister, arg1: Any64BitMemory);

	/// Move quadword from r/m64 to xmm1.
	fn vmovq(&mut self, arg0: XMMRegister, arg1: Register64Bit);

	/// Move quadword from xmm2 to xmm1.
	fn vmovq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move quadword from xmm2 register to xmm1/m64.
	fn vmovq_1(arg0: XMMRegister, arg1: XMMRegister);

	/// Move scalar double-precision floating-point value from xmm1 register to m64.
	fn vmovsd(&mut self, arg0: Any64BitMemory, arg1: XMMRegister);

	/// Load scalar double-precision floating-point value from m64 to xmm1 register.
	fn vmovsd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Merge scalar double-precision floating-point value from xmm2 and xmm3 to xmm1 register.
	fn vmovsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Merge scalar double-precision floating-point value from xmm2 and xmm3 registers to xmm1.
	fn vmovsd_1(arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Move odd index single-precision floating-point values from xmm2/mem and duplicate each element into xmm1.
	fn vmovshdup(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Move odd index single-precision floating-point values from xmm2/mem and duplicate each element into xmm1.
	fn vmovshdup(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move odd index single-precision floating-point values from ymm2/mem and duplicate each element into ymm1.
	fn vmovshdup(&mut self, arg0: YMMRegister, arg1: Any256BitMemory);

	/// Move odd index single-precision floating-point values from ymm2/mem and duplicate each element into ymm1.
	fn vmovshdup(&mut self, arg0: YMMRegister, arg1: YMMRegister);

	/// Move even index single-precision floating-point values from xmm2/mem and duplicate each element into xmm1.
	fn vmovsldup(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Move even index single-precision floating-point values from xmm2/mem and duplicate each element into xmm1.
	fn vmovsldup(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move even index single-precision floating-point values from ymm2/mem and duplicate each element into ymm1.
	fn vmovsldup(&mut self, arg0: YMMRegister, arg1: Any256BitMemory);

	/// Move even index single-precision floating-point values from ymm2/mem and duplicate each element into ymm1.
	fn vmovsldup(&mut self, arg0: YMMRegister, arg1: YMMRegister);

	/// Move scalar single-precision floating-point value from xmm1 register to m32.
	fn vmovss(&mut self, arg0: Any32BitMemory, arg1: XMMRegister);

	/// Load scalar single-precision floating-point value from m32 to xmm1 register.
	fn vmovss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Merge scalar single-precision floating-point value from xmm2 and xmm3 to xmm1 register.
	fn vmovss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Move scalar single-precision floating-point value from xmm2 and xmm3 to xmm1 register.
	fn vmovss_1(arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Move unaligned packed double-precision floating-point from xmm1 to xmm2/mem.
	fn vmovupd(&mut self, arg0: Any128BitMemory, arg1: XMMRegister);

	/// Move unaligned packed double-precision floating-point from ymm1 to ymm2/mem.
	fn vmovupd(&mut self, arg0: Any256BitMemory, arg1: YMMRegister);

	/// Move unaligned packed double-precision floating-point from xmm2/mem to xmm1.
	fn vmovupd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Move unaligned packed double-precision floating-point from xmm2/mem to xmm1.
	fn vmovupd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move unaligned packed double-precision floating-point from xmm1 to xmm2/mem.
	fn vmovupd_1(arg0: XMMRegister, arg1: XMMRegister);

	/// Move unaligned packed double-precision floating-point from ymm2/mem to ymm1.
	fn vmovupd(&mut self, arg0: YMMRegister, arg1: Any256BitMemory);

	/// Move unaligned packed double-precision floating-point from ymm2/mem to ymm1.
	fn vmovupd(&mut self, arg0: YMMRegister, arg1: YMMRegister);

	/// Move unaligned packed double-precision floating-point from ymm1 to ymm2/mem.
	fn vmovupd_1(arg0: YMMRegister, arg1: YMMRegister);

	/// Move unaligned packed single-precision floating-point from xmm1 to xmm2/mem.
	fn vmovups(&mut self, arg0: Any128BitMemory, arg1: XMMRegister);

	/// Move unaligned packed single-precision floating-point from ymm1 to ymm2/mem.
	fn vmovups(&mut self, arg0: Any256BitMemory, arg1: YMMRegister);

	/// Move unaligned packed single-precision floating-point from xmm2/mem to xmm1.
	fn vmovups(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Move unaligned packed single-precision floating-point from xmm2/mem to xmm1.
	fn vmovups(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Move unaligned packed single-precision floating-point from xmm1 to xmm2/mem.
	fn vmovups_1(arg0: XMMRegister, arg1: XMMRegister);

	/// Move unaligned packed single-precision floating-point from ymm2/mem to ymm1.
	fn vmovups(&mut self, arg0: YMMRegister, arg1: Any256BitMemory);

	/// Move unaligned packed single-precision floating-point from ymm2/mem to ymm1.
	fn vmovups(&mut self, arg0: YMMRegister, arg1: YMMRegister);

	/// Move unaligned packed single-precision floating-point from ymm1 to ymm2/mem.
	fn vmovups_1(arg0: YMMRegister, arg1: YMMRegister);

	/// Sums absolute 8-bit integer difference of adjacent groups of 4 byte integers in xmm2 and xmm3/m128 and writes the results in xmm1.
	/// Starting offsets within xmm2 and xmm3/m128 are determined by imm8.
	fn vmpsadbw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit);

	/// Sums absolute 8-bit integer difference of adjacent groups of 4 byte integers in xmm2 and xmm3/m128 and writes the results in xmm1.
	/// Starting offsets within xmm2 and xmm3/m128 are determined by imm8.
	fn vmpsadbw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit);

	/// Sums absolute 8-bit integer difference of adjacent groups of 4 byte integers in xmm2 and ymm3/m128 and writes the results in ymm1.
	/// Starting offsets within ymm2 and xmm3/m128 are determined by imm8.
	fn vmpsadbw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit);

	/// Sums absolute 8-bit integer difference of adjacent groups of 4 byte integers in xmm2 and ymm3/m128 and writes the results in ymm1.
	/// Starting offsets within ymm2 and xmm3/m128 are determined by imm8.
	fn vmpsadbw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit);

	/// Multiply packed double-precision floating-point values from xmm3/mem to xmm2 and stores result in xmm1.
	fn vmulpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed double-precision floating-point values from xmm3/mem to xmm2 and stores result in xmm1.
	fn vmulpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed double-precision floating-point values from ymm3/mem to ymm2 and stores result in ymm1.
	fn vmulpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed double-precision floating-point values from ymm3/mem to ymm2 and stores result in ymm1.
	fn vmulpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed single-precision floating-point values from xmm3/mem to xmm2 and stores result in xmm1.
	fn vmulps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed single-precision floating-point values from xmm3/mem to xmm2 and stores result in xmm1.
	fn vmulps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed single-precision floating-point values from ymm3/mem to ymm2 and stores result in ymm1.
	fn vmulps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed single-precision floating-point values from ymm3/mem to ymm2 and stores result in ymm1.
	fn vmulps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply the low double-precision floating-point value in xmm3/mem64 by low double precision floating-point value in xmm2.
	fn vmulsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Multiply the low double-precision floating-point value in xmm3/mem64 by low double precision floating-point value in xmm2.
	fn vmulsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply the low single-precision floating-point value in xmm3/mem by the low single-precision floating-point value in xmm2.
	fn vmulss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory);

	/// Multiply the low single-precision floating-point value in xmm3/mem by the low single-precision floating-point value in xmm2.
	fn vmulss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Return the bitwise logical OR of packed double-precision floating-point values in xmm2 and xmm3/mem.
	fn vorpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Return the bitwise logical OR of packed double-precision floating-point values in xmm2 and xmm3/mem.
	fn vorpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Return the bitwise logical OR of packed double-precision floating-point values in ymm2 and ymm3/mem.
	fn vorpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Return the bitwise logical OR of packed double-precision floating-point values in ymm2 and ymm3/mem.
	fn vorpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Return the bitwise logical OR of packed single-precision floating-point values in xmm2 and xmm3/mem.
	fn vorps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Return the bitwise logical OR of packed single-precision floating-point values in xmm2 and xmm3/mem.
	fn vorps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Return the bitwise logical OR of packed single-precision floating-point values in ymm2 and ymm3/mem.
	fn vorps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Return the bitwise logical OR of packed single-precision floating-point values in ymm2 and ymm3/mem.
	fn vorps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Compute the absolute value of bytes in xmm2/m128 and store UNSIGNED result in xmm1.
	fn vpabsb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compute the absolute value of bytes in xmm2/m128 and store UNSIGNED result in xmm1.
	fn vpabsb(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compute the absolute value of bytes in ymm2/m256 and store UNSIGNED result in ymm1.
	fn vpabsb(&mut self, arg0: YMMRegister, arg1: Any256BitMemory);

	/// Compute the absolute value of bytes in ymm2/m256 and store UNSIGNED result in ymm1.
	fn vpabsb(&mut self, arg0: YMMRegister, arg1: YMMRegister);

	/// Compute the absolute value of 32- bit integers in xmm2/m128 and store UNSIGNED result in xmm1.
	fn vpabsd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compute the absolute value of 32- bit integers in xmm2/m128 and store UNSIGNED result in xmm1.
	fn vpabsd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compute the absolute value of 32-bit integers in ymm2/m256 and store UNSIGNED result in ymm1.
	fn vpabsd(&mut self, arg0: YMMRegister, arg1: Any256BitMemory);

	/// Compute the absolute value of 32-bit integers in ymm2/m256 and store UNSIGNED result in ymm1.
	fn vpabsd(&mut self, arg0: YMMRegister, arg1: YMMRegister);

	/// Compute the absolute value of 16- bit integers in xmm2/m128 and store UNSIGNED result in xmm1.
	fn vpabsw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Compute the absolute value of 16- bit integers in xmm2/m128 and store UNSIGNED result in xmm1.
	fn vpabsw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compute the absolute value of 16-bit integers in ymm2/m256 and store UNSIGNED result in ymm1.
	fn vpabsw(&mut self, arg0: YMMRegister, arg1: Any256BitMemory);

	/// Compute the absolute value of 16-bit integers in ymm2/m256 and store UNSIGNED result in ymm1.
	fn vpabsw(&mut self, arg0: YMMRegister, arg1: YMMRegister);

	/// Converts 4 packed signed doubleword integers from xmm2 and from xmm3/m128 into 8 packed signed word integers in xmm1 using signed saturation.
	fn vpackssdw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Converts 4 packed signed doubleword integers from xmm2 and from xmm3/m128 into 8 packed signed word integers in xmm1 using signed saturation.
	fn vpackssdw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Converts 8 packed signed doubleword integers from ymm2 and from ymm3/m256 into 16 packed signed word integers in ymm1using signed saturation.
	fn vpackssdw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Converts 8 packed signed doubleword integers from ymm2 and from ymm3/m256 into 16 packed signed word integers in ymm1using signed saturation.
	fn vpackssdw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Converts 8 packed signed word integers from xmm2 and from xmm3/m128 into 16 packed signed byte integers in xmm1 using signed saturation.
	fn vpacksswb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Converts 8 packed signed word integers from xmm2 and from xmm3/m128 into 16 packed signed byte integers in xmm1 using signed saturation.
	fn vpacksswb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Converts 16 packed signed word integers from ymm2 and from ymm3/m256 into 32 packed signed byte integers in ymm1 using signed saturation.
	fn vpacksswb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Converts 16 packed signed word integers from ymm2 and from ymm3/m256 into 32 packed signed byte integers in ymm1 using signed saturation.
	fn vpacksswb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Convert 4 packed signed doubleword integers from xmm2 and 4 packed signed doubleword integers from xmm3/m128 into 8 packed unsigned word integers in xmm1 using unsigned saturation.
	fn vpackusdw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Convert 4 packed signed doubleword integers from xmm2 and 4 packed signed doubleword integers from xmm3/m128 into 8 packed unsigned word integers in xmm1 using unsigned saturation.
	fn vpackusdw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Convert 8 packed signed doubleword integers from ymm2 and 8 packed signed doubleword integers from ymm3/m128 into 16 packed unsigned word integers in ymm1 using unsigned saturation.
	fn vpackusdw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Convert 8 packed signed doubleword integers from ymm2 and 8 packed signed doubleword integers from ymm3/m128 into 16 packed unsigned word integers in ymm1 using unsigned saturation.
	fn vpackusdw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Converts 8 signed word integers from xmm2 and 8 signed word integers from xmm3/m128 into 16 unsigned byte integers in xmm1 using unsigned saturation.
	fn vpackuswb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Converts 8 signed word integers from xmm2 and 8 signed word integers from xmm3/m128 into 16 unsigned byte integers in xmm1 using unsigned saturation.
	fn vpackuswb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Converts 16 signed word integers from ymm2 And 16 signed word integers from ymm3/m256 into 32 unsigned byte integers in ymm1 using unsigned saturation.
	fn vpackuswb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Converts 16 signed word integers from ymm2 And 16 signed word integers from ymm3/m256 into 32 unsigned byte integers in ymm1 using unsigned saturation.
	fn vpackuswb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Add packed byte integers from xmm3/m128 and xmm2.
	fn vpaddb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Add packed byte integers from xmm3/m128 and xmm2.
	fn vpaddb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Add packed byte integers from ymm2, and ymm3/m256 and store in ymm1.
	fn vpaddb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Add packed byte integers from ymm2, and ymm3/m256 and store in ymm1.
	fn vpaddb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Add packed doubleword integers from xmm3/m128 and xmm2.
	fn vpaddd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Add packed doubleword integers from xmm3/m128 and xmm2.
	fn vpaddd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Add packed doubleword integers from ymm2, ymm3/m256 and store in ymm1.
	fn vpaddd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Add packed doubleword integers from ymm2, ymm3/m256 and store in ymm1.
	fn vpaddd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Add packed quadword integers xmm3/m128 and xmm2.
	fn vpaddq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Add packed quadword integers xmm3/m128 and xmm2.
	fn vpaddq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Add packed quadword integers from ymm2, ymm3/m256 and store in ymm1.
	fn vpaddq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Add packed quadword integers from ymm2, ymm3/m256 and store in ymm1.
	fn vpaddq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Add packed signed byte integers from xmm3/m128 and xmm2 saturate the results.
	fn vpaddsb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Add packed signed byte integers from xmm3/m128 and xmm2 saturate the results.
	fn vpaddsb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Add packed signed byte integers from ymm2, and ymm3/m256 and store the saturated results in ymm1.
	fn vpaddsb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Add packed signed byte integers from ymm2, and ymm3/m256 and store the saturated results in ymm1.
	fn vpaddsb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Add packed signed word integers from xmm3/m128 and xmm2 and saturate the results.
	fn vpaddsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Add packed signed word integers from xmm3/m128 and xmm2 and saturate the results.
	fn vpaddsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Add packed signed word integers from ymm2, and ymm3/m256 and store the saturated results in ymm1.
	fn vpaddsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Add packed signed word integers from ymm2, and ymm3/m256 and store the saturated results in ymm1.
	fn vpaddsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Add packed unsigned byte integers from xmm3/m128 to xmm2 and saturate the results.
	fn vpaddusb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Add packed unsigned byte integers from xmm3/m128 to xmm2 and saturate the results.
	fn vpaddusb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Add packed unsigned byte integers from ymm2, and ymm3/m256 and store the saturated results in ymm1.
	fn vpaddusb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Add packed unsigned byte integers from ymm2, and ymm3/m256 and store the saturated results in ymm1.
	fn vpaddusb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Add packed unsigned word integers from xmm3/m128 to xmm2 and saturate the results.
	fn vpaddusw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Add packed unsigned word integers from xmm3/m128 to xmm2 and saturate the results.
	fn vpaddusw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Add packed unsigned word integers from ymm2, and ymm3/m256 and store the saturated results in ymm1.
	fn vpaddusw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Add packed unsigned word integers from ymm2, and ymm3/m256 and store the saturated results in ymm1.
	fn vpaddusw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Add packed word integers from xmm3/m128 and xmm2.
	fn vpaddw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Add packed word integers from xmm3/m128 and xmm2.
	fn vpaddw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Add packed word integers from ymm2, ymm3/m256 and store in ymm1.
	fn vpaddw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Add packed word integers from ymm2, ymm3/m256 and store in ymm1.
	fn vpaddw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Concatenate xmm2 and xmm3/m128, extract byte aligned result shifted to the right by constant value in imm8 and result is stored in xmm1.
	fn vpalignr(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit);

	/// Concatenate xmm2 and xmm3/m128, extract byte aligned result shifted to the right by constant value in imm8 and result is stored in xmm1.
	fn vpalignr(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit);

	/// Concatenate pairs of 16 bytes in ymm2 and ymm3/m256 into 32-byte intermediate result, extract byte-aligned, 16-byte result shifted to the right by constant values in imm8 from each intermediate result, and two 16-byte results are stored in ymm1.
	fn vpalignr(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit);

	/// Concatenate pairs of 16 bytes in ymm2 and ymm3/m256 into 32-byte intermediate result, extract byte-aligned, 16-byte result shifted to the right by constant values in imm8 from each intermediate result, and two 16-byte results are stored in ymm1.
	fn vpalignr(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit);

	/// Bitwise AND of xmm3/m128 and xmm.
	fn vpand(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Bitwise AND of xmm3/m128 and xmm.
	fn vpand(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Bitwise AND of ymm2, and ymm3/m256 and store result in ymm1.
	fn vpand(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Bitwise AND of ymm2, and ymm3/m256 and store result in ymm1.
	fn vpand(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Bitwise AND NOT of xmm3/m128 and xmm2.
	fn vpandn(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Bitwise AND NOT of xmm3/m128 and xmm2.
	fn vpandn(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Bitwise AND NOT of ymm2, and ymm3/m256 and store result in ymm1.
	fn vpandn(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Bitwise AND NOT of ymm2, and ymm3/m256 and store result in ymm1.
	fn vpandn(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Average packed unsigned byte integers from xmm3/m128 and xmm2 with rounding.
	fn vpavgb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Average packed unsigned byte integers from xmm3/m128 and xmm2 with rounding.
	fn vpavgb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Average packed unsigned byte integers from ymm2, and ymm3/m256 with rounding and store to ymm1.
	fn vpavgb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Average packed unsigned byte integers from ymm2, and ymm3/m256 with rounding and store to ymm1.
	fn vpavgb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Average packed unsigned word integers from xmm3/m128 and xmm2 with rounding.
	fn vpavgw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Average packed unsigned word integers from xmm3/m128 and xmm2 with rounding.
	fn vpavgw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Average packed unsigned word integers from ymm2, ymm3/m256 with rounding to ymm1.
	fn vpavgw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Average packed unsigned word integers from ymm2, ymm3/m256 with rounding to ymm1.
	fn vpavgw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Select dwords from xmm2 and xmm3/m128 from mask specified in imm8 and store the values into xmm1.
	fn vpblendd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit);

	/// Select dwords from xmm2 and xmm3/m128 from mask specified in imm8 and store the values into xmm1.
	fn vpblendd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit);

	/// Select dwords from ymm2 and ymm3/m256 from mask specified in imm8 and store the values into ymm1.
	fn vpblendd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit);

	/// Select dwords from ymm2 and ymm3/m256 from mask specified in imm8 and store the values into ymm1.
	fn vpblendd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit);

	/// Select byte values from xmm2 and xmm3/m128 using mask bits in the specified mask register, xmm4, and store the values into xmm1.
	fn vpblendvb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: XMMRegister);

	/// Select byte values from xmm2 and xmm3/m128 using mask bits in the specified mask register, xmm4, and store the values into xmm1.
	fn vpblendvb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: XMMRegister);

	/// Select byte values from ymm2 and ymm3/m256 from mask specified in the high bit of each byte in ymm4 and store the values into ymm1.
	fn vpblendvb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: YMMRegister);

	/// Select byte values from ymm2 and ymm3/m256 from mask specified in the high bit of each byte in ymm4 and store the values into ymm1.
	fn vpblendvb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: YMMRegister);

	/// Select words from xmm2 and xmm3/m128 from mask specified in imm8 and store the values into xmm1.
	fn vpblendw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit);

	/// Select words from xmm2 and xmm3/m128 from mask specified in imm8 and store the values into xmm1.
	fn vpblendw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit);

	/// Select words from ymm2 and ymm3/m256 from mask specified in imm8 and store the values into ymm1.
	fn vpblendw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit);

	/// Select words from ymm2 and ymm3/m256 from mask specified in imm8 and store the values into ymm1.
	fn vpblendw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit);

	/// Broadcast a byte integer in the source operand to sixteen locations in xmm1.
	fn vpbroadcastb(&mut self, arg0: XMMRegister, arg1: Any8BitMemory);

	/// Broadcast a byte integer in the source operand to sixteen locations in xmm1.
	fn vpbroadcastb(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Broadcast a byte integer in the source operand to thirty two locations in ymm1.
	fn vpbroadcastb(&mut self, arg0: YMMRegister, arg1: Any8BitMemory);

	/// Broadcast a byte integer in the source operand to thirty two locations in ymm1.
	fn vpbroadcastb(&mut self, arg0: YMMRegister, arg1: XMMRegister);

	/// Broadcast a dword integer in the source operand to four locations in xmm1.
	fn vpbroadcastd(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Broadcast a dword integer in the source operand to four locations in xmm1.
	fn vpbroadcastd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Broadcast a dword integer in the source operand to eight locations in ymm1.
	fn vpbroadcastd(&mut self, arg0: YMMRegister, arg1: Any32BitMemory);

	/// Broadcast a dword integer in the source operand to eight locations in ymm1.
	fn vpbroadcastd(&mut self, arg0: YMMRegister, arg1: XMMRegister);

	/// Broadcast a qword element in mem to two locations in xmm1.
	fn vpbroadcastq(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Broadcast a qword element in mem to two locations in xmm1.
	fn vpbroadcastq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Broadcast a qword element in mem to four locations in ymm1.
	fn vpbroadcastq(&mut self, arg0: YMMRegister, arg1: Any64BitMemory);

	/// Broadcast a qword element in mem to four locations in ymm1.
	fn vpbroadcastq(&mut self, arg0: YMMRegister, arg1: XMMRegister);

	/// Broadcast a word integer in the source operand to eight locations in xmm1.
	fn vpbroadcastw(&mut self, arg0: XMMRegister, arg1: Any16BitMemory);

	/// Broadcast a word integer in the source operand to eight locations in xmm1.
	fn vpbroadcastw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Broadcast a word integer in the source operand to sixteen locations in ymm1.
	fn vpbroadcastw(&mut self, arg0: YMMRegister, arg1: Any16BitMemory);

	/// Broadcast a word integer in the source operand to sixteen locations in ymm1.
	fn vpbroadcastw(&mut self, arg0: YMMRegister, arg1: XMMRegister);

	/// Carry-less multiplication of one quadword of xmm2 by one quadword of xmm3/m128, stores the 128-bit result in xmm1.
	/// The immediate is used to determine which quadwords of xmm2 and xmm3/m128 should be used.
	fn vpclmulqdq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit);

	/// Carry-less multiplication of one quadword of xmm2 by one quadword of xmm3/m128, stores the 128-bit result in xmm1.
	/// The immediate is used to determine which quadwords of xmm2 and xmm3/m128 should be used.
	fn vpclmulqdq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit);

	/// Compare packed bytes in xmm3/m128 and xmm2 for equality.
	fn vpcmpeqb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Compare packed bytes in xmm3/m128 and xmm2 for equality.
	fn vpcmpeqb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Compare packed bytes in ymm3/m256 and ymm2 for equality.
	fn vpcmpeqb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Compare packed bytes in ymm3/m256 and ymm2 for equality.
	fn vpcmpeqb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Compare packed doublewords in xmm3/m128 and xmm2 for equality.
	fn vpcmpeqd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Compare packed doublewords in xmm3/m128 and xmm2 for equality.
	fn vpcmpeqd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Compare packed doublewords in ymm3/m256 and ymm2 for equality.
	fn vpcmpeqd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Compare packed doublewords in ymm3/m256 and ymm2 for equality.
	fn vpcmpeqd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Compare packed quadwords in xmm3/m128 and xmm2 for equality.
	fn vpcmpeqq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Compare packed quadwords in xmm3/m128 and xmm2 for equality.
	fn vpcmpeqq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Compare packed quadwords in ymm3/m256 and ymm2 for equality.
	fn vpcmpeqq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Compare packed quadwords in ymm3/m256 and ymm2 for equality.
	fn vpcmpeqq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Compare packed words in xmm3/m128 and xmm2 for equality.
	fn vpcmpeqw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Compare packed words in xmm3/m128 and xmm2 for equality.
	fn vpcmpeqw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Compare packed words in ymm3/m256 and ymm2 for equality.
	fn vpcmpeqw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Compare packed words in ymm3/m256 and ymm2 for equality.
	fn vpcmpeqw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Perform a packed comparison of string data with explicit lengths, generating an index, and storing the result in ECX.
	fn vpcmpestri(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Perform a packed comparison of string data with explicit lengths, generating an index, and storing the result in ECX.
	fn vpcmpestri(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Perform a packed comparison of string data with explicit lengths, generating a mask, and storing the result in XMM0.
	fn vpcmpestrm(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Perform a packed comparison of string data with explicit lengths, generating a mask, and storing the result in XMM0.
	fn vpcmpestrm(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Compare packed signed byte integers in xmm2 and xmm3/m128 for greater than.
	fn vpcmpgtb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Compare packed signed byte integers in xmm2 and xmm3/m128 for greater than.
	fn vpcmpgtb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Compare packed signed byte integers in ymm2 and ymm3/m256 for greater than.
	fn vpcmpgtb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Compare packed signed byte integers in ymm2 and ymm3/m256 for greater than.
	fn vpcmpgtb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Compare packed signed doubleword integers in xmm2 and xmm3/m128 for greater than.
	fn vpcmpgtd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Compare packed signed doubleword integers in xmm2 and xmm3/m128 for greater than.
	fn vpcmpgtd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Compare packed signed doubleword integers in ymm2 and ymm3/m256 for greater than.
	fn vpcmpgtd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Compare packed signed doubleword integers in ymm2 and ymm3/m256 for greater than.
	fn vpcmpgtd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Compare packed signed qwords in xmm2 and xmm3/m128 for greater than.
	fn vpcmpgtq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Compare packed signed qwords in xmm2 and xmm3/m128 for greater than.
	fn vpcmpgtq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Compare packed signed qwords in ymm2 and ymm3/m256 for greater than.
	fn vpcmpgtq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Compare packed signed qwords in ymm2 and ymm3/m256 for greater than.
	fn vpcmpgtq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Compare packed signed word integers in xmm2 and xmm3/m128 for greater than.
	fn vpcmpgtw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Compare packed signed word integers in xmm2 and xmm3/m128 for greater than.
	fn vpcmpgtw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Compare packed signed word integers in ymm2 and ymm3/m256 for greater than.
	fn vpcmpgtw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Compare packed signed word integers in ymm2 and ymm3/m256 for greater than.
	fn vpcmpgtw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Perform a packed comparison of string data with implicit lengths, generating an index, and storing the result in ECX.
	fn vpcmpistri(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Perform a packed comparison of string data with implicit lengths, generating an index, and storing the result in ECX.
	fn vpcmpistri(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Perform a packed comparison of string data with implicit lengths, generating a Mask, and storing the result in XMM0.
	fn vpcmpistrm(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Perform a packed comparison of string data with implicit lengths, generating a Mask, and storing the result in XMM0.
	fn vpcmpistrm(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Permute 128-bit floating-point fields in ymm2 and ymm3/mem using controls from imm8 and store result in ymm1.
	fn vperm2f128(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit);

	/// Permute 128-bit floating-point fields in ymm2 and ymm3/mem using controls from imm8 and store result in ymm1.
	fn vperm2f128(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit);

	/// Permute 128-bit integer data in ymm2 and ymm3/mem using controls from imm8 and store result in ymm1.
	fn vperm2i128(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit);

	/// Permute 128-bit integer data in ymm2 and ymm3/mem using controls from imm8 and store result in ymm1.
	fn vperm2i128(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit);

	/// Permute doublewords in ymm3/m256 using indexes in ymm2 and store the result in ymm1.
	fn vpermd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Permute doublewords in ymm3/m256 using indexes in ymm2 and store the result in ymm1.
	fn vpermd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Permute double-precision floating-point values in xmm2/mem using controls from imm8.
	fn vpermilpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Permute double-precision floating-point values in xmm2/mem using controls from imm8.
	fn vpermilpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Permute double-precision floating-point values in xmm2 using controls from xmm3/mem and store result in xmm1.
	fn vpermilpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Permute double-precision floating-point values in xmm2 using controls from xmm3/mem and store result in xmm1.
	fn vpermilpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Permute double-precision floating-point values in ymm2/mem using controls from imm8.
	fn vpermilpd(&mut self, arg0: YMMRegister, arg1: Any256BitMemory, arg2: Immediate8Bit);

	/// Permute double-precision floating-point values in ymm2/mem using controls from imm8.
	fn vpermilpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit);

	/// Permute double-precision floating-point values in ymm2 using controls from ymm3/mem and store result in ymm1.
	fn vpermilpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Permute double-precision floating-point values in ymm2 using controls from ymm3/mem and store result in ymm1.
	fn vpermilpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Permute single-precision floating-point values in xmm2/mem using controls from imm8 and store result in xmm1.
	fn vpermilps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Permute single-precision floating-point values in xmm2/mem using controls from imm8 and store result in xmm1.
	fn vpermilps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Permute single-precision floating-point values in xmm2 using controls from xmm3/mem and store result in xmm1.
	fn vpermilps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Permute single-precision floating-point values in xmm2 using controls from xmm3/mem and store result in xmm1.
	fn vpermilps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Permute single-precision floating-point values in ymm2/mem using controls from imm8 and store result in ymm1.
	fn vpermilps(&mut self, arg0: YMMRegister, arg1: Any256BitMemory, arg2: Immediate8Bit);

	/// Permute single-precision floating-point values in ymm2/mem using controls from imm8 and store result in ymm1.
	fn vpermilps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit);

	/// Permute single-precision floating-point values in ymm2 using controls from ymm3/mem and store result in ymm1.
	fn vpermilps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Permute single-precision floating-point values in ymm2 using controls from ymm3/mem and store result in ymm1.
	fn vpermilps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Permute double-precision floating-point elements in ymm2/m256 using indexes in imm8 and store the result in ymm1.
	fn vpermpd(&mut self, arg0: YMMRegister, arg1: Any256BitMemory, arg2: Immediate8Bit);

	/// Permute double-precision floating-point elements in ymm2/m256 using indexes in imm8 and store the result in ymm1.
	fn vpermpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit);

	/// Permute single-precision floating-point elements in ymm3/m256 using indexes in ymm2 and store the result in ymm1.
	fn vpermps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Permute single-precision floating-point elements in ymm3/m256 using indexes in ymm2 and store the result in ymm1.
	fn vpermps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Permute qwords in ymm2/m256 using indexes in imm8 and store the result in ymm1.
	fn vpermq(&mut self, arg0: YMMRegister, arg1: Any256BitMemory, arg2: Immediate8Bit);

	/// Permute qwords in ymm2/m256 using indexes in imm8 and store the result in ymm1.
	fn vpermq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit);

	/// Extract a byte integer value from xmm2 at the source byte offset specified by imm8 into reg or m8.
	/// The upper bits of r64/r32 is filled with.
	fn vpextrb(&mut self, arg0: Any8BitMemory, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Extract a byte integer value from xmm2 at the source byte offset specified by imm8 into reg or m8.
	/// The upper bits of r64/r32 is filled with.
	fn vpextrb(&mut self, arg0: Register32Bit, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Extract a byte integer value from xmm2 at the source byte offset specified by imm8 into reg or m8.
	/// The upper bits of r64/r32 is filled with.
	fn vpextrb(&mut self, arg0: Register64Bit, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Extract a dword integer value from xmm2 at the source dword offset specified by imm8 into r32/m32.
	fn vpextrd(&mut self, arg0: Any32BitMemory, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Extract a dword integer value from xmm2 at the source dword offset specified by imm8 into r32/m32.
	fn vpextrd(&mut self, arg0: Register32Bit, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Extract a qword integer value from xmm2 at the source dword offset specified by imm8 into r64/m64.
	fn vpextrq(&mut self, arg0: Any64BitMemory, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Extract a qword integer value from xmm2 at the source dword offset specified by imm8 into r64/m64.
	fn vpextrq(&mut self, arg0: Register64Bit, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Extract a word integer value from xmm2 at the source word offset specified by imm8 into reg or m16.
	/// The upper bits of r64/r32 is filled with zeros.
	fn vpextrw(&mut self, arg0: Any16BitMemory, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Extract the word specified by imm8 from xmm1 and move it to reg, bits 15:0.
	/// Zero-extend the result.
	/// The upper bits of r64/r32 is filled with zeros.
	fn vpextrw(&mut self, arg0: Register32Bit, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Extract a word integer value from xmm2 at the source word offset specified by imm8 into reg or m16.
	/// The upper bits of r64/r32 is filled with zeros.
	fn vpextrw_1(arg0: Register32Bit, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Extract the word specified by imm8 from xmm1 and move it to reg, bits 15:0.
	/// Zero-extend the result.
	/// The upper bits of r64/r32 is filled with zeros.
	fn vpextrw(&mut self, arg0: Register64Bit, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Extract a word integer value from xmm2 at the source word offset specified by imm8 into reg or m16.
	/// The upper bits of r64/r32 is filled with zeros.
	fn vpextrw_1(arg0: Register64Bit, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Using dword indices specified in vm32x, gather dword values from memory conditioned on mask specified by xmm2.
	/// Conditionally gathered elements are merged into xmm1.
	fn vpgatherdd(&mut self, arg0: XMMRegister, arg1: Any32BitMemory, arg2: XMMRegister);

	/// Using dword indices specified in vm32y, gather dword from memory conditioned on mask specified by ymm2.
	/// Conditionally gathered elements are merged into ymm1.
	fn vpgatherdd(&mut self, arg0: YMMRegister, arg1: Any32BitMemory, arg2: YMMRegister);

	/// Using dword indices specified in vm32x, gather qword values from memory conditioned on mask specified by xmm2.
	/// Conditionally gathered elements are merged into xmm1.
	fn vpgatherdq(&mut self, arg0: XMMRegister, arg1: Any32BitMemory, arg2: XMMRegister);

	/// Using dword indices specified in vm32x, gather qword values from memory conditioned on mask specified by ymm2.
	/// Conditionally gathered elements are merged into ymm1.
	fn vpgatherdq(&mut self, arg0: YMMRegister, arg1: Any32BitMemory, arg2: YMMRegister);

	/// Using qword indices specified in vm64x, gather dword values from memory conditioned on mask specified by xmm2.
	/// Conditionally gathered elements are merged into xmm1.
	fn vpgatherqd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory, arg2: XMMRegister);

	/// Using qword indices specified in vm64y, gather dword values from memory conditioned on mask specified by xmm2.
	/// Conditionally gathered elements are merged into xmm1.
	fn vpgatherqd_1(arg0: XMMRegister, arg1: Any64BitMemory, arg2: XMMRegister);

	/// Using qword indices specified in vm64x, gather qword values from memory conditioned on mask specified by xmm2.
	/// Conditionally gathered elements are merged into xmm1.
	fn vpgatherqq(&mut self, arg0: XMMRegister, arg1: Any64BitMemory, arg2: XMMRegister);

	/// Using qword indices specified in vm64y, gather qword values from memory conditioned on mask specified by ymm2.
	/// Conditionally gathered elements are merged into ymm1.
	fn vpgatherqq(&mut self, arg0: YMMRegister, arg1: Any64BitMemory, arg2: YMMRegister);

	/// Add 32-bit integers horizontally, pack to xmm1.
	fn vphaddd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Add 32-bit integers horizontally, pack to xmm1.
	fn vphaddd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Add 32-bit signed integers horizontally, pack to ymm1.
	fn vphaddd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Add 32-bit signed integers horizontally, pack to ymm1.
	fn vphaddd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Add 16-bit signed integers horizontally, pack saturated integers to xmm1.
	fn vphaddsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Add 16-bit signed integers horizontally, pack saturated integers to xmm1.
	fn vphaddsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Add 16-bit signed integers horizontally, pack saturated integers to ymm1.
	fn vphaddsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Add 16-bit signed integers horizontally, pack saturated integers to ymm1.
	fn vphaddsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Add 16-bit integers horizontally, pack to xmm1.
	fn vphaddw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Add 16-bit integers horizontally, pack to xmm1.
	fn vphaddw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Add 16-bit signed integers horizontally, pack to ymm1.
	fn vphaddw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Add 16-bit signed integers horizontally, pack to ymm1.
	fn vphaddw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Find the minimum unsigned word in xmm2/m128 and place its value in the low word of xmm1 and its index in the second-lowest word of xmm1.
	fn vphminposuw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Find the minimum unsigned word in xmm2/m128 and place its value in the low word of xmm1 and its index in the second-lowest word of xmm1.
	fn vphminposuw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Subtract 32-bit signed integers horizontally, pack to xmm1.
	fn vphsubd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Subtract 32-bit signed integers horizontally, pack to xmm1.
	fn vphsubd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Subtract 32-bit signed integers horizontally, pack to ymm1.
	fn vphsubd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Subtract 32-bit signed integers horizontally, pack to ymm1.
	fn vphsubd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Subtract 16-bit signed integer horizontally, pack saturated integers to xmm1.
	fn vphsubsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Subtract 16-bit signed integer horizontally, pack saturated integers to xmm1.
	fn vphsubsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Subtract 16-bit signed integer horizontally, pack saturated integers to ymm1.
	fn vphsubsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Subtract 16-bit signed integer horizontally, pack saturated integers to ymm1.
	fn vphsubsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Subtract 16-bit signed integers horizontally, pack to xmm1.
	fn vphsubw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Subtract 16-bit signed integers horizontally, pack to xmm1.
	fn vphsubw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Subtract 16-bit signed integers horizontally, pack to ymm1.
	fn vphsubw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Subtract 16-bit signed integers horizontally, pack to ymm1.
	fn vphsubw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Merge a byte integer value from r32/m8 and rest from xmm2 into xmm1 at the byte offset in imm8.
	fn vpinsrb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any8BitMemory, arg3: Immediate8Bit);

	/// Merge a byte integer value from r32/m8 and rest from xmm2 into xmm1 at the byte offset in imm8.
	fn vpinsrb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Register32Bit, arg3: Immediate8Bit);

	/// Insert a dword integer value from r32/m32 and rest from xmm2 into xmm1 at the dword offset in imm8.
	fn vpinsrd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory, arg3: Immediate8Bit);

	/// Insert a dword integer value from r32/m32 and rest from xmm2 into xmm1 at the dword offset in imm8.
	fn vpinsrd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Register32Bit, arg3: Immediate8Bit);

	/// Insert a qword integer value from r64/m64 and rest from xmm2 into xmm1 at the qword offset in imm8.
	fn vpinsrq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory, arg3: Immediate8Bit);

	/// Insert a qword integer value from r64/m64 and rest from xmm2 into xmm1 at the qword offset in imm8.
	fn vpinsrq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Register64Bit, arg3: Immediate8Bit);

	/// Insert a word integer value from r32/m16 and rest from xmm2 into xmm1 at the word offset in imm8.
	fn vpinsrw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any16BitMemory, arg3: Immediate8Bit);

	/// Insert a word integer value from r32/m16 and rest from xmm2 into xmm1 at the word offset in imm8.
	fn vpinsrw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Register32Bit, arg3: Immediate8Bit);

	/// Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to xmm1.
	fn vpmaddubsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to xmm1.
	fn vpmaddubsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to ymm1.
	fn vpmaddubsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to ymm1.
	fn vpmaddubsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply the packed word integers in xmm2 by the packed word integers in xmm3/m128, add adjacent doubleword results, and store in xmm1.
	fn vpmaddwd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply the packed word integers in xmm2 by the packed word integers in xmm3/m128, add adjacent doubleword results, and store in xmm1.
	fn vpmaddwd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply the packed word integers in ymm2 by the packed word integers in ymm3/m256, add adjacent doubleword results, and store in ymm1.
	fn vpmaddwd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply the packed word integers in ymm2 by the packed word integers in ymm3/m256, add adjacent doubleword results, and store in ymm1.
	fn vpmaddwd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Conditionally store dword values from xmm2 using mask in xmm1.
	fn vpmaskmovd(&mut self, arg0: Any128BitMemory, arg1: XMMRegister, arg2: XMMRegister);

	/// Conditionally store dword values from ymm2 using mask in ymm1.
	fn vpmaskmovd(&mut self, arg0: Any256BitMemory, arg1: YMMRegister, arg2: YMMRegister);

	/// Conditionally load dword values from m128 using mask in xmm2 and store in xmm1.
	fn vpmaskmovd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Conditionally load dword values from m256 using mask in ymm2 and store in ymm1.
	fn vpmaskmovd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Conditionally store qword values from xmm2 using mask in xmm1.
	fn vpmaskmovq(&mut self, arg0: Any128BitMemory, arg1: XMMRegister, arg2: XMMRegister);

	/// Conditionally store qword values from ymm2 using mask in ymm1.
	fn vpmaskmovq(&mut self, arg0: Any256BitMemory, arg1: YMMRegister, arg2: YMMRegister);

	/// Conditionally load qword values from m128 using mask in xmm2 and store in xmm1.
	fn vpmaskmovq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Conditionally load qword values from m256 using mask in ymm2 and store in ymm1.
	fn vpmaskmovq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Compare packed signed byte integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1.
	fn vpmaxsb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Compare packed signed byte integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1.
	fn vpmaxsb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Compare packed signed byte integers in ymm2 and ymm3/m128 and store packed maximum values in ymm1.
	fn vpmaxsb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Compare packed signed byte integers in ymm2 and ymm3/m128 and store packed maximum values in ymm1.
	fn vpmaxsb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Compare packed signed dword integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1.
	fn vpmaxsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Compare packed signed dword integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1.
	fn vpmaxsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Compare packed signed dword integers in ymm2 and ymm3/m128 and store packed maximum values in ymm1.
	fn vpmaxsd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Compare packed signed dword integers in ymm2 and ymm3/m128 and store packed maximum values in ymm1.
	fn vpmaxsd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Compare packed signed word integers in xmm3/m128 and xmm2 and store packed maximum values in xmm1.
	fn vpmaxsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Compare packed signed word integers in xmm3/m128 and xmm2 and store packed maximum values in xmm1.
	fn vpmaxsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Compare packed signed word integers in ymm3/m128 and ymm2 and store packed maximum values in ymm1.
	fn vpmaxsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Compare packed signed word integers in ymm3/m128 and ymm2 and store packed maximum values in ymm1.
	fn vpmaxsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Compare packed unsigned byte integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1.
	fn vpmaxub(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Compare packed unsigned byte integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1.
	fn vpmaxub(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Compare packed unsigned byte integers in ymm2 and ymm3/m256 and store packed maximum values in ymm1.
	fn vpmaxub(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Compare packed unsigned byte integers in ymm2 and ymm3/m256 and store packed maximum values in ymm1.
	fn vpmaxub(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Compare packed unsigned dword integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1.
	fn vpmaxud(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Compare packed unsigned dword integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1.
	fn vpmaxud(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Compare packed unsigned dword integers in ymm2 and ymm3/m256 and store packed maximum values in ymm1.
	fn vpmaxud(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Compare packed unsigned dword integers in ymm2 and ymm3/m256 and store packed maximum values in ymm1.
	fn vpmaxud(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Compare packed unsigned word integers in xmm3/m128 and xmm2 and store maximum packed values in xmm1.
	fn vpmaxuw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Compare packed unsigned word integers in xmm3/m128 and xmm2 and store maximum packed values in xmm1.
	fn vpmaxuw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Compare packed unsigned word integers in ymm3/m256 and ymm2 and store maximum packed values in ymm1.
	fn vpmaxuw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Compare packed unsigned word integers in ymm3/m256 and ymm2 and store maximum packed values in ymm1.
	fn vpmaxuw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Compare packed signed byte integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1.
	fn vpminsb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Compare packed signed byte integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1.
	fn vpminsb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Compare packed signed byte integers in ymm2 and ymm3/m256 and store packed minimum values in ymm1.
	fn vpminsb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Compare packed signed byte integers in ymm2 and ymm3/m256 and store packed minimum values in ymm1.
	fn vpminsb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Compare packed signed dword integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1.
	fn vpminsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Compare packed signed dword integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1.
	fn vpminsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Compare packed signed dword integers in ymm2 and ymm3/m128 and store packed minimum values in ymm1.
	fn vpminsd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Compare packed signed dword integers in ymm2 and ymm3/m128 and store packed minimum values in ymm1.
	fn vpminsd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Compare packed signed word integers in xmm3/m128 and xmm2 and return packed minimum values in xmm1.
	fn vpminsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Compare packed signed word integers in xmm3/m128 and xmm2 and return packed minimum values in xmm1.
	fn vpminsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Compare packed unsigned byte integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1.
	fn vpminub(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Compare packed unsigned byte integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1.
	fn vpminub(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Compare packed unsigned byte integers in ymm2 and ymm3/m256 and store packed minimum values in ymm1.
	fn vpminub(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Compare packed unsigned byte integers in ymm2 and ymm3/m256 and store packed minimum values in ymm1.
	fn vpminub(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Compare packed unsigned dword integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1.
	fn vpminud(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Compare packed unsigned dword integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1.
	fn vpminud(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Compare packed unsigned dword integers in ymm2 and ymm3/m256 and store packed minimum values in ymm1.
	fn vpminud(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Compare packed unsigned dword integers in ymm2 and ymm3/m256 and store packed minimum values in ymm1.
	fn vpminud(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Compare packed unsigned word integers in xmm3/m128 and xmm2 and return packed minimum values in xmm1.
	fn vpminuw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Compare packed unsigned word integers in xmm3/m128 and xmm2 and return packed minimum values in xmm1.
	fn vpminuw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Compare packed unsigned word integers in ymm3/m256 and ymm2 and return packed minimum values in ymm1.
	fn vpminuw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Compare packed unsigned word integers in ymm3/m256 and ymm2 and return packed minimum values in ymm1.
	fn vpminuw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Move a byte mask of xmm1 to reg.
	/// The upper bits of r32 or r64 are filled with zeros.
	fn vpmovmskb(&mut self, arg0: Register32Bit, arg1: XMMRegister);

	/// Move a 32-bit mask of ymm1 to reg.
	/// The upper bits of r64 are filled with zeros.
	fn vpmovmskb(&mut self, arg0: Register32Bit, arg1: YMMRegister);

	/// Move a byte mask of xmm1 to reg.
	/// The upper bits of r32 or r64 are filled with zeros.
	fn vpmovmskb(&mut self, arg0: Register64Bit, arg1: XMMRegister);

	/// Move a 32-bit mask of ymm1 to reg.
	/// The upper bits of r64 are filled with zeros.
	fn vpmovmskb(&mut self, arg0: Register64Bit, arg1: YMMRegister);

	/// Sign extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 32-bit integers in xmm1.
	fn vpmovsxbd(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Sign extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 32-bit integers in xmm1.
	fn vpmovsxbd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Sign extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 32-bit integers in ymm1.
	fn vpmovsxbd(&mut self, arg0: YMMRegister, arg1: Any64BitMemory);

	/// Sign extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 32-bit integers in ymm1.
	fn vpmovsxbd(&mut self, arg0: YMMRegister, arg1: XMMRegister);

	/// Sign extend 2 packed 8-bit integers in the low 2 bytes of xmm2/m16 to 2 packed 64-bit integers in xmm1.
	fn vpmovsxbq(&mut self, arg0: XMMRegister, arg1: Any16BitMemory);

	/// Sign extend 2 packed 8-bit integers in the low 2 bytes of xmm2/m16 to 2 packed 64-bit integers in xmm1.
	fn vpmovsxbq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Sign extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 64-bit integers in ymm1.
	fn vpmovsxbq(&mut self, arg0: YMMRegister, arg1: Any32BitMemory);

	/// Sign extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 64-bit integers in ymm1.
	fn vpmovsxbq(&mut self, arg0: YMMRegister, arg1: XMMRegister);

	/// Sign extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 16-bit integers in xmm1.
	fn vpmovsxbw(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Sign extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 16-bit integers in xmm1.
	fn vpmovsxbw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Sign extend 16 packed 8-bit integers in xmm2/m128 to 16 packed 16-bit integers in ymm1.
	fn vpmovsxbw(&mut self, arg0: YMMRegister, arg1: Any128BitMemory);

	/// Sign extend 16 packed 8-bit integers in xmm2/m128 to 16 packed 16-bit integers in ymm1.
	fn vpmovsxbw(&mut self, arg0: YMMRegister, arg1: XMMRegister);

	/// Sign extend 2 packed 32-bit integers in the low 8 bytes of xmm2/m64 to 2 packed 64-bit integers in xmm1.
	fn vpmovsxdq(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Sign extend 2 packed 32-bit integers in the low 8 bytes of xmm2/m64 to 2 packed 64-bit integers in xmm1.
	fn vpmovsxdq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Sign extend 4 packed 32-bit integers in the low 16 bytes of xmm2/m128 to 4 packed 64-bit integers in ymm1.
	fn vpmovsxdq(&mut self, arg0: YMMRegister, arg1: Any128BitMemory);

	/// Sign extend 4 packed 32-bit integers in the low 16 bytes of xmm2/m128 to 4 packed 64-bit integers in ymm1.
	fn vpmovsxdq(&mut self, arg0: YMMRegister, arg1: XMMRegister);

	/// Sign extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 32-bit integers in xmm1.
	fn vpmovsxwd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Sign extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 32-bit integers in xmm1.
	fn vpmovsxwd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Sign extend 8 packed 16-bit integers in the low 16 bytes of xmm2/m128 to 8 packed 32-bit integers in ymm1.
	fn vpmovsxwd(&mut self, arg0: YMMRegister, arg1: Any128BitMemory);

	/// Sign extend 8 packed 16-bit integers in the low 16 bytes of xmm2/m128 to 8 packed 32-bit integers in ymm1.
	fn vpmovsxwd(&mut self, arg0: YMMRegister, arg1: XMMRegister);

	/// Sign extend 2 packed 16-bit integers in the low 4 bytes of xmm2/m32 to 2 packed 64-bit integers in xmm1.
	fn vpmovsxwq(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Sign extend 2 packed 16-bit integers in the low 4 bytes of xmm2/m32 to 2 packed 64-bit integers in xmm1.
	fn vpmovsxwq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Sign extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 64-bit integers in ymm1.
	fn vpmovsxwq(&mut self, arg0: YMMRegister, arg1: Any64BitMemory);

	/// Sign extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 64-bit integers in ymm1.
	fn vpmovsxwq(&mut self, arg0: YMMRegister, arg1: XMMRegister);

	/// Zero extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 32-bit integers in xmm1.
	fn vpmovzxbd(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Zero extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 32-bit integers in xmm1.
	fn vpmovzxbd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Zero extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 32-bit integers in ymm1.
	fn vpmovzxbd(&mut self, arg0: YMMRegister, arg1: Any64BitMemory);

	/// Zero extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 32-bit integers in ymm1.
	fn vpmovzxbd(&mut self, arg0: YMMRegister, arg1: XMMRegister);

	/// Zero extend 2 packed 8-bit integers in the low 2 bytes of xmm2/m16 to 2 packed 64-bit integers in xmm1.
	fn vpmovzxbq(&mut self, arg0: XMMRegister, arg1: Any16BitMemory);

	/// Zero extend 2 packed 8-bit integers in the low 2 bytes of xmm2/m16 to 2 packed 64-bit integers in xmm1.
	fn vpmovzxbq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Zero extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 64-bit integers in ymm1.
	fn vpmovzxbq(&mut self, arg0: YMMRegister, arg1: Any32BitMemory);

	/// Zero extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 64-bit integers in ymm1.
	fn vpmovzxbq(&mut self, arg0: YMMRegister, arg1: XMMRegister);

	/// Zero extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 16-bit integers in xmm1.
	fn vpmovzxbw(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Zero extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 16-bit integers in xmm1.
	fn vpmovzxbw(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Zero extend 16 packed 8-bit integers in the low 16 bytes of xmm2/m128 to 16 packed 16-bit integers in ymm1.
	fn vpmovzxbw(&mut self, arg0: YMMRegister, arg1: Any128BitMemory);

	/// Zero extend 16 packed 8-bit integers in the low 16 bytes of xmm2/m128 to 16 packed 16-bit integers in ymm1.
	fn vpmovzxbw(&mut self, arg0: YMMRegister, arg1: XMMRegister);

	/// Zero extend 2 packed 32-bit integers in the low 8 bytes of xmm2/m64 to 2 packed 64-bit integers in xmm1.
	fn vpmovzxdq(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Zero extend 2 packed 32-bit integers in the low 8 bytes of xmm2/m64 to 2 packed 64-bit integers in xmm1.
	fn vpmovzxdq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Zero extend 4 packed 32-bit integers in the low 16 bytes of xmm2/m128 to 4 packed 64-bit integers in ymm1.
	fn vpmovzxdq(&mut self, arg0: YMMRegister, arg1: Any128BitMemory);

	/// Zero extend 4 packed 32-bit integers in the low 16 bytes of xmm2/m128 to 4 packed 64-bit integers in ymm1.
	fn vpmovzxdq(&mut self, arg0: YMMRegister, arg1: XMMRegister);

	/// Zero extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 32-bit integers in xmm1.
	fn vpmovzxwd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Zero extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 32-bit integers in xmm1.
	fn vpmovzxwd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Zero extend 8 packed 16-bit integers in the low 16 bytes of xmm2/m128 to 8 packed 32-bit integers in ymm1.
	fn vpmovzxwd(&mut self, arg0: YMMRegister, arg1: Any128BitMemory);

	/// Zero extend 8 packed 16-bit integers in the low 16 bytes of xmm2/m128 to 8 packed 32-bit integers in ymm1.
	fn vpmovzxwd(&mut self, arg0: YMMRegister, arg1: XMMRegister);

	/// Zero extend 2 packed 16-bit integers in the low 4 bytes of xmm2/m32 to 2 packed 64-bit integers in xmm1.
	fn vpmovzxwq(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Zero extend 2 packed 16-bit integers in the low 4 bytes of xmm2/m32 to 2 packed 64-bit integers in xmm1.
	fn vpmovzxwq(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Zero extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 64-bit integers in xmm1.
	fn vpmovzxwq(&mut self, arg0: YMMRegister, arg1: Any64BitMemory);

	/// Zero extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 64-bit integers in xmm1.
	fn vpmovzxwq(&mut self, arg0: YMMRegister, arg1: XMMRegister);

	/// Multiply packed signed doubleword integers in xmm2 by packed signed doubleword integers in xmm3/m128, and store the quadword results in xmm1.
	fn vpmuldq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed signed doubleword integers in xmm2 by packed signed doubleword integers in xmm3/m128, and store the quadword results in xmm1.
	fn vpmuldq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed signed doubleword integers in ymm2 by packed signed doubleword integers in ymm3/m256, and store the quadword results in ymm1.
	fn vpmuldq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed signed doubleword integers in ymm2 by packed signed doubleword integers in ymm3/m256, and store the quadword results in ymm1.
	fn vpmuldq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to xmm1.
	fn vpmulhrsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to xmm1.
	fn vpmulhrsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to ymm1.
	fn vpmulhrsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to ymm1.
	fn vpmulhrsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply the packed unsigned word integers in xmm2 and xmm3/m128, and store the high 16 bits of the results in xmm1.
	fn vpmulhuw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply the packed unsigned word integers in xmm2 and xmm3/m128, and store the high 16 bits of the results in xmm1.
	fn vpmulhuw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply the packed unsigned word integers in ymm2 and ymm3/m256, and store the high 16 bits of the results in ymm1.
	fn vpmulhuw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply the packed unsigned word integers in ymm2 and ymm3/m256, and store the high 16 bits of the results in ymm1.
	fn vpmulhuw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply the packed signed word integers in xmm2 and xmm3/m128, and store the high 16 bits of the results in xmm1.
	fn vpmulhw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply the packed signed word integers in xmm2 and xmm3/m128, and store the high 16 bits of the results in xmm1.
	fn vpmulhw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply the packed signed word integers in ymm2 and ymm3/m256, and store the high 16 bits of the results in ymm1.
	fn vpmulhw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply the packed signed word integers in ymm2 and ymm3/m256, and store the high 16 bits of the results in ymm1.
	fn vpmulhw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply the packed dword signed integers in xmm2 and xmm3/m128 and store the low 32 bits of each product in xmm1.
	fn vpmulld(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply the packed dword signed integers in xmm2 and xmm3/m128 and store the low 32 bits of each product in xmm1.
	fn vpmulld(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply the packed dword signed integers in ymm2 and ymm3/m256 and store the low 32 bits of each product in ymm1.
	fn vpmulld(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply the packed dword signed integers in ymm2 and ymm3/m256 and store the low 32 bits of each product in ymm1.
	fn vpmulld(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply the packed dword signed integers in xmm2 and xmm3/m128 and store the low 32 bits of each product in xmm1.
	fn vpmullw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply the packed dword signed integers in xmm2 and xmm3/m128 and store the low 32 bits of each product in xmm1.
	fn vpmullw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply the packed signed word integers in ymm2 and ymm3/m256, and store the low 16 bits of the results in ymm1.
	fn vpmullw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply the packed signed word integers in ymm2 and ymm3/m256, and store the low 16 bits of the results in ymm1.
	fn vpmullw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Multiply packed unsigned doubleword integers in xmm2 by packed unsigned doubleword integers in xmm3/m128, and store the quadword results in xmm1.
	fn vpmuludq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Multiply packed unsigned doubleword integers in xmm2 by packed unsigned doubleword integers in xmm3/m128, and store the quadword results in xmm1.
	fn vpmuludq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Multiply packed unsigned doubleword integers in ymm2 by packed unsigned doubleword integers in ymm3/m256, and store the quadword results in ymm1.
	fn vpmuludq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Multiply packed unsigned doubleword integers in ymm2 by packed unsigned doubleword integers in ymm3/m256, and store the quadword results in ymm1.
	fn vpmuludq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Bitwise OR of xmm2/m128 and xmm3.
	fn vpor(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Bitwise OR of xmm2/m128 and xmm3.
	fn vpor(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Bitwise OR of ymm2/m256 and ymm3.
	fn vpor(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Bitwise OR of ymm2/m256 and ymm3.
	fn vpor(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Computes the absolute differences of the packed unsigned byte integers from xmm3 /m128 and xmm2; the 8 low differences and 8 high differences are then summed separately to produce two unsigned word integer results.
	fn vpsadbw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Computes the absolute differences of the packed unsigned byte integers from xmm3 /m128 and xmm2; the 8 low differences and 8 high differences are then summed separately to produce two unsigned word integer results.
	fn vpsadbw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Computes the absolute differences of the packed unsigned byte integers from ymm3/m256 and ymm2; then each consecutive 8 differences are summed separately to produce four unsigned word integer results.
	fn vpsadbw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Computes the absolute differences of the packed unsigned byte integers from ymm3/m256 and ymm2; then each consecutive 8 differences are summed separately to produce four unsigned word integer results.
	fn vpsadbw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Shuffle bytes in xmm2 according to contents of xmm3/m128.
	fn vpshufb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Shuffle bytes in xmm2 according to contents of xmm3/m128.
	fn vpshufb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Shuffle bytes in ymm2 according to contents of ymm3/m256.
	fn vpshufb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Shuffle bytes in ymm2 according to contents of ymm3/m256.
	fn vpshufb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Shuffle the doublewords in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.
	fn vpshufd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Shuffle the doublewords in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.
	fn vpshufd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Shuffle the doublewords in ymm2/m256 based on the encoding in imm8 and store the result in ymm1.
	fn vpshufd(&mut self, arg0: YMMRegister, arg1: Any256BitMemory, arg2: Immediate8Bit);

	/// Shuffle the doublewords in ymm2/m256 based on the encoding in imm8 and store the result in ymm1.
	fn vpshufd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit);

	/// Shuffle the high words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.
	fn vpshufhw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Shuffle the high words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.
	fn vpshufhw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Shuffle the high words in ymm2/m256 based on the encoding in imm8 and store the result in ymm1.
	fn vpshufhw(&mut self, arg0: YMMRegister, arg1: Any256BitMemory, arg2: Immediate8Bit);

	/// Shuffle the high words in ymm2/m256 based on the encoding in imm8 and store the result in ymm1.
	fn vpshufhw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit);

	/// Shuffle the low words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.
	fn vpshuflw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Shuffle the low words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.
	fn vpshuflw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Shuffle the low words in ymm2/m256 based on the encoding in imm8 and store the result in ymm1.
	fn vpshuflw(&mut self, arg0: YMMRegister, arg1: Any256BitMemory, arg2: Immediate8Bit);

	/// Shuffle the low words in ymm2/m256 based on the encoding in imm8 and store the result in ymm1.
	fn vpshuflw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit);

	/// Negate/zero/preserve packed byte integers in xmm2 depending on the corresponding sign in xmm3/m128.
	fn vpsignb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Negate/zero/preserve packed byte integers in xmm2 depending on the corresponding sign in xmm3/m128.
	fn vpsignb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Negate/zero/preserve packed doubleword integers in xmm2 depending on the corresponding sign in xmm3/m128.
	fn vpsignd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Negate/zero/preserve packed doubleword integers in xmm2 depending on the corresponding sign in xmm3/m128.
	fn vpsignd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Negate/zero/preserve packed word integers in xmm2 depending on the corresponding sign in xmm3/m128.
	fn vpsignw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Negate/zero/preserve packed word integers in xmm2 depending on the corresponding sign in xmm3/m128.
	fn vpsignw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Shift doublewords in xmm2 left by imm8 while shifting in 0s.
	fn vpslld(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Shift doublewords in xmm2 left by amount specified in xmm3/m128 while shifting in 0s.
	fn vpslld(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Shift doublewords in xmm2 left by amount specified in xmm3/m128 while shifting in 0s.
	fn vpslld(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Shift doublewords in ymm2 left by imm8 while shifting in 0s.
	fn vpslld(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit);

	/// Shift doublewords in ymm2 left by amount specified in xmm3/m128 while shifting in 0s.
	fn vpslld(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any128BitMemory);

	/// Shift doublewords in ymm2 left by amount specified in xmm3/m128 while shifting in 0s.
	fn vpslld(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: XMMRegister);

	/// Shift xmm2 left by imm8 bytes while shifting in 0s and store result in xmm1.
	fn vpslldq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Shift ymm2 left by imm8 bytes while shifting in 0s and store result in ymm1.
	fn vpslldq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit);

	/// Shift quadwords in xmm2 left by imm8 while shifting in 0s.
	fn vpsllq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Shift quadwords in xmm2 left by amount specified in xmm3/m128 while shifting in 0s.
	fn vpsllq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Shift quadwords in xmm2 left by amount specified in xmm3/m128 while shifting in 0s.
	fn vpsllq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Shift quadwords in ymm2 left by imm8 while shifting in 0s.
	fn vpsllq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit);

	/// Shift quadwords in ymm2 left by amount specified in xmm3/m128 while shifting in 0s.
	fn vpsllq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any128BitMemory);

	/// Shift quadwords in ymm2 left by amount specified in xmm3/m128 while shifting in 0s.
	fn vpsllq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: XMMRegister);

	/// Shift bits in doublewords in xmm2 left by amount specified in the corresponding element of xmm3/m128 while shifting in 0s.
	fn vpsllvd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Shift bits in doublewords in xmm2 left by amount specified in the corresponding element of xmm3/m128 while shifting in 0s.
	fn vpsllvd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Shift bits in doublewords in ymm2 left by amount specified in the corresponding element of ymm3/m256 while shifting in 0s.
	fn vpsllvd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Shift bits in doublewords in ymm2 left by amount specified in the corresponding element of ymm3/m256 while shifting in 0s.
	fn vpsllvd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Shift bits in quadwords in xmm2 left by amount specified in the corresponding element of xmm3/m128 while shifting in 0s.
	fn vpsllvq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Shift bits in quadwords in xmm2 left by amount specified in the corresponding element of xmm3/m128 while shifting in 0s.
	fn vpsllvq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Shift bits in quadwords in ymm2 left by amount specified in the corresponding element of ymm3/m256 while shifting in 0s.
	fn vpsllvq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Shift bits in quadwords in ymm2 left by amount specified in the corresponding element of ymm3/m256 while shifting in 0s.
	fn vpsllvq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Shift words in xmm2 left by imm8 while shifting in 0s.
	fn vpsllw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Shift words in xmm2 left by amount specified in xmm3/m128 while shifting in 0s.
	fn vpsllw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Shift words in xmm2 left by amount specified in xmm3/m128 while shifting in 0s.
	fn vpsllw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Shift words in ymm2 left by imm8 while shifting in 0s.
	fn vpsllw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit);

	/// Shift words in ymm2 left by amount specified in xmm3/m128 while shifting in 0s.
	fn vpsllw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any128BitMemory);

	/// Shift words in ymm2 left by amount specified in xmm3/m128 while shifting in 0s.
	fn vpsllw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: XMMRegister);

	/// Shift doublewords in xmm2 right by imm8 while shifting in sign bits.
	fn vpsrad(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Shift doublewords in xmm2 right by amount specified in xmm3/m128 while shifting in sign bits.
	fn vpsrad(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Shift doublewords in xmm2 right by amount specified in xmm3/m128 while shifting in sign bits.
	fn vpsrad(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Shift doublewords in ymm2 right by imm8 while shifting in sign bits.
	fn vpsrad(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit);

	/// Shift doublewords in ymm2 right by amount specified in xmm3/m128 while shifting in sign bits.
	fn vpsrad(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any128BitMemory);

	/// Shift doublewords in ymm2 right by amount specified in xmm3/m128 while shifting in sign bits.
	fn vpsrad(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: XMMRegister);

	/// Shift bits in doublewords in xmm2 right by amount specified in the corresponding element of xmm3/m128 while shifting in the sign bits.
	fn vpsravd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Shift bits in doublewords in xmm2 right by amount specified in the corresponding element of xmm3/m128 while shifting in the sign bits.
	fn vpsravd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Shift bits in doublewords in ymm2 right by amount specified in the corresponding element of ymm3/m256 while shifting in the sign bits.
	fn vpsravd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Shift bits in doublewords in ymm2 right by amount specified in the corresponding element of ymm3/m256 while shifting in the sign bits.
	fn vpsravd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Shift words in xmm2 right by imm8 while shifting in sign bits.
	fn vpsraw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Shift words in xmm2 right by amount specified in xmm3/m128 while shifting in sign bits.
	fn vpsraw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Shift words in xmm2 right by amount specified in xmm3/m128 while shifting in sign bits.
	fn vpsraw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Shift words in ymm2 right by imm8 while shifting in sign bits.
	fn vpsraw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit);

	/// Shift words in ymm2 right by amount specified in xmm3/m128 while shifting in sign bits.
	fn vpsraw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any128BitMemory);

	/// Shift words in ymm2 right by amount specified in xmm3/m128 while shifting in sign bits.
	fn vpsraw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: XMMRegister);

	/// Shift doublewords in xmm2 right by imm8 while shifting in 0s.
	fn vpsrld(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Shift doublewords in xmm2 right by amount specified in xmm3/m128 while shifting in 0s.
	fn vpsrld(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Shift doublewords in xmm2 right by amount specified in xmm3/m128 while shifting in 0s.
	fn vpsrld(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Shift doublewords in ymm2 right by imm8 while shifting in 0s.
	fn vpsrld(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit);

	/// Shift doublewords in ymm2 right by amount specified in xmm3/m128 while shifting in 0s.
	fn vpsrld(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any128BitMemory);

	/// Shift doublewords in ymm2 right by amount specified in xmm3/m128 while shifting in 0s.
	fn vpsrld(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: XMMRegister);

	/// Shift xmm2 right by imm8 bytes while shifting in 0s.
	fn vpsrldq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Shift ymm1 right by imm8 bytes while shifting in 0s.
	fn vpsrldq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit);

	/// Shift quadwords in xmm2 right by imm8 while shifting in 0s.
	fn vpsrlq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Shift quadwords in xmm2 right by amount specified in xmm3/m128 while shifting in 0s.
	fn vpsrlq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Shift quadwords in xmm2 right by amount specified in xmm3/m128 while shifting in 0s.
	fn vpsrlq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Shift quadwords in ymm2 right by imm8 while shifting in 0s.
	fn vpsrlq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit);

	/// Shift quadwords in ymm2 right by amount specified in xmm3/m128 while shifting in 0s.
	fn vpsrlq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any128BitMemory);

	/// Shift quadwords in ymm2 right by amount specified in xmm3/m128 while shifting in 0s.
	fn vpsrlq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: XMMRegister);

	/// Shift bits in doublewords in xmm2 right by amount specified in the corresponding element of xmm3/m128 while shifting in 0s.
	fn vpsrlvd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Shift bits in doublewords in xmm2 right by amount specified in the corresponding element of xmm3/m128 while shifting in 0s.
	fn vpsrlvd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Shift bits in doublewords in ymm2 right by amount specified in the corresponding element of ymm3/m256 while shifting in 0s.
	fn vpsrlvd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Shift bits in doublewords in ymm2 right by amount specified in the corresponding element of ymm3/m256 while shifting in 0s.
	fn vpsrlvd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Shift bits in quadwords in xmm2 right by amount specified in the corresponding element of xmm3/m128 while shifting in 0s.
	fn vpsrlvq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Shift bits in quadwords in xmm2 right by amount specified in the corresponding element of xmm3/m128 while shifting in 0s.
	fn vpsrlvq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Shift bits in quadwords in ymm2 right by amount specified in the corresponding element of ymm3/m256 while shifting in 0s.
	fn vpsrlvq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Shift bits in quadwords in ymm2 right by amount specified in the corresponding element of ymm3/m256 while shifting in 0s.
	fn vpsrlvq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Shift words in xmm2 right by imm8 while shifting in 0s.
	fn vpsrlw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Shift words in xmm2 right by amount specified in xmm3/m128 while shifting in 0s.
	fn vpsrlw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Shift words in xmm2 right by amount specified in xmm3/m128 while shifting in 0s.
	fn vpsrlw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Shift words in ymm2 right by imm8 while shifting in 0s.
	fn vpsrlw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit);

	/// Shift words in ymm2 right by amount specified in xmm3/m128 while shifting in 0s.
	fn vpsrlw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any128BitMemory);

	/// Shift words in ymm2 right by amount specified in xmm3/m128 while shifting in 0s.
	fn vpsrlw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: XMMRegister);

	/// Subtract packed byte integers in xmm3/m128 from xmm2.
	fn vpsubb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Subtract packed byte integers in xmm3/m128 from xmm2.
	fn vpsubb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Subtract packed byte integers in ymm3/m256 from ymm2.
	fn vpsubb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Subtract packed byte integers in ymm3/m256 from ymm2.
	fn vpsubb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Subtract packed doubleword integers in xmm3/m128 from xmm2.
	fn vpsubd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Subtract packed doubleword integers in xmm3/m128 from xmm2.
	fn vpsubd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Subtract packed doubleword integers in ymm3/m256 from ymm2.
	fn vpsubd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Subtract packed doubleword integers in ymm3/m256 from ymm2.
	fn vpsubd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Subtract packed quadword integers in xmm3/m128 from xmm2.
	fn vpsubq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Subtract packed quadword integers in xmm3/m128 from xmm2.
	fn vpsubq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Subtract packed quadword integers in ymm3/m256 from ymm2.
	fn vpsubq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Subtract packed quadword integers in ymm3/m256 from ymm2.
	fn vpsubq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Subtract packed signed byte integers in xmm3/m128 from packed signed byte integers in xmm2 and saturate results.
	fn vpsubsb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Subtract packed signed byte integers in xmm3/m128 from packed signed byte integers in xmm2 and saturate results.
	fn vpsubsb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Subtract packed signed byte integers in ymm3/m256 from packed signed byte integers in ymm2 and saturate results.
	fn vpsubsb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Subtract packed signed byte integers in ymm3/m256 from packed signed byte integers in ymm2 and saturate results.
	fn vpsubsb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Subtract packed signed word integers in xmm3/m128 from packed signed word integers in xmm2 and saturate results.
	fn vpsubsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Subtract packed signed word integers in xmm3/m128 from packed signed word integers in xmm2 and saturate results.
	fn vpsubsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Subtract packed signed word integers in ymm3/m256 from packed signed word integers in ymm2 and saturate results.
	fn vpsubsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Subtract packed signed word integers in ymm3/m256 from packed signed word integers in ymm2 and saturate results.
	fn vpsubsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Subtract packed unsigned byte integers in xmm3/m128 from packed unsigned byte integers in xmm2 and saturate result.
	fn vpsubusb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Subtract packed unsigned byte integers in xmm3/m128 from packed unsigned byte integers in xmm2 and saturate result.
	fn vpsubusb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Subtract packed unsigned byte integers in ymm3/m256 from packed unsigned byte integers in ymm2 and saturate result.
	fn vpsubusb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Subtract packed unsigned byte integers in ymm3/m256 from packed unsigned byte integers in ymm2 and saturate result.
	fn vpsubusb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Subtract packed unsigned word integers in xmm3/m128 from packed unsigned word integers in xmm2 and saturate result.
	fn vpsubusw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Subtract packed unsigned word integers in xmm3/m128 from packed unsigned word integers in xmm2 and saturate result.
	fn vpsubusw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Subtract packed unsigned word integers in ymm3/m256 from packed unsigned word integers in ymm2 and saturate result.
	fn vpsubusw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Subtract packed unsigned word integers in ymm3/m256 from packed unsigned word integers in ymm2 and saturate result.
	fn vpsubusw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Subtract packed word integers in xmm3/m128 from xmm2.
	fn vpsubw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Subtract packed word integers in xmm3/m128 from xmm2.
	fn vpsubw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Subtract packed word integers in ymm3/m256 from ymm2.
	fn vpsubw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Subtract packed word integers in ymm3/m256 from ymm2.
	fn vpsubw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Set ZF and CF depending on bitwise AND and ANDN of sources.
	fn vptest(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Set ZF and CF depending on bitwise AND and ANDN of sources.
	fn vptest(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Set ZF and CF depending on bitwise AND and ANDN of sources.
	fn vptest(&mut self, arg0: YMMRegister, arg1: Any256BitMemory);

	/// Set ZF and CF depending on bitwise AND and ANDN of sources.
	fn vptest(&mut self, arg0: YMMRegister, arg1: YMMRegister);

	/// Interleave high-order bytes from xmm2 and xmm3/m128 into xmm1.
	fn vpunpckhbw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Interleave high-order bytes from xmm2 and xmm3/m128 into xmm1.
	fn vpunpckhbw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Interleave high-order bytes from ymm2 and ymm3/m256 into ymm1 register.
	fn vpunpckhbw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Interleave high-order bytes from ymm2 and ymm3/m256 into ymm1 register.
	fn vpunpckhbw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Interleave high-order doublewords from xmm2 and xmm3/m128 into xmm1.
	fn vpunpckhdq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Interleave high-order doublewords from xmm2 and xmm3/m128 into xmm1.
	fn vpunpckhdq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Interleave high-order doublewords from ymm2 and ymm3/m256 into ymm1 register.
	fn vpunpckhdq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Interleave high-order doublewords from ymm2 and ymm3/m256 into ymm1 register.
	fn vpunpckhdq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Interleave high-order quadword from xmm2 and xmm3/m128 into xmm1 register.
	fn vpunpckhqdq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Interleave high-order quadword from xmm2 and xmm3/m128 into xmm1 register.
	fn vpunpckhqdq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Interleave high-order quadword from ymm2 and ymm3/m256 into ymm1 register.
	fn vpunpckhqdq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Interleave high-order quadword from ymm2 and ymm3/m256 into ymm1 register.
	fn vpunpckhqdq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Interleave high-order words from xmm2 and xmm3/m128 into xmm1.
	fn vpunpckhwd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Interleave high-order words from xmm2 and xmm3/m128 into xmm1.
	fn vpunpckhwd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Interleave high-order words from ymm2 and ymm3/m256 into ymm1 register.
	fn vpunpckhwd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Interleave high-order words from ymm2 and ymm3/m256 into ymm1 register.
	fn vpunpckhwd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Interleave low-order bytes from xmm2 and xmm3/m128 into xmm1.
	fn vpunpcklbw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Interleave low-order bytes from xmm2 and xmm3/m128 into xmm1.
	fn vpunpcklbw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Interleave low-order bytes from ymm2 and ymm3/m256 into ymm1 register.
	fn vpunpcklbw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Interleave low-order bytes from ymm2 and ymm3/m256 into ymm1 register.
	fn vpunpcklbw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Interleave low-order doublewords from xmm2 and xmm3/m128 into xmm1.
	fn vpunpckldq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Interleave low-order doublewords from xmm2 and xmm3/m128 into xmm1.
	fn vpunpckldq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Interleave low-order doublewords from ymm2 and ymm3/m256 into ymm1 register.
	fn vpunpckldq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Interleave low-order doublewords from ymm2 and ymm3/m256 into ymm1 register.
	fn vpunpckldq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Interleave low-order quadword from xmm2 and xmm3/m128 into xmm1 register.
	fn vpunpcklqdq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Interleave low-order quadword from xmm2 and xmm3/m128 into xmm1 register.
	fn vpunpcklqdq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Interleave low-order quadword from ymm2 and ymm3/m256 into ymm1 register.
	fn vpunpcklqdq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Interleave low-order quadword from ymm2 and ymm3/m256 into ymm1 register.
	fn vpunpcklqdq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Interleave low-order words from xmm2 and xmm3/m128 into xmm1.
	fn vpunpcklwd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Interleave low-order words from xmm2 and xmm3/m128 into xmm1.
	fn vpunpcklwd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Interleave low-order words from ymm2 and ymm3/m256 into ymm1 register.
	fn vpunpcklwd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Interleave low-order words from ymm2 and ymm3/m256 into ymm1 register.
	fn vpunpcklwd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Bitwise XOR of xmm3/m128 and xmm2.
	fn vpxor(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Bitwise XOR of xmm3/m128 and xmm2.
	fn vpxor(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Bitwise XOR of ymm3/m256 and ymm2.
	fn vpxor(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Bitwise XOR of ymm3/m256 and ymm2.
	fn vpxor(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Computes the approximate reciprocals of packed single-precision values in xmm2/mem and stores the results in xmm1.
	fn vrcpps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Computes the approximate reciprocals of packed single-precision values in xmm2/mem and stores the results in xmm1.
	fn vrcpps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Computes the approximate reciprocals of packed single-precision values in ymm2/mem and stores the results in ymm1.
	fn vrcpps(&mut self, arg0: YMMRegister, arg1: Any256BitMemory);

	/// Computes the approximate reciprocals of packed single-precision values in ymm2/mem and stores the results in ymm1.
	fn vrcpps(&mut self, arg0: YMMRegister, arg1: YMMRegister);

	/// Computes the approximate reciprocal of the scalar single-precision floating-point value in xmm3/m32 and stores the result in xmm1.
	/// Also, upper single precision floating-point values (bits[127:32]) from xmm2 are copied to xmm1[127:32].
	fn vrcpss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory);

	/// Computes the approximate reciprocal of the scalar single-precision floating-point value in xmm3/m32 and stores the result in xmm1.
	/// Also, upper single precision floating-point values (bits[127:32]) from xmm2 are copied to xmm1[127:32].
	fn vrcpss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Round packed double-precision floating-point values in xmm2/m128 and place the result in xmm1.
	/// The rounding mode is determined by imm8.
	fn vroundpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Round packed double-precision floating-point values in xmm2/m128 and place the result in xmm1.
	/// The rounding mode is determined by imm8.
	fn vroundpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Round packed double-precision floating-point values in ymm2/m256 and place the result in ymm1.
	/// The rounding mode is determined by imm8.
	fn vroundpd(&mut self, arg0: YMMRegister, arg1: Any256BitMemory, arg2: Immediate8Bit);

	/// Round packed double-precision floating-point values in ymm2/m256 and place the result in ymm1.
	/// The rounding mode is determined by imm8.
	fn vroundpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit);

	/// Round packed single-precision floating-point values in xmm2/m128 and place the result in xmm1.
	/// The rounding mode is determined by imm8.
	fn vroundps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit);

	/// Round packed single-precision floating-point values in xmm2/m128 and place the result in xmm1.
	/// The rounding mode is determined by imm8.
	fn vroundps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit);

	/// Round packed single-precision floating-point values in ymm2/m256 and place the result in ymm1.
	/// The rounding mode is determined by imm8.
	fn vroundps(&mut self, arg0: YMMRegister, arg1: Any256BitMemory, arg2: Immediate8Bit);

	/// Round packed single-precision floating-point values in ymm2/m256 and place the result in ymm1.
	/// The rounding mode is determined by imm8.
	fn vroundps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit);

	/// Round the low packed double precision floating-point value in xmm3/m64 and place the result in xmm1.
	/// The rounding mode is determined by imm8.
	/// Upper packed double precision floating-point value (bits[127:64]) from xmm2 is copied to xmm1[127:64].
	fn vroundsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory, arg3: Immediate8Bit);

	/// Round the low packed double precision floating-point value in xmm3/m64 and place the result in xmm1.
	/// The rounding mode is determined by imm8.
	/// Upper packed double precision floating-point value (bits[127:64]) from xmm2 is copied to xmm1[127:64].
	fn vroundsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit);

	/// Round the low packed single precision floating-point value in xmm3/m32 and place the result in xmm1.
	/// The rounding mode is determined by imm8.
	/// Also, upper packed single precision floating-point values (bits[127:32]) from xmm2 are copied to xmm1[127:32].
	fn vroundss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory, arg3: Immediate8Bit);

	/// Round the low packed single precision floating-point value in xmm3/m32 and place the result in xmm1.
	/// The rounding mode is determined by imm8.
	/// Also, upper packed single precision floating-point values (bits[127:32]) from xmm2 are copied to xmm1[127:32].
	fn vroundss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit);

	/// Computes the approximate reciprocals of the square roots of packed single-precision values in xmm2/mem and stores the results in xmm1.
	fn vrsqrtps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Computes the approximate reciprocals of the square roots of packed single-precision values in xmm2/mem and stores the results in xmm1.
	fn vrsqrtps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Computes the approximate reciprocals of the square roots of packed single-precision values in ymm2/mem and stores the results in ymm1.
	fn vrsqrtps(&mut self, arg0: YMMRegister, arg1: Any256BitMemory);

	/// Computes the approximate reciprocals of the square roots of packed single-precision values in ymm2/mem and stores the results in ymm1.
	fn vrsqrtps(&mut self, arg0: YMMRegister, arg1: YMMRegister);

	/// Computes the approximate reciprocal of the square root of the low single precision floating-point value in xmm3/m32 and stores the results in xmm1.
	/// Also, upper single precision floating-point values (bits[127:32]) from xmm2 are copied to xmm1[127:32].
	fn vrsqrtss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory);

	/// Computes the approximate reciprocal of the square root of the low single precision floating-point value in xmm3/m32 and stores the results in xmm1.
	/// Also, upper single precision floating-point values (bits[127:32]) from xmm2 are copied to xmm1[127:32].
	fn vrsqrtss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Shuffle Packed double-precision floating- point values selected by imm8 from xmm2 and xmm3/mem.
	fn vshufpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit);

	/// Shuffle Packed double-precision floating- point values selected by imm8 from xmm2 and xmm3/mem.
	fn vshufpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit);

	/// Shuffle Packed double-precision floating- point values selected by imm8 from ymm2 and ymm3/mem.
	fn vshufpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit);

	/// Shuffle Packed double-precision floating- point values selected by imm8 from ymm2 and ymm3/mem.
	fn vshufpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit);

	/// Shuffle Packed single-precision floating-point values selected by imm8 from xmm2 and xmm3/mem.
	fn vshufps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit);

	/// Shuffle Packed single-precision floating-point values selected by imm8 from xmm2 and xmm3/mem.
	fn vshufps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit);

	/// Shuffle Packed single-precision floating-point values selected by imm8 from ymm2 and ymm3/mem.
	fn vshufps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit);

	/// Shuffle Packed single-precision floating-point values selected by imm8 from ymm2 and ymm3/mem.
	fn vshufps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit);

	/// Computes Square Roots of the packed double- precision floating-point values in xmm2/m128 and stores the result in xmm1.
	fn vsqrtpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Computes Square Roots of the packed double- precision floating-point values in xmm2/m128 and stores the result in xmm1.
	fn vsqrtpd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Computes Square Roots of the packed double- precision floating-point values in ymm2/m256 and stores the result in ymm1.
	fn vsqrtpd(&mut self, arg0: YMMRegister, arg1: Any256BitMemory);

	/// Computes Square Roots of the packed double- precision floating-point values in ymm2/m256 and stores the result in ymm1.
	fn vsqrtpd(&mut self, arg0: YMMRegister, arg1: YMMRegister);

	/// Computes Square Roots of the packed single- precision floating-point values in xmm2/m128 and stores the result in xmm1.
	fn vsqrtps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Computes Square Roots of the packed single- precision floating-point values in xmm2/m128 and stores the result in xmm1.
	fn vsqrtps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Computes Square Roots of the packed single- precision floating-point values in ymm2/m256 and stores the result in ymm1.
	fn vsqrtps(&mut self, arg0: YMMRegister, arg1: Any256BitMemory);

	/// Computes Square Roots of the packed single- precision floating-point values in ymm2/m256 and stores the result in ymm1.
	fn vsqrtps(&mut self, arg0: YMMRegister, arg1: YMMRegister);

	/// Computes square root of the low double- precision floating point value in xmm3/m64 and stores the results in xmm2.
	/// Also, upper double precision floating-point value (bits[127:64]) from xmm2 is copied to xmm1[127:64].
	fn vsqrtsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Computes square root of the low double- precision floating point value in xmm3/m64 and stores the results in xmm2.
	/// Also, upper double precision floating-point value (bits[127:64]) from xmm2 is copied to xmm1[127:64].
	fn vsqrtsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Computes square root of the low single- precision floating-point value in xmm3/m32 and stores the results in xmm1.
	/// Also, upper single precision floating-point values (bits[127:32]) from xmm2 are copied to xmm1[127:32].
	fn vsqrtss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory);

	/// Computes square root of the low single- precision floating-point value in xmm3/m32 and stores the results in xmm1.
	/// Also, upper single precision floating-point values (bits[127:32]) from xmm2 are copied to xmm1[127:32].
	fn vsqrtss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Store contents of MXCSR register to m32.
	fn vstmxcsr(&mut self, arg0: Any32BitMemory);

	/// Subtract packed double-precision floating- point values in xmm3/mem from xmm2 and stores result in xmm1.
	fn vsubpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Subtract packed double-precision floating- point values in xmm3/mem from xmm2 and stores result in xmm1.
	fn vsubpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Subtract packed double-precision floating- point values in ymm3/mem from ymm2 and stores result in ymm1.
	fn vsubpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Subtract packed double-precision floating- point values in ymm3/mem from ymm2 and stores result in ymm1.
	fn vsubpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Subtract packed single-precision floating-point values in xmm3/mem from xmm2 and stores result in xmm1.
	fn vsubps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Subtract packed single-precision floating-point values in xmm3/mem from xmm2 and stores result in xmm1.
	fn vsubps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Subtract packed single-precision floating-point values in ymm3/mem from ymm2 and stores result in ymm1.
	fn vsubps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Subtract packed single-precision floating-point values in ymm3/mem from ymm2 and stores result in ymm1.
	fn vsubps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Subtract the low double-precision floating- point value in xmm3/mem from xmm2 and store the result in xmm1.
	fn vsubsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory);

	/// Subtract the low double-precision floating- point value in xmm3/mem from xmm2 and store the result in xmm1.
	fn vsubsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Subtract the low single-precision floating- point value in xmm3/mem from xmm2 and store the result in xmm1.
	fn vsubss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory);

	/// Subtract the low single-precision floating- point value in xmm3/mem from xmm2 and store the result in xmm1.
	fn vsubss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Set ZF and CF depending on sign bit AND and ANDN of packed double-precision floating- point sources.
	fn vtestpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Set ZF and CF depending on sign bit AND and ANDN of packed double-precision floating- point sources.
	fn vtestpd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Set ZF and CF depending on sign bit AND and ANDN of packed double-precision floating- point sources.
	fn vtestpd(&mut self, arg0: YMMRegister, arg1: Any256BitMemory);

	/// Set ZF and CF depending on sign bit AND and ANDN of packed double-precision floating- point sources.
	fn vtestpd(&mut self, arg0: YMMRegister, arg1: YMMRegister);

	/// Set ZF and CF depending on sign bit AND and ANDN of packed single-precision floating- point sources.
	fn vtestps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Set ZF and CF depending on sign bit AND and ANDN of packed single-precision floating- point sources.
	fn vtestps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Set ZF and CF depending on sign bit AND and ANDN of packed single-precision floating- point sources.
	fn vtestps(&mut self, arg0: YMMRegister, arg1: Any256BitMemory);

	/// Set ZF and CF depending on sign bit AND and ANDN of packed single-precision floating- point sources.
	fn vtestps(&mut self, arg0: YMMRegister, arg1: YMMRegister);

	/// Compare low double precision floating-point values in xmm1 and xmm2/mem64 and set the EFLAGS flags accordingly.
	fn vucomisd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory);

	/// Compare low double precision floating-point values in xmm1 and xmm2/mem64 and set the EFLAGS flags accordingly.
	fn vucomisd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Compare low single precision floating-point values in xmm1 and xmm2/mem32 and set the EFLAGS flags accordingly.
	fn vucomiss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory);

	/// Compare low single precision floating-point values in xmm1 and xmm2/mem32 and set the EFLAGS flags accordingly.
	fn vucomiss(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Unpacks and Interleaves double precision floating-point values from high quadwords of xmm2 and xmm3/m128.
	fn vunpckhpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Unpacks and Interleaves double precision floating-point values from high quadwords of xmm2 and xmm3/m128.
	fn vunpckhpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Unpacks and Interleaves double precision floating-point values from high quadwords of ymm2 and ymm3/m256.
	fn vunpckhpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Unpacks and Interleaves double precision floating-point values from high quadwords of ymm2 and ymm3/m256.
	fn vunpckhpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Unpacks and Interleaves single-precision floating-point values from high quadwords of xmm2 and xmm3/m128.
	fn vunpckhps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Unpacks and Interleaves single-precision floating-point values from high quadwords of xmm2 and xmm3/m128.
	fn vunpckhps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Unpacks and Interleaves single-precision floating-point values from high quadwords of ymm2 and ymm3/m256.
	fn vunpckhps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Unpacks and Interleaves single-precision floating-point values from high quadwords of ymm2 and ymm3/m256.
	fn vunpckhps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Unpacks and Interleaves double precision floating-point values low high quadwords of xmm2 and xmm3/m128.
	fn vunpcklpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Unpacks and Interleaves double precision floating-point values low high quadwords of xmm2 and xmm3/m128.
	fn vunpcklpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Unpacks and Interleaves double precision floating-point values low high quadwords of ymm2 and ymm3/m256.
	fn vunpcklpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Unpacks and Interleaves double precision floating-point values low high quadwords of ymm2 and ymm3/m256.
	fn vunpcklpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Unpacks and Interleaves single-precision floating-point values from low quadwords of xmm2 and xmm3/m128.
	fn vunpcklps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Unpacks and Interleaves single-precision floating-point values from low quadwords of xmm2 and xmm3/m128.
	fn vunpcklps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Unpacks and Interleaves single-precision floating-point values from low quadwords of ymm2 and ymm3/m256.
	fn vunpcklps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Unpacks and Interleaves single-precision floating-point values from low quadwords of ymm2 and ymm3/m256.
	fn vunpcklps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Return the bitwise logical XOR of packed double-precision floating-point values in xmm2 and xmm3/mem.
	fn vxorpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Return the bitwise logical XOR of packed double-precision floating-point values in xmm2 and xmm3/mem.
	fn vxorpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Return the bitwise logical XOR of packed double-precision floating-point values in ymm2 and ymm3/mem.
	fn vxorpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Return the bitwise logical XOR of packed double-precision floating-point values in ymm2 and ymm3/mem.
	fn vxorpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Return the bitwise logical XOR of packed single-precision floating-point values in xmm2 and xmm3/mem.
	fn vxorps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory);

	/// Return the bitwise logical XOR of packed single-precision floating-point values in xmm2 and xmm3/mem.
	fn vxorps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister);

	/// Return the bitwise logical XOR of packed single-precision floating-point values in ymm2 and ymm3/mem.
	fn vxorps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory);

	/// Return the bitwise logical XOR of packed single-precision floating-point values in ymm2 and ymm3/mem.
	fn vxorps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister);

	/// Zero all YMM registers.
	fn vzeroall(&mut self);

	/// Zero upper 128 bits of all YMM registers.
	fn vzeroupper(&mut self);

	/// Check pending unmasked floating-point exceptions.
	fn wait(&mut self);

	/// Load the FS base address with the 32-bit value in the source register.
	fn wrfsbase(&mut self, arg0: Register32Bit);

	/// Load the FS base address with the 64-bit value in the source register.
	fn wrfsbase(&mut self, arg0: Register64Bit);

	/// Load the GS base address with the 32-bit value in the source register.
	fn wrgsbase(&mut self, arg0: Register32Bit);

	/// Load the GS base address with the 64-bit value in the source register.
	fn wrgsbase(&mut self, arg0: Register64Bit);

	/// Causes an RTM abort if in RTM execution.
	fn xabort(&mut self, arg0: Immediate8Bit);

	/// A hint used with an "XACQUIRE-enabled" instruction to start lock elision on the instruction memory operand address.
	fn xacquire(&mut self);

	/// Exchange r16 and r/m16; load sum into r/m16.
	fn xadd(&mut self, arg0: Any16BitMemory, arg1: Register16Bit);

	/// Exchange r32 and r/m32; load sum into r/m32.
	fn xadd(&mut self, arg0: Any32BitMemory, arg1: Register32Bit);

	/// Exchange r64 and r/m64; load sum into r/m64.
	fn xadd(&mut self, arg0: Any64BitMemory, arg1: Register64Bit);

	/// Exchange r8 and r/m8; load sum into r/m8.
	fn xadd(&mut self, arg0: Any8BitMemory, arg1: Register8Bit);

	/// Exchange r8 and r/m8; load sum into r/m8.
	fn xadd(&mut self, arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit);

	/// Exchange r16 and r/m16; load sum into r/m16.
	fn xadd(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Exchange r32 and r/m32; load sum into r/m32.
	fn xadd(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Exchange r64 and r/m64; load sum into r/m64.
	fn xadd(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Exchange r8 and r/m8; load sum into r/m8.
	fn xadd(&mut self, arg0: Register8Bit, arg1: Register8Bit);

	/// Exchange r8 and r/m8; load sum into r/m8.
	fn xadd(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Exchange r8 and r/m8; load sum into r/m8.
	fn xadd(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit);

	/// Exchange r8 and r/m8; load sum into r/m8.
	fn xadd(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Specifies the start of an RTM region.
	/// Provides a 32-bit relative offset to compute the address of the fallback instruction address at which execution resumes following an RTM abort.
	fn xbegin(&mut self, arg0: Label);

	/// Specifies the start of an RTM region.
	/// Provides a 32-bit relative offset to compute the address of the fallback instruction address at which execution resumes following an RTM abort.
	fn xbegin(&mut self, arg0: Relative32Bit);

	/// Exchange r16 with AX.
	fn xchg(&mut self, arg0: AX, arg1: Register16Bit);

	/// Exchange r32 with EAX.
	fn xchg(&mut self, arg0: EAX, arg1: Register32Bit);

	/// Exchange r16 with word from r/m16.
	fn xchg(&mut self, arg0: Any16BitMemory, arg1: Register16Bit);

	/// Exchange r32 with doubleword from r/m32.
	fn xchg(&mut self, arg0: Any32BitMemory, arg1: Register32Bit);

	/// Exchange r64 with quadword from r/m64.
	fn xchg(&mut self, arg0: Any64BitMemory, arg1: Register64Bit);

	/// Exchange r8 (byte register) with byte from r/m8.
	fn xchg(&mut self, arg0: Any8BitMemory, arg1: Register8Bit);

	/// Exchange r8 (byte register) with byte from r/m8.
	fn xchg(&mut self, arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit);

	/// Exchange AX with r16.
	fn xchg(&mut self, arg0: Register16Bit, arg1: AX);

	/// Exchange word from r/m16 with r16.
	fn xchg(&mut self, arg0: Register16Bit, arg1: Any16BitMemory);

	/// Exchange r16 with word from r/m16.
	fn xchg(&mut self, arg0: Register16Bit, arg1: Register16Bit);

	/// Exchange word from r/m16 with r16.
	fn xchg_1(arg0: Register16Bit, arg1: Register16Bit);

	/// Exchange EAX with r32.
	fn xchg(&mut self, arg0: Register32Bit, arg1: EAX);

	/// Exchange doubleword from r/m32 with r32.
	fn xchg(&mut self, arg0: Register32Bit, arg1: Any32BitMemory);

	/// Exchange r32 with doubleword from r/m32.
	fn xchg(&mut self, arg0: Register32Bit, arg1: Register32Bit);

	/// Exchange doubleword from r/m32 with r32.
	fn xchg_1(arg0: Register32Bit, arg1: Register32Bit);

	/// Exchange quadword from r/m64 with r64.
	fn xchg(&mut self, arg0: Register64Bit, arg1: Any64BitMemory);

	/// Exchange r64 with quadword from r/m64.
	fn xchg(&mut self, arg0: Register64Bit, arg1: Register64Bit);

	/// Exchange quadword from r/m64 with r64.
	fn xchg_1(arg0: Register64Bit, arg1: Register64Bit);

	/// Exchange RAX with r64.
	fn xchg(&mut self, arg0: Register64Bit, arg1: RAX);

	/// Exchange byte from r/m8 with r8 (byte register).
	fn xchg(&mut self, arg0: Register8Bit, arg1: Any8BitMemory);

	/// Exchange r8 (byte register) with byte from r/m8.
	fn xchg(&mut self, arg0: Register8Bit, arg1: Register8Bit);

	/// Exchange byte from r/m8 with r8 (byte register).
	fn xchg_1(arg0: Register8Bit, arg1: Register8Bit);

	/// Exchange r8 (byte register) with byte from r/m8.
	fn xchg(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Exchange byte from r/m8 with r8 (byte register).
	fn xchg_1(arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Exchange r64 with `RAX`.
	fn xchg(&mut self, arg0: RAX, arg1: Register64Bit);

	/// Exchange byte from r/m8 with r8 (byte register).
	fn xchg(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Any8BitMemory);

	/// Exchange r8 (byte register) with byte from r/m8.
	fn xchg(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit);

	/// Exchange byte from r/m8 with r8 (byte register).
	fn xchg_1(arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit);

	/// Exchange r8 (byte register) with byte from r/m8.
	fn xchg(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Exchange byte from r/m8 with r8 (byte register).
	fn xchg_1(arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Specifies the end of an RTM code region.
	fn xend(&mut self);

	/// Reads an XCR specified by `ECX` into `EDX:EAX`.
	fn xgetbv(&mut self);

	/// Set `AL` to memory byte `DS:[(E)BX + unsigned AL]`.
	fn xlat(&mut self, arg0: Any8BitMemory);

	/// Set `AL` to memory byte `DS:[(E)BX + unsigned AL]`.
	fn xlatb(&mut self);

	/// Set `AL` to memory byte [RBX + unsigned AL].
	fn xlatb_1(&mut self);

	/// AL XOR imm8.
	fn xor_(arg0: AL, arg1: Immediate8Bit);

	/// AX XOR imm16.
	fn xor_(arg0: AX, arg1: Immediate16Bit);

	/// EAX XOR imm32.
	fn xor_(arg0: EAX, arg1: Immediate32Bit);

	/// r/m16 XOR imm16.
	fn xor_(arg0: Any16BitMemory, arg1: Immediate16Bit);

	/// r/m16 XOR imm8 (sign-extended).
	fn xor_(arg0: Any16BitMemory, arg1: Immediate8Bit);

	/// r/m16 XOR r16.
	fn xor_(arg0: Any16BitMemory, arg1: Register16Bit);

	/// r/m32 XOR imm32.
	fn xor_(arg0: Any32BitMemory, arg1: Immediate32Bit);

	/// r/m32 XOR imm8 (sign-extended).
	fn xor_(arg0: Any32BitMemory, arg1: Immediate8Bit);

	/// r/m32 XOR r32.
	fn xor_(arg0: Any32BitMemory, arg1: Register32Bit);

	/// r/m64 XOR imm32 (sign-extended).
	fn xor_(arg0: Any64BitMemory, arg1: Immediate32Bit);

	/// r/m64 XOR imm8 (sign-extended).
	fn xor_(arg0: Any64BitMemory, arg1: Immediate8Bit);

	/// r/m64 XOR r64.
	fn xor_(arg0: Any64BitMemory, arg1: Register64Bit);

	/// r/m8 XOR imm8.
	fn xor_(arg0: Any8BitMemory, arg1: Immediate8Bit);

	/// r/m8 XOR r8.
	fn xor_(arg0: Any8BitMemory, arg1: Register8Bit);

	/// r/m8 XOR r8.
	fn xor_(arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit);

	/// r/m16 XOR imm16.
	fn xor_(arg0: Register16Bit, arg1: Immediate16Bit);

	/// r/m16 XOR imm8 (sign-extended).
	fn xor_(arg0: Register16Bit, arg1: Immediate8Bit);

	/// r16 XOR r/m16.
	fn xor_(arg0: Register16Bit, arg1: Any16BitMemory);

	/// r/m16 XOR r16.
	fn xor_(arg0: Register16Bit, arg1: Register16Bit);

	/// r16 XOR r/m16.
	fn xor__1(arg0: Register16Bit, arg1: Register16Bit);

	/// r/m32 XOR imm32.
	fn xor_(arg0: Register32Bit, arg1: Immediate32Bit);

	/// r/m32 XOR imm8 (sign-extended).
	fn xor_(arg0: Register32Bit, arg1: Immediate8Bit);

	/// r32 XOR r/m32.
	fn xor_(arg0: Register32Bit, arg1: Any32BitMemory);

	/// r/m32 XOR r32.
	fn xor_(arg0: Register32Bit, arg1: Register32Bit);

	/// r32 XOR r/m32.
	fn xor__1(arg0: Register32Bit, arg1: Register32Bit);

	/// r/m64 XOR imm32 (sign-extended).
	fn xor_(arg0: Register64Bit, arg1: Immediate32Bit);

	/// r/m64 XOR imm8 (sign-extended).
	fn xor_(arg0: Register64Bit, arg1: Immediate8Bit);

	/// r64 XOR r/m64.
	fn xor_(arg0: Register64Bit, arg1: Any64BitMemory);

	/// r/m64 XOR r64.
	fn xor_(arg0: Register64Bit, arg1: Register64Bit);

	/// r64 XOR r/m64.
	fn xor__1(arg0: Register64Bit, arg1: Register64Bit);

	/// r/m8 XOR imm8.
	fn xor_(arg0: Register8Bit, arg1: Immediate8Bit);

	/// r8 XOR r/m8.
	fn xor_(arg0: Register8Bit, arg1: Any8BitMemory);

	/// r/m8 XOR r8.
	fn xor_(arg0: Register8Bit, arg1: Register8Bit);

	/// r8 XOR r/m8.
	fn xor__1(arg0: Register8Bit, arg1: Register8Bit);

	/// r/m8 XOR r8.
	fn xor_(arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// r8 XOR r/m8.
	fn xor__1(arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// RAX XOR imm32 (sign-extended).
	fn xor_(arg0: RAX, arg1: Immediate32Bit);

	/// r/m8 XOR imm8.
	fn xor_(arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit);

	/// r8 XOR r/m8.
	fn xor_(arg0: RegisterHigh8BitsOf16Bit, arg1: Any8BitMemory);

	/// r/m8 XOR r8.
	fn xor_(arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit);

	/// r8 XOR r/m8.
	fn xor__1(arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit);

	/// r/m8 XOR r8.
	fn xor_(arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// r8 XOR r/m8.
	fn xor__1(arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit);

	/// Bitwise exclusive-OR of xmm2/m128 and xmm1.
	fn xorpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Bitwise exclusive-OR of xmm2/m128 and xmm1.
	fn xorpd(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// Bitwise exclusive-OR of xmm2/m128 and xmm1.
	fn xorps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory);

	/// Bitwise exclusive-OR of xmm2/m128 and xmm1.
	fn xorps(&mut self, arg0: XMMRegister, arg1: XMMRegister);

	/// A hint used with an "XRELEASE-enabled" instruction to end lock elision on the instruction memory operand address.
	fn xrelease(&mut self);

	/// Restore processor extended states from memory.
	/// The states are specified by `EDX:EAX`.
	fn xrstor(&mut self, arg0: Any16BitMemory);

	/// Restore processor extended states from memory.
	/// The states are specified by `EDX:EAX`.
	fn xrstor(&mut self, arg0: Any32BitMemory);

	/// Restore processor extended states from memory.
	/// The states are specified by `EDX:EAX`.
	fn xrstor(&mut self, arg0: Any64BitMemory);

	/// Restore processor extended states from memory.
	/// The states are specified by `EDX:EAX`.
	fn xrstor64(&mut self, arg0: Any16BitMemory);

	/// Restore processor extended states from memory.
	/// The states are specified by `EDX:EAX`.
	fn xrstor64(&mut self, arg0: Any32BitMemory);

	/// Restore processor extended states from memory.
	/// The states are specified by `EDX:EAX`.
	fn xrstor64(&mut self, arg0: Any64BitMemory);

	/// Save processor extended states to memory.
	/// The states are specified by `EDX:EAX`.
	fn xsave(&mut self, arg0: Any16BitMemory);

	/// Save processor extended states to memory.
	/// The states are specified by `EDX:EAX`.
	fn xsave(&mut self, arg0: Any32BitMemory);

	/// Save processor extended states to memory.
	/// The states are specified by `EDX:EAX`.
	fn xsave(&mut self, arg0: Any64BitMemory);

	/// Save processor extended states to memory.
	/// The states are specified by `EDX:EAX`.
	fn xsave64(&mut self, arg0: Any16BitMemory);

	/// Save processor extended states to memory.
	/// The states are specified by `EDX:EAX`.
	fn xsave64(&mut self, arg0: Any32BitMemory);

	/// Save processor extended states to memory.
	/// The states are specified by `EDX:EAX`.
	fn xsave64(&mut self, arg0: Any64BitMemory);

	/// Save processor extended states specified in `EDX:EAX` to memory, optimizing the state save operation if possible.
	fn xsaveopt(&mut self, arg0: Any16BitMemory);

	/// Save processor extended states specified in `EDX:EAX` to memory, optimizing the state save operation if possible.
	fn xsaveopt(&mut self, arg0: Any32BitMemory);

	/// Save processor extended states specified in `EDX:EAX` to memory, optimizing the state save operation if possible.
	fn xsaveopt(&mut self, arg0: Any64BitMemory);

	/// Save processor extended states specified in `EDX:EAX` to memory, optimizing the state save operation if possible.
	fn xsaveopt64(&mut self, arg0: Any16BitMemory);

	/// Save processor extended states specified in `EDX:EAX` to memory, optimizing the state save operation if possible.
	fn xsaveopt64(&mut self, arg0: Any32BitMemory);

	/// Save processor extended states specified in `EDX:EAX` to memory, optimizing the state save operation if possible.
	fn xsaveopt64(&mut self, arg0: Any64BitMemory);

	/// Test if executing in a transactional region.
	fn xtest(&mut self);
}

impl OrdinaryInstructionStream
{
	#[inline(always)]
	fn adc(&mut self, arg0: AL, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x14)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: AX, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x15)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: EAX, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x15)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Any16BitMemory, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Any16BitMemory, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x11)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Any32BitMemory, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Any32BitMemory, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x11)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Any64BitMemory, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Any64BitMemory, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x11)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x80)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Any8BitMemory, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x10)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x10)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Register16Bit, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Register16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x13)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x11)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc_1(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x13)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Register32Bit, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Register32Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x13)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x11)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc_1(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x13)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Register64Bit, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Register64Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x13)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x11)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc_1(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x13)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Register8Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x80)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Register8Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x12)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Register8Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x10)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc_1(&mut self, arg0: Register8Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x12)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x10)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc_1(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x12)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: RAX, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0x15)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x80)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x12)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x10)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc_1(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x12)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x10)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn adc_1(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x12)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: AL, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x04)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: AX, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x05)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: EAX, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x05)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Any16BitMemory, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Any16BitMemory, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x01)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Any32BitMemory, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Any32BitMemory, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x01)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Any64BitMemory, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Any64BitMemory, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x01)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x80)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Any8BitMemory, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x00)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x00)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Register16Bit, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Register16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x03)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x01)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add_1(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x03)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Register32Bit, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Register32Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x03)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x01)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add_1(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x03)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Register64Bit, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Register64Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x03)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x01)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add_1(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x03)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Register8Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x80)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Register8Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x02)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Register8Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x00)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add_1(&mut self, arg0: Register8Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x02)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x00)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add_1(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x02)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: RAX, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0x05)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x80)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x02)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x00)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add_1(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x02)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x00)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn add_1(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x02)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn addpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x58)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn addpd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x58)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn addps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x58)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn addps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x58)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn addsd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x58)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn addsd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x58)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn addss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x58)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn addss(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x58)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn addsubpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD0)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn addsubpd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD0)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn addsubps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD0)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn addsubps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD0)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn aesdec(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0xDE)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn aesdec(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0xDE)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn aesdeclast(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0xDF)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn aesdeclast(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0xDF)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn aesenc(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0xDC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn aesenc(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0xDC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn aesenclast(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0xDD)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn aesenclast(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0xDD)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn aesimc(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0xDB)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn aesimc(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0xDB)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn aeskeygenassist(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0xDF)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn aeskeygenassist(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0xDF)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: AL, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x24)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: AX, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x25)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: EAX, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x25)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Any16BitMemory, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Any16BitMemory, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x21)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Any32BitMemory, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Any32BitMemory, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x21)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Any64BitMemory, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Any64BitMemory, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x21)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x80)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Any8BitMemory, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x20)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x20)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Register16Bit, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Register16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x23)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x21)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and__1(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x23)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Register32Bit, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Register32Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x23)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x21)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and__1(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x23)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Register64Bit, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Register64Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x23)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x21)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and__1(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x23)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Register8Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x80)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Register8Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x22)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Register8Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x20)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and__1(&mut self, arg0: Register8Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x22)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x20)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and__1(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x22)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: RAX, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0x25)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x80)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x22)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x20)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and__1(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x22)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and_(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x20)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn and__1(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x22)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn andn(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn andn(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Register32Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn andn(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x0, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn andn(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Register64Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x0, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn andnpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x55)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn andnpd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x55)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn andnps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x55)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn andnps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x55)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn andpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x54)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn andpd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x54)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn andps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x54)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn andps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x54)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bextr(&mut self, arg0: Register32Bit, arg1: Any32BitMemory, arg2: Register32Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x0, 0x0, arg2, arg1, arg0)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bextr(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Register32Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x0, 0x0, arg2, arg1, arg0)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bextr(&mut self, arg0: Register64Bit, arg1: Any64BitMemory, arg2: Register64Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x0, 0x1, arg2, arg1, arg0)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bextr(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Register64Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x0, 0x1, arg2, arg1, arg0)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn blendpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x0D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn blendpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x0D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn blendps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x0C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn blendps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x0C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn blendvpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: XMMRegister0)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x15)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn blendvpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister0)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x15)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn blendvps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: XMMRegister0)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x14)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn blendvps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister0)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x14)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn blsi(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x0, 0x0, arg0, arg1, Self::R64S_3)?;
	
		opcode!(self, 0xF3)?;
	
		self.mod_rm_sib(arg1, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn blsi(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x0, 0x0, arg0, arg1, Self::R64S_3)?;
	
		opcode!(self, 0xF3)?;
	
		self.mod_rm_sib(arg1, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn blsi(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x0, 0x1, arg0, arg1, Self::R64S_3)?;
	
		opcode!(self, 0xF3)?;
	
		self.mod_rm_sib(arg1, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn blsi(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x0, 0x1, arg0, arg1, Self::R64S_3)?;
	
		opcode!(self, 0xF3)?;
	
		self.mod_rm_sib(arg1, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn blsmsk(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x0, 0x0, arg0, arg1, Self::R64S_2)?;
	
		opcode!(self, 0xF3)?;
	
		self.mod_rm_sib(arg1, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn blsmsk(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x0, 0x0, arg0, arg1, Self::R64S_2)?;
	
		opcode!(self, 0xF3)?;
	
		self.mod_rm_sib(arg1, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn blsmsk(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x0, 0x1, arg0, arg1, Self::R64S_2)?;
	
		opcode!(self, 0xF3)?;
	
		self.mod_rm_sib(arg1, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn blsmsk(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x0, 0x1, arg0, arg1, Self::R64S_2)?;
	
		opcode!(self, 0xF3)?;
	
		self.mod_rm_sib(arg1, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn blsr(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x0, 0x0, arg0, arg1, Self::R64S_1)?;
	
		opcode!(self, 0xF3)?;
	
		self.mod_rm_sib(arg1, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn blsr(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x0, 0x0, arg0, arg1, Self::R64S_1)?;
	
		opcode!(self, 0xF3)?;
	
		self.mod_rm_sib(arg1, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn blsr(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x0, 0x1, arg0, arg1, Self::R64S_1)?;
	
		opcode!(self, 0xF3)?;
	
		self.mod_rm_sib(arg1, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn blsr(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x0, 0x1, arg0, arg1, Self::R64S_1)?;
	
		opcode!(self, 0xF3)?;
	
		self.mod_rm_sib(arg1, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bsf(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bsf(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bsf(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bsf(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bsf(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xBC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bsf(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xBC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bsr(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBD)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bsr(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBD)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bsr(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBD)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bsr(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBD)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bsr(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xBD)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bsr(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xBD)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bswap(&mut self, arg0: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xC8, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bswap(&mut self, arg0: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xC8, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bt(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bt(&mut self, arg0: Any16BitMemory, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xA3)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bt(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bt(&mut self, arg0: Any32BitMemory, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xA3)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bt(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xBA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bt(&mut self, arg0: Any64BitMemory, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0xA3)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bt(&mut self, arg0: Register16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bt(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xA3)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bt(&mut self, arg0: Register32Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bt(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xA3)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bt(&mut self, arg0: Register64Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xBA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bt(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0xA3)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn btc(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn btc(&mut self, arg0: Any16BitMemory, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xBB)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn btc(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn btc(&mut self, arg0: Any32BitMemory, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xBB)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn btc(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xBA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn btc(&mut self, arg0: Any64BitMemory, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0xBB)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn btc(&mut self, arg0: Register16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn btc(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xBB)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn btc(&mut self, arg0: Register32Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn btc(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xBB)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn btc(&mut self, arg0: Register64Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xBA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn btc(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0xBB)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn btr(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn btr(&mut self, arg0: Any16BitMemory, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xB3)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn btr(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn btr(&mut self, arg0: Any32BitMemory, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xB3)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn btr(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xBA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn btr(&mut self, arg0: Any64BitMemory, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0xB3)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn btr(&mut self, arg0: Register16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn btr(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xB3)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn btr(&mut self, arg0: Register32Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn btr(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xB3)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn btr(&mut self, arg0: Register64Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xBA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn btr(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0xB3)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bts(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bts(&mut self, arg0: Any16BitMemory, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xAB)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bts(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bts(&mut self, arg0: Any32BitMemory, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xAB)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bts(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xBA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bts(&mut self, arg0: Any64BitMemory, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0xAB)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bts(&mut self, arg0: Register16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bts(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xAB)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bts(&mut self, arg0: Register32Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bts(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xAB)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bts(&mut self, arg0: Register64Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xBA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bts(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0xAB)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bzhi(&mut self, arg0: Register32Bit, arg1: Any32BitMemory, arg2: Register32Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x0, 0x0, arg2, arg1, arg0)?;
	
		opcode!(self, 0xF5)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bzhi(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Register32Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x0, 0x0, arg2, arg1, arg0)?;
	
		opcode!(self, 0xF5)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bzhi(&mut self, arg0: Register64Bit, arg1: Any64BitMemory, arg2: Register64Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x0, 0x1, arg2, arg1, arg0)?;
	
		opcode!(self, 0xF5)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn bzhi(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Register64Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x0, 0x1, arg2, arg1, arg0)?;
	
		opcode!(self, 0xF5)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn call(&mut self, arg0: FarPointer16BitTo16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xFF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn call(&mut self, arg0: FarPointer16BitTo32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xFF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn call(&mut self, arg0: FarPointer16BitTo64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xFF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn call(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xE8)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn call(&mut self, arg0: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xFF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn call(&mut self, arg0: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xFF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn call(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xE8)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cbw(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x98)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cdq(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x99)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cdqe(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0x98)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn clc(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xF8)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cld(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xFC)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn clflush(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cli(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xFA)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmc(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xF5)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmova(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x47)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmova(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x47)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmova(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x47)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmova(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x47)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmova(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x47)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmova(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x47)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovae(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x43)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovae(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x43)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovae(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x43)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovae(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x43)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovae(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x43)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovae(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x43)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovb(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x42)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovb(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x42)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovb(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x42)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovb(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x42)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovb(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x42)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovb(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x42)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovbe(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x46)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovbe(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x46)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovbe(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x46)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovbe(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x46)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovbe(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x46)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovbe(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x46)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovc(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x42)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovc(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x42)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovc(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x42)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovc(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x42)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovc(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x42)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovc(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x42)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmove(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x44)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmove(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x44)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmove(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x44)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmove(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x44)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmove(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x44)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmove(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x44)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovg(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovg(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovg(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovg(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovg(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x4F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovg(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x4F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovge(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovge(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovge(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovge(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovge(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x4D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovge(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x4D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovl(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovl(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovl(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovl(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovl(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x4C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovl(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x4C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovle(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovle(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovle(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovle(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovle(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x4E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovle(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x4E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovna(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x46)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovna(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x46)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovna(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x46)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovna(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x46)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovna(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x46)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovna(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x46)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnae(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x42)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnae(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x42)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnae(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x42)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnae(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x42)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnae(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x42)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnae(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x42)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnb(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x43)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnb(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x43)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnb(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x43)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnb(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x43)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnb(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x43)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnb(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x43)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnbe(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x47)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnbe(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x47)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnbe(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x47)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnbe(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x47)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnbe(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x47)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnbe(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x47)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnc(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x43)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnc(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x43)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnc(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x43)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnc(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x43)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnc(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x43)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnc(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x43)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovne(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x45)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovne(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x45)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovne(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x45)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovne(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x45)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovne(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x45)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovne(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x45)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovng(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovng(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovng(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovng(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovng(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x4E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovng(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x4E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnge(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnge(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnge(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnge(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnge(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x4C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnge(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x4C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnl(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnl(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnl(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnl(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnl(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x4D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnl(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x4D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnle(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnle(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnle(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnle(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnle(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x4F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnle(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x4F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovno(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x41)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovno(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x41)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovno(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x41)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovno(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x41)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovno(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x41)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovno(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x41)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnp(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnp(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnp(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnp(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnp(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x4B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnp(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x4B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovns(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x49)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovns(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x49)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovns(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x49)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovns(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x49)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovns(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x49)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovns(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x49)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnz(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x45)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnz(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x45)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnz(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x45)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnz(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x45)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnz(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x45)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovnz(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x45)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovo(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x40)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovo(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x40)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovo(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x40)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovo(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x40)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovo(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x40)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovo(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x40)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovp(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovp(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovp(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovp(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovp(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x4A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovp(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x4A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovpe(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovpe(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovpe(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovpe(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovpe(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x4A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovpe(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x4A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovpo(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovpo(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovpo(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovpo(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x4B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovpo(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x4B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovpo(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x4B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovs(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x48)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovs(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x48)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovs(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x48)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovs(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x48)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovs(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x48)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovs(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x48)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovz(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x44)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovz(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x44)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovz(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x44)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovz(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x44)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovz(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x44)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmovz(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x44)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: AL, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x3C)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: AX, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x3D)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: EAX, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x3D)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Any16BitMemory, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Any16BitMemory, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x39)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Any32BitMemory, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Any32BitMemory, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x39)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Any64BitMemory, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Any64BitMemory, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x39)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x80)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Any8BitMemory, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x38)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x38)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Register16Bit, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Register16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x3B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x39)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp_1(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x3B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Register32Bit, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Register32Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x3B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x39)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp_1(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x3B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Register64Bit, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Register64Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x3B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x39)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp_1(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x3B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Register8Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x80)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Register8Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x3A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Register8Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x38)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp_1(&mut self, arg0: Register8Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x3A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x38)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp_1(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x3A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: RAX, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0x3D)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x80)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x3A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x38)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp_1(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x3A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x38)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmp_1(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x3A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmppd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xC2)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmppd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xC2)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmpps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xC2)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmpps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xC2)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmps(&mut self, arg0: Any16BitMemory, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xA7)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmps(&mut self, arg0: Any32BitMemory, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xA7)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmps(&mut self, arg0: Any64BitMemory, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xA7)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmps(&mut self, arg0: Any8BitMemory, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xA6)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmpsb(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xA6)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmpsd(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xA7)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmpsd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xC2)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmpsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xC2)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmpsq(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xA7)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmpss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xC2)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmpss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xC2)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmpsw(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xA7)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmpxchg(&mut self, arg0: Any16BitMemory, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xB1)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmpxchg(&mut self, arg0: Any32BitMemory, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xB1)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmpxchg(&mut self, arg0: Any64BitMemory, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0xB1)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmpxchg(&mut self, arg0: Any8BitMemory, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xB0)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmpxchg(&mut self, arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xB0)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmpxchg(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xB1)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmpxchg(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xB1)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmpxchg(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0xB1)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmpxchg(&mut self, arg0: Register8Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xB0)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmpxchg(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xB0)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmpxchg(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xB0)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmpxchg(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xB0)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmpxchg16b(&mut self, arg0: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xC7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cmpxchg8b(&mut self, arg0: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xC7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn comisd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn comisd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn comiss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn comiss(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cpuid(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0xA2)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cqo(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0x99)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn crc32(&mut self, arg0: Register32Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0xF1)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn crc32(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0xF1)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn crc32(&mut self, arg0: Register32Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0xF0)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn crc32(&mut self, arg0: Register32Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0xF1)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn crc32(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0xF1)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn crc32(&mut self, arg0: Register32Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0xF0)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn crc32(&mut self, arg0: Register32Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0xF0)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn crc32(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x38, 0xF1)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn crc32(&mut self, arg0: Register64Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x38, 0xF0)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn crc32(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x38, 0xF1)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn crc32(&mut self, arg0: Register64Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x38, 0xF0)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtdq2pd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtdq2pd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtdq2ps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtdq2ps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtpd2dq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtpd2dq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtpd2pi(&mut self, arg0: MMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtpd2pi(&mut self, arg0: MMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtpd2ps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtpd2ps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtpi2pd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtpi2pd(&mut self, arg0: XMMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtpi2ps(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtpi2ps(&mut self, arg0: XMMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtps2dq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtps2dq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtps2pd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtps2pd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtps2pi(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtps2pi(&mut self, arg0: MMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtsd2si(&mut self, arg0: Register32Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtsd2si(&mut self, arg0: Register32Bit, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtsd2si(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x2D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtsd2si(&mut self, arg0: Register64Bit, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x2D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtsd2ss(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtsd2ss(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtsi2sd(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtsi2sd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x2A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtsi2sd(&mut self, arg0: XMMRegister, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtsi2sd(&mut self, arg0: XMMRegister, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x2A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtsi2ss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtsi2ss(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x2A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtsi2ss(&mut self, arg0: XMMRegister, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtsi2ss(&mut self, arg0: XMMRegister, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x2A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtss2sd(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtss2sd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtss2si(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtss2si(&mut self, arg0: Register32Bit, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtss2si(&mut self, arg0: Register64Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x2D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvtss2si(&mut self, arg0: Register64Bit, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x2D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvttpd2dq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvttpd2dq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvttpd2pi(&mut self, arg0: MMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvttpd2pi(&mut self, arg0: MMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvttps2dq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvttps2dq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvttps2pi(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvttps2pi(&mut self, arg0: MMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvttsd2si(&mut self, arg0: Register32Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvttsd2si(&mut self, arg0: Register32Bit, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvttsd2si(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x2C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvttsd2si(&mut self, arg0: Register64Bit, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x2C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvttss2si(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvttss2si(&mut self, arg0: Register32Bit, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvttss2si(&mut self, arg0: Register64Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x2C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cvttss2si(&mut self, arg0: Register64Bit, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x2C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cwd(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x99)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn cwde(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x98)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn dec(&mut self, arg0: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xFF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn dec(&mut self, arg0: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xFF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn dec(&mut self, arg0: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xFF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn dec(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xFE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn dec(&mut self, arg0: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xFF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn dec(&mut self, arg0: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xFF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn dec(&mut self, arg0: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xFF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn dec(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xFE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn dec(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xFE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn div(&mut self, arg0: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn div(&mut self, arg0: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn div(&mut self, arg0: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn div(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn div(&mut self, arg0: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn div(&mut self, arg0: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn div(&mut self, arg0: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn div(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn div(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn divpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn divpd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn divps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn divps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn divsd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn divsd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn divss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn divss(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn dppd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x41)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn dppd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x41)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn dpps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x40)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn dpps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x40)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn emms(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x77)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn enter(&mut self, arg0: Immediate8Bit, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xC8)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn enter(&mut self, arg0: One, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xC8)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn enter(&mut self, arg0: Zero, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xC8)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn extractps(&mut self, arg0: Any32BitMemory, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x17)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn extractps(&mut self, arg0: Register32Bit, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x17)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn extractps(&mut self, arg0: Register64Bit, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x17)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn f2xm1(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xF0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fabs(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xE1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fadd(&mut self, arg0: X87Float32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD8)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fadd(&mut self, arg0: X87Float64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDC)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fadd(&mut self, arg0: X87Register, arg1: ST0)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDC, 0xC0, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fadd(&mut self, arg0: ST0, arg1: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD8, 0xC0, arg1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn faddp(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDE, 0xC1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn faddp(&mut self, arg0: X87Register, arg1: ST0)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDE, 0xC0, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fbld(&mut self, arg0: X87BinaryCodedDecimal80BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fbstp(&mut self, arg0: X87BinaryCodedDecimal80BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fchs(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xE0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fclex(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		self.pref_fwait(0x9B)?;
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDB, 0xE2)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fcmovb(&mut self, arg0: ST0, arg1: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDA, 0xC0, arg1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fcmovbe(&mut self, arg0: ST0, arg1: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDA, 0xD0, arg1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fcmove(&mut self, arg0: ST0, arg1: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDA, 0xC8, arg1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fcmovnb(&mut self, arg0: ST0, arg1: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDB, 0xC0, arg1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fcmovnbe(&mut self, arg0: ST0, arg1: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDB, 0xD0, arg1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fcmovne(&mut self, arg0: ST0, arg1: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDB, 0xC8, arg1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fcmovnu(&mut self, arg0: ST0, arg1: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDB, 0xD8, arg1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fcmovu(&mut self, arg0: ST0, arg1: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDA, 0xD8, arg1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fcom(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD8, 0xD1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fcom(&mut self, arg0: X87Float32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD8)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fcom(&mut self, arg0: X87Float64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDC)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fcom(&mut self, arg0: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD8, 0xD0, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fcomi(&mut self, arg0: ST0, arg1: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDB, 0xF0, arg1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fcomip(&mut self, arg0: ST0, arg1: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDF, 0xF0, arg1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fcomp(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD8, 0xD9)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fcomp(&mut self, arg0: X87Float32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD8)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fcomp(&mut self, arg0: X87Float64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDC)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fcomp(&mut self, arg0: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD8, 0xD8, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fcompp(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDE, 0xD9)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fcos(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xFF)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fdecstp(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xF6)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fdiv(&mut self, arg0: X87Float32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD8)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fdiv(&mut self, arg0: X87Float64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDC)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fdiv(&mut self, arg0: X87Register, arg1: ST0)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDC, 0xF0, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fdiv(&mut self, arg0: ST0, arg1: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD8, 0xF0, arg1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fdivp(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDE, 0xF1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fdivp(&mut self, arg0: X87Register, arg1: ST0)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDE, 0xF0, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fdivr(&mut self, arg0: X87Float32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD8)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fdivr(&mut self, arg0: X87Float64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDC)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fdivr(&mut self, arg0: X87Register, arg1: ST0)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDC, 0xF8, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fdivr(&mut self, arg0: ST0, arg1: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD8, 0xF8, arg1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fdivrp(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDE, 0xF9)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fdivrp(&mut self, arg0: X87Register, arg1: ST0)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDE, 0xF8, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ffree(&mut self, arg0: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDD, 0xC0, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fiadd(&mut self, arg0: X87Integer16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fiadd(&mut self, arg0: X87Integer32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ficom(&mut self, arg0: X87Integer16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ficom(&mut self, arg0: X87Integer32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ficomp(&mut self, arg0: X87Integer16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ficomp(&mut self, arg0: X87Integer32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fidiv(&mut self, arg0: X87Integer16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fidiv(&mut self, arg0: X87Integer32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fidivr(&mut self, arg0: X87Integer16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fidivr(&mut self, arg0: X87Integer32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fild(&mut self, arg0: X87Integer16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fild(&mut self, arg0: X87Integer32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDB)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fild(&mut self, arg0: X87Integer64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fimul(&mut self, arg0: X87Integer16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fimul(&mut self, arg0: X87Integer32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fincstp(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xF7)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn finit(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		self.pref_fwait(0x9B)?;
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDB, 0xE3)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fist(&mut self, arg0: X87Integer16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fist(&mut self, arg0: X87Integer32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDB)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fistp(&mut self, arg0: X87Integer16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fistp(&mut self, arg0: X87Integer32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDB)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fistp(&mut self, arg0: X87Integer64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fisttp(&mut self, arg0: X87Integer16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fisttp(&mut self, arg0: X87Integer32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDB)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fisttp(&mut self, arg0: X87Integer64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDD)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fisub(&mut self, arg0: X87Integer16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fisub(&mut self, arg0: X87Integer32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fisubr(&mut self, arg0: X87Integer16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fisubr(&mut self, arg0: X87Integer32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDA)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fld(&mut self, arg0: X87Float32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD9)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fld(&mut self, arg0: X87Float64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDD)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fld(&mut self, arg0: X87Float80BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDB)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fld(&mut self, arg0: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD9, 0xC0, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fld1(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xE8)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fldcw(&mut self, arg0: Contiguous2ByteMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD9)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fldenv(&mut self, arg0: Contiguous28ByteMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD9)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fldl2e(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xEA)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fldl2t(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xE9)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fldlg2(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xEC)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fldln2(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xED)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fldpi(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xEB)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fldz(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xEE)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fmul(&mut self, arg0: X87Float32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD8)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fmul(&mut self, arg0: X87Float64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDC)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fmul(&mut self, arg0: X87Register, arg1: ST0)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDC, 0xC8, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fmul(&mut self, arg0: ST0, arg1: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD8, 0xC8, arg1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fmulp(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDE, 0xC9)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fmulp(&mut self, arg0: X87Register, arg1: ST0)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDE, 0xC8, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fnclex(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDB, 0xE2)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fninit(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDB, 0xE3)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fnop(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xD0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fnsave(&mut self, arg0: Contiguous108ByteMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDD)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fnstcw(&mut self, arg0: Contiguous2ByteMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD9)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fnstenv(&mut self, arg0: Contiguous28ByteMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD9)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fnstsw(&mut self, arg0: AX)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDF, 0xE0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fnstsw(&mut self, arg0: Contiguous2ByteMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDD)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fpatan(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xF3)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fprem(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xF8)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fprem1(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xF5)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fptan(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xF2)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn frndint(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xFC)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn frstor(&mut self, arg0: Contiguous108ByteMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDD)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fsave(&mut self, arg0: Contiguous108ByteMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		self.pref_fwait(0x9B)?;
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDD)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fscale(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xFD)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fsin(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xFE)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fsincos(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xFB)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fsqrt(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xFA)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fst(&mut self, arg0: X87Float32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD9)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fst(&mut self, arg0: X87Float64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDD)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fst(&mut self, arg0: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDD, 0xD0, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fstcw(&mut self, arg0: Contiguous2ByteMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		self.pref_fwait(0x9B)?;
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD9)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fstenv(&mut self, arg0: Contiguous28ByteMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		self.pref_fwait(0x9B)?;
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD9)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fstp(&mut self, arg0: X87Float32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD9)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fstp(&mut self, arg0: X87Float64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDD)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fstp(&mut self, arg0: X87Float80BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDB)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fstp(&mut self, arg0: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDD, 0xD8, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fstsw(&mut self, arg0: AX)
	{
		// Non-VEX-Encoded Instruction.
	
		self.pref_fwait(0x9B)?;
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDF, 0xE0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fstsw(&mut self, arg0: Contiguous2ByteMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		self.pref_fwait(0x9B)?;
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDD)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fsub(&mut self, arg0: X87Float32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD8)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fsub(&mut self, arg0: X87Float64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDC)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fsub(&mut self, arg0: X87Register, arg1: ST0)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDC, 0xE0, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fsub(&mut self, arg0: ST0, arg1: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD8, 0xE0, arg1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fsubp(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDE, 0xE1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fsubp(&mut self, arg0: X87Register, arg1: ST0)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDE, 0xE0, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fsubr(&mut self, arg0: X87Float32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD8)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fsubr(&mut self, arg0: X87Float64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDC)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fsubr(&mut self, arg0: X87Register, arg1: ST0)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDC, 0xE8, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fsubr(&mut self, arg0: ST0, arg1: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD8, 0xE8, arg1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fsubrp(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDE, 0xE9)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fsubrp(&mut self, arg0: X87Register, arg1: ST0)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDE, 0xE8, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ftst(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xE4)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fucom(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDD, 0xE1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fucom(&mut self, arg0: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDD, 0xE0, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fucomi(&mut self, arg0: ST0, arg1: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDB, 0xE8, arg1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fucomip(&mut self, arg0: ST0, arg1: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDF, 0xE8, arg1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fucomp(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDD, 0xE9)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fucomp(&mut self, arg0: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xDD, 0xE8, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fucompp(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xDA, 0xE9)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fwait(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		self.pref_fwait(0x9B)?;
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		// No Opcode Bytes	// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fxam(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xE5)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fxch(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xC9)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fxch(&mut self, arg0: X87Register)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD9, 0xC8, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fxrstor(&mut self, arg0: Contiguous512ByteMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fxrstor64(&mut self, arg0: Contiguous512ByteMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fxsave(&mut self, arg0: Contiguous512ByteMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fxsave64(&mut self, arg0: Contiguous512ByteMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fxtract(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xF4)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fyl2x(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xF1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn fyl2xp1(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD9, 0xF9)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn haddpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x7C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn haddpd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x7C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn haddps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x7C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn haddps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x7C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn hsubpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x7D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn hsubpd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x7D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn hsubps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x7D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn hsubps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x7D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn idiv(&mut self, arg0: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn idiv(&mut self, arg0: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn idiv(&mut self, arg0: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn idiv(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn idiv(&mut self, arg0: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn idiv(&mut self, arg0: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn idiv(&mut self, arg0: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn idiv(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn idiv(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xAF)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Register16Bit, arg1: Any16BitMemory, arg2: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x69)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Register16Bit, arg1: Any16BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x6B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xAF)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Register16Bit, arg1: Register16Bit, arg2: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x69)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Register16Bit, arg1: Register16Bit, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x6B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xAF)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Register32Bit, arg1: Any32BitMemory, arg2: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x69)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Register32Bit, arg1: Any32BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x6B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xAF)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x69)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x6B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xAF)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Register64Bit, arg1: Any64BitMemory, arg2: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x69)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Register64Bit, arg1: Any64BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x6B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xAF)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x69)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x6B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn imul(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn in(&mut self, arg0: AL, arg1: DX)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xEC)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn in(&mut self, arg0: AL, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xE4)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn in(&mut self, arg0: AX, arg1: DX)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xED)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn in(&mut self, arg0: AX, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xE5)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn in(&mut self, arg0: EAX, arg1: DX)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xED)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn in(&mut self, arg0: EAX, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xE5)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn inc(&mut self, arg0: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xFF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn inc(&mut self, arg0: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xFF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn inc(&mut self, arg0: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xFF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn inc(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xFE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn inc(&mut self, arg0: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xFF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn inc(&mut self, arg0: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xFF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn inc(&mut self, arg0: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xFF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn inc(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xFE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn inc(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xFE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ins(&mut self, arg0: Any16BitMemory, arg1: DX)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x6D)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ins(&mut self, arg0: Any32BitMemory, arg1: DX)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x6D)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ins(&mut self, arg0: Any8BitMemory, arg1: DX)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x6C)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn insb(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x6C)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn insd(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x6D)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn insertps(&mut self, arg0: XMMRegister, arg1: Any32BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x21)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn insertps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x21)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn insw(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x6D)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn int_(&mut self, arg0: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xCD)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn int_(&mut self, arg0: Three)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xCC)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn invpcid(&mut self, arg0: Register64Bit, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x82)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn iret(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xCF)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn iretd(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xCF)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn iretq(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xCF)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ja(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x77)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn ja_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x87)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn ja(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x77)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn ja_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x87)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn ja(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x87)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ja(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x87)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ja(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x77)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ja(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x77)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jae(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x73)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jae_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x83)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jae(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x73)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jae_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x83)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jae(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x83)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jae(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x83)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jae(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x73)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jae(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x73)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jb(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x72)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jb_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x82)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jb(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x72)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jb_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x82)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jb(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x82)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jb(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x82)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jb(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x72)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jb(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x72)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jbe(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x76)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jbe_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x86)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jbe(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x76)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jbe_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x86)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jbe(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x86)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jbe(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x86)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jbe(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x76)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jbe(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x76)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jc(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x72)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jc_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x82)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jc(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x72)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jc_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x82)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jc(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x82)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jc(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x82)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jc(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x72)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jc(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x72)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn je(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x74)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn je_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x84)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn je(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x74)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn je_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x84)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn je(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x84)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn je(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x84)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn je(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x74)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn je(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x74)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jecxz(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xE3)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jecxz(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xE3)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jecxz(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xE3)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jecxz(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xE3)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jg(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7F)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jg_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8F)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jg(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7F)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jg_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8F)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jg(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8F)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jg(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8F)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jg(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7F)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jg(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7F)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jge(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7D)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jge_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8D)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jge(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7D)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jge_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8D)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jge(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8D)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jge(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8D)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jge(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7D)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jge(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7D)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jl(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7C)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jl_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8C)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jl(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7C)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jl_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8C)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jl(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8C)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jl(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8C)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jl(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7C)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jl(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7C)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jle(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7E)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jle_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8E)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jle(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7E)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jle_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8E)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jle(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8E)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jle(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8E)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jle(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7E)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jle(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7E)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jmp(&mut self, arg0: FarPointer16BitTo16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xFF)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jmp(&mut self, arg0: FarPointer16BitTo32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xFF)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jmp(&mut self, arg0: FarPointer16BitTo64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xFF)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jmp(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xEB)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jmp_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xE9)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jmp(&mut self, arg0: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xFF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jmp(&mut self, arg0: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xFF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jmp(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xE9)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jmp(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xEB)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jna(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x76)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jna_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x86)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jna(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x76)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jna_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x86)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jna(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x86)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jna(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x86)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jna(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x76)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jna(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x76)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnae(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x72)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnae_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x82)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnae(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x72)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnae_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x82)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnae(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x82)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnae(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x82)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnae(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x72)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnae(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x72)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnb(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x73)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnb_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x83)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnb(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x73)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnb_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x83)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnb(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x83)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnb(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x83)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnb(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x73)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnb(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x73)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnbe(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x77)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnbe_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x87)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnbe(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x77)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnbe_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x87)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnbe(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x87)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnbe(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x87)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnbe(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x77)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnbe(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x77)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnc(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x73)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnc_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x83)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnc(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x73)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnc_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x83)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnc(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x83)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnc(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x83)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnc(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x73)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnc(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x73)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jne(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x75)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jne_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x85)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jne(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x75)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jne_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x85)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jne(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x85)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jne(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x85)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jne(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x75)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jne(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x75)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jng(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7E)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jng_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8E)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jng(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7E)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jng_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8E)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jng(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8E)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jng(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8E)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jng(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7E)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jng(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7E)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnge(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7C)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnge_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8C)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnge(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7C)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnge_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8C)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnge(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8C)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnge(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8C)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnge(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7C)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnge(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7C)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnl(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7D)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnl_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8D)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnl(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7D)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnl_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8D)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnl(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8D)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnl(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8D)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnl(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7D)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnl(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7D)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnle(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7F)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnle_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8F)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnle(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7F)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnle_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8F)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnle(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8F)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnle(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8F)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnle(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7F)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnle(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7F)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jno(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x71)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jno_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x81)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jno(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x71)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jno_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x81)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jno(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x81)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jno(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x81)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jno(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x71)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jno(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x71)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnp(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7B)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnp_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8B)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnp(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7B)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnp_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8B)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnp(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8B)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnp(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8B)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnp(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7B)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnp(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7B)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jns(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x79)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jns_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x89)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jns(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x79)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jns_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x89)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jns(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x89)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jns(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x89)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jns(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x79)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jns(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x79)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnz(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x75)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnz_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x85)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnz(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x75)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnz_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x85)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jnz(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x85)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnz(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x85)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnz(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x75)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jnz(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x75)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jo(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x70)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jo_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x80)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jo(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x70)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jo_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x80)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jo(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x80)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jo(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x80)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jo(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x70)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jo(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x70)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jp(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7A)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jp_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8A)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jp(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7A)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jp_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8A)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jp(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8A)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jp(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8A)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jp(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7A)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jp(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7A)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jpe(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7A)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jpe_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8A)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jpe(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7A)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jpe_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8A)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jpe(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8A)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jpe(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8A)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jpe(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7A)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jpe(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7A)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jpo(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7B)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jpo_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8B)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jpo(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7B)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jpo_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8B)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jpo(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8B)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jpo(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x8B)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jpo(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7B)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jpo(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x7B)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jrcxz(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xE3)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jrcxz(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xE3)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jrcxz(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xE3)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jrcxz(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xE3)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn js(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x78)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn js_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x88)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn js(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x78)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn js_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x88)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn js(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x88)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn js(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x88)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn js(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x78)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn js(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x78)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jz(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x74)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jz_1(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x84)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jz(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x74)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jz_1(&mut self, arg0: Label, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x84)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn jz(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x84)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jz(&mut self, arg0: Relative32Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x84)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jz(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x74)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn jz(&mut self, arg0: Relative8Bit, arg1: Hint)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x74)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lahf(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x9F)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lar(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x02)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lar(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x02)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lar(&mut self, arg0: Register32Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x02)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lar(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x02)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lar(&mut self, arg0: Register64Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x02)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lar(&mut self, arg0: Register64Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x02)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lddqu(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF0)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ldmxcsr(&mut self, arg0: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lea(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x8D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lea(&mut self, arg0: Register16Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x8D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lea(&mut self, arg0: Register16Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x8D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lea(&mut self, arg0: Register32Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x8D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lea(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x8D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lea(&mut self, arg0: Register32Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x8D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lea(&mut self, arg0: Register64Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x8D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lea(&mut self, arg0: Register64Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x8D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lea(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x8D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn leave(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xC9)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn leave(&mut self, arg0: Prefix66)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xC9)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lfence(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0xAE, 0xE8)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lfs(&mut self, arg0: Register16Bit, arg1: FarPointer16BitTo16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xB4)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lfs(&mut self, arg0: Register32Bit, arg1: FarPointer16BitTo32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xB4)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lfs(&mut self, arg0: Register64Bit, arg1: FarPointer16BitTo64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xB4)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lgs(&mut self, arg0: Register16Bit, arg1: FarPointer16BitTo16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xB5)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lgs(&mut self, arg0: Register32Bit, arg1: FarPointer16BitTo32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xB5)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lgs(&mut self, arg0: Register64Bit, arg1: FarPointer16BitTo64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xB5)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lock(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xF0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lods(&mut self, arg0: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xAD)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lods(&mut self, arg0: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xAD)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lods(&mut self, arg0: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xAD)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lods(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xAC)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lodsb(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xAC)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lodsd(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xAD)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lodsq(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xAD)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lodsw(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xAD)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn loop(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xE2)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn loop(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xE2)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn loope(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xE0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn loope(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xE0)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn loopne(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xE0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label8(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn loopne(&mut self, arg0: Relative8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xE0)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lsl(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x03)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lsl(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x03)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lsl(&mut self, arg0: Register32Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x03)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lsl(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x03)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lsl(&mut self, arg0: Register64Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x03)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lsl(&mut self, arg0: Register64Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x03)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lss(&mut self, arg0: Register16Bit, arg1: FarPointer16BitTo16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xB2)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lss(&mut self, arg0: Register32Bit, arg1: FarPointer16BitTo32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xB2)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lss(&mut self, arg0: Register64Bit, arg1: FarPointer16BitTo64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xB2)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lzcnt(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBD)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lzcnt(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBD)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lzcnt(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBD)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lzcnt(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBD)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lzcnt(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xBD)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn lzcnt(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xBD)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn maskmovdqu(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn maskmovq(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn maxpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn maxpd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn maxps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn maxps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn maxsd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn maxsd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn maxss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn maxss(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mfence(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0xAE, 0xF0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn minpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn minpd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn minps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn minps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn minsd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn minsd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn minss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn minss(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn monitor(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x01, 0xC8)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: AL, arg1: MemoryOffset8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xA0)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: AL, arg1: MemoryOffset8Bit, arg2: PrefixRexW)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xA0)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: AX, arg1: MemoryOffset16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xA1)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: EAX, arg1: MemoryOffset32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xA1)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Any16BitMemory, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Any16BitMemory, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x89)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Any16BitMemory, arg1: Sreg)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x8C)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Any32BitMemory, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Any32BitMemory, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x89)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Any64BitMemory, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xC7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Any64BitMemory, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x89)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Any64BitMemory, arg1: Sreg)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x8C)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC6)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Any8BitMemory, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x88)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x88)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: MemoryOffset16Bit, arg1: AX)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xA3)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: MemoryOffset32Bit, arg1: EAX)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xA3)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: MemoryOffset64Bit, arg1: RAX)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xA3)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: MemoryOffset8Bit, arg1: AL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xA2)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: MemoryOffset8Bit, arg1: AL, arg2: PrefixRexW)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xA2)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Register16Bit, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xB8, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov_1(&mut self, arg0: Register16Bit, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x8B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x89)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov_1(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x8B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Register16Bit, arg1: Sreg)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x8C)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Register32Bit, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xB8, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov_1(&mut self, arg0: Register32Bit, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x8B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x89)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov_1(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x8B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Register64Bit, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xC7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Register64Bit, arg1: Immediate64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xB8, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x8B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x89)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov_1(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x8B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Register64Bit, arg1: Sreg)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x8C)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Register8Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xB0, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov_1(&mut self, arg0: Register8Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC6)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Register8Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x8A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Register8Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x88)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov_1(&mut self, arg0: Register8Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x8A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x88)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov_1(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x8A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: RAX, arg1: MemoryOffset64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xA1)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xB0, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov_1(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC6)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x8A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x88)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov_1(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x8A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x88)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov_1(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x8A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Sreg, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x8E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Sreg, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x8E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Sreg, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x8E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mov(&mut self, arg0: Sreg, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x8E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movapd(&mut self, arg0: Any128BitMemory, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x29)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movapd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x28)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movapd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x28)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movapd_1(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x29)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movaps(&mut self, arg0: Any128BitMemory, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x29)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movaps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x28)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movaps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x28)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movaps_1(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x29)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movbe(&mut self, arg0: Any16BitMemory, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0xF1)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movbe(&mut self, arg0: Any32BitMemory, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0xF1)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movbe(&mut self, arg0: Any64BitMemory, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0x38, 0xF1)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movbe(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0xF0)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movbe(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0xF0)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movbe(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x38, 0xF0)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movd(&mut self, arg0: Any32BitMemory, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x7E)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movd(&mut self, arg0: Any32BitMemory, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x7E)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movd(&mut self, arg0: MMRegister, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x6E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movd(&mut self, arg0: MMRegister, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x6E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movd(&mut self, arg0: Register32Bit, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x7E)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movd(&mut self, arg0: Register32Bit, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x7E)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movd(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x6E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movd(&mut self, arg0: XMMRegister, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x6E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movddup(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x12)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movddup(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x12)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movdq2q(&mut self, arg0: MMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movdqa(&mut self, arg0: Any128BitMemory, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x7F)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movdqa(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x6F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movdqa(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x6F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movdqa_1(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x7F)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movdqu(&mut self, arg0: Any128BitMemory, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x7F)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movdqu(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x6F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movdqu(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x6F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movdqu_1(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x7F)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movhlps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x12)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movhpd(&mut self, arg0: Any64BitMemory, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x17)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movhpd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x16)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movhps(&mut self, arg0: Any64BitMemory, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x17)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movhps(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x16)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movlhps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x16)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movlpd(&mut self, arg0: Any64BitMemory, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x13)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movlpd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x12)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movlps(&mut self, arg0: Any64BitMemory, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x13)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movlps(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x12)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movmskpd(&mut self, arg0: Register32Bit, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x50)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movmskpd(&mut self, arg0: Register64Bit, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x50)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movmskps(&mut self, arg0: Register32Bit, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x50)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movmskps(&mut self, arg0: Register64Bit, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x50)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movntdq(&mut self, arg0: Any128BitMemory, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xE7)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movntdqa(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x2A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movnti(&mut self, arg0: Any32BitMemory, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xC3)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movnti(&mut self, arg0: Any64BitMemory, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0xC3)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movntpd(&mut self, arg0: Any128BitMemory, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x2B)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movntps(&mut self, arg0: Any128BitMemory, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x2B)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movntq(&mut self, arg0: Any64BitMemory, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xE7)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movq(&mut self, arg0: Any64BitMemory, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0x7E)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movq_1(&mut self, arg0: Any64BitMemory, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x7F)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movq(&mut self, arg0: Any64BitMemory, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0x7E)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movq_1(&mut self, arg0: Any64BitMemory, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xD6)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movq(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x6E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movq_1(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x6F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movq(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x6F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movq_1(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x7F)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movq(&mut self, arg0: MMRegister, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x6E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movq(&mut self, arg0: Register64Bit, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0x7E)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movq(&mut self, arg0: Register64Bit, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0x7E)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movq(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x6E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movq_1(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x7E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movq(&mut self, arg0: XMMRegister, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0x6E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x7E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movq_1(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xD6)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movq2dq(&mut self, arg0: XMMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movs(&mut self, arg0: Any16BitMemory, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xA5)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movs(&mut self, arg0: Any32BitMemory, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xA5)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movs(&mut self, arg0: Any64BitMemory, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xA5)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movs(&mut self, arg0: Any8BitMemory, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xA4)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movsb(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xA4)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movsd(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xA5)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movsd(&mut self, arg0: Any64BitMemory, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x11)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movsd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x10)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movsd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x10)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movsd_1(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x11)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movshdup(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x16)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movshdup(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x16)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movsldup(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x12)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movsldup(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x12)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movsq(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xA5)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movss(&mut self, arg0: Any32BitMemory, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x11)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x10)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movss(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x10)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movss_1(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x11)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movsw(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xA5)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movsx(&mut self, arg0: Register16Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBE)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movsx(&mut self, arg0: Register16Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBE)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movsx(&mut self, arg0: Register16Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBE)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movsx(&mut self, arg0: Register32Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBF)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movsx(&mut self, arg0: Register32Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBE)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movsx(&mut self, arg0: Register32Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBF)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movsx(&mut self, arg0: Register32Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBE)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movsx(&mut self, arg0: Register32Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBE)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movsx(&mut self, arg0: Register64Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xBF)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movsx(&mut self, arg0: Register64Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xBE)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movsx(&mut self, arg0: Register64Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xBF)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movsx(&mut self, arg0: Register64Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xBE)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movsxd(&mut self, arg0: Register64Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x63)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movsxd(&mut self, arg0: Register64Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x63)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movupd(&mut self, arg0: Any128BitMemory, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x11)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movupd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x10)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movupd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x10)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movupd_1(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x11)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movups(&mut self, arg0: Any128BitMemory, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x11)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movups(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x10)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movups(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x10)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movups_1(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x11)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movzx(&mut self, arg0: Register16Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xB6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movzx(&mut self, arg0: Register16Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xB6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movzx(&mut self, arg0: Register16Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xB6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movzx(&mut self, arg0: Register32Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xB7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movzx(&mut self, arg0: Register32Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xB6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movzx(&mut self, arg0: Register32Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xB7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movzx(&mut self, arg0: Register32Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xB6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movzx(&mut self, arg0: Register32Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xB6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movzx(&mut self, arg0: Register64Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xB7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movzx(&mut self, arg0: Register64Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xB6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movzx(&mut self, arg0: Register64Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xB7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn movzx(&mut self, arg0: Register64Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xB6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mpsadbw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x42)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mpsadbw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x42)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mul(&mut self, arg0: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mul(&mut self, arg0: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mul(&mut self, arg0: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mul(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mul(&mut self, arg0: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mul(&mut self, arg0: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mul(&mut self, arg0: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mul(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mul(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mulpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x59)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mulpd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x59)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mulps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x59)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mulps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x59)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mulsd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x59)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mulsd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x59)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mulss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x59)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mulss(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x59)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mulx(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mulx(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Register32Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mulx(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x3, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mulx(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Register64Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x3, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn mwait(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x01, 0xC9)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn neg(&mut self, arg0: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn neg(&mut self, arg0: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn neg(&mut self, arg0: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn neg(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn neg(&mut self, arg0: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn neg(&mut self, arg0: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn neg(&mut self, arg0: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn neg(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn neg(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn nop(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x90)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn nop(&mut self, arg0: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x1F)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn nop(&mut self, arg0: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x1F)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn nop(&mut self, arg0: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x1F)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn nop(&mut self, arg0: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x1F)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn not_(&mut self, arg0: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn not_(&mut self, arg0: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn not_(&mut self, arg0: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn not_(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn not_(&mut self, arg0: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn not_(&mut self, arg0: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn not_(&mut self, arg0: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn not_(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn not_(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: AL, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0C)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: AX, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0D)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: EAX, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0D)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Any16BitMemory, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Any16BitMemory, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x09)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Any32BitMemory, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Any32BitMemory, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x09)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Any64BitMemory, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Any64BitMemory, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x09)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x80)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Any8BitMemory, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x08)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x08)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Register16Bit, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Register16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x09)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or__1(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Register32Bit, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Register32Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x09)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or__1(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Register64Bit, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Register64Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x09)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or__1(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Register8Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x80)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Register8Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Register8Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x08)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or__1(&mut self, arg0: Register8Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x08)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or__1(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: RAX, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0x0D)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x80)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x08)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or__1(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or_(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x08)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn or__1(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn orpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x56)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn orpd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x56)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn orps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x56)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn orps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x56)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn out(&mut self, arg0: DX, arg1: AL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xEE)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn out(&mut self, arg0: DX, arg1: AX)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xEF)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn out(&mut self, arg0: DX, arg1: EAX)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xEF)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn out(&mut self, arg0: Immediate8Bit, arg1: AL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xE6)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn out(&mut self, arg0: Immediate8Bit, arg1: AX)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xE7)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn out(&mut self, arg0: Immediate8Bit, arg1: EAX)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xE7)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn outs(&mut self, arg0: DX, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x6F)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn outs(&mut self, arg0: DX, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x6F)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn outs(&mut self, arg0: DX, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x6E)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn outsb(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x6E)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn outsd(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x6F)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn outsw(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x6F)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pabsb(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x1C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pabsb(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x1C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pabsb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x1C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pabsb(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x1C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pabsd(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x1E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pabsd(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x1E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pabsd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x1E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pabsd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x1E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pabsw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x1D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pabsw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x1D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pabsw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x1D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pabsw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x1D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn packssdw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x6B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn packssdw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x6B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn packssdw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x6B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn packssdw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x6B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn packsswb(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x63)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn packsswb(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x63)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn packsswb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x63)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn packsswb(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x63)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn packusdw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x2B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn packusdw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x2B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn packuswb(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x67)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn packuswb(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x67)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn packuswb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x67)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn packuswb(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x67)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddb(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xFC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddb(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xFC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xFC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddb(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xFC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddd(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xFE)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddd(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xFE)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xFE)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xFE)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddq(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD4)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddq(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD4)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD4)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD4)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddsb(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xEC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddsb(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xEC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddsb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xEC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddsb(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xEC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddsw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xED)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddsw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xED)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddsw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xED)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddsw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xED)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddusb(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xDC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddusb(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xDC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddusb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xDC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddusb(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xDC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddusw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xDD)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddusw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xDD)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddusw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xDD)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddusw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xDD)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xFD)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xFD)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xFD)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn paddw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xFD)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn palignr(&mut self, arg0: MMRegister, arg1: Any64BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x0F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn palignr(&mut self, arg0: MMRegister, arg1: MMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x0F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn palignr(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x0F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn palignr(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x0F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pand(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xDB)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pand(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xDB)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pand(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xDB)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pand(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xDB)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pandn(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xDF)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pandn(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xDF)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pandn(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xDF)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pandn(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xDF)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pause(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		// No REX Prefix.
	
		opcode!(self, 0x90)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pavgb(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE0)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pavgb(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE0)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pavgb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE0)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pavgb(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE0)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pavgw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE3)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pavgw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE3)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pavgw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE3)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pavgw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE3)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pblendvb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: XMMRegister0)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x10)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pblendvb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister0)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x10)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pblendw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x0E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pblendw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x0E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pclmulqdq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x44)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pclmulqdq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x44)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpeqb(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x74)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpeqb(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x74)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpeqb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x74)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpeqb(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x74)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpeqd(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x76)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpeqd(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x76)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpeqd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x76)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpeqd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x76)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpeqq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x29)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpeqq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x29)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpeqw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x75)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpeqw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x75)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpeqw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x75)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpeqw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x75)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpestri(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x61)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpestri(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x61)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpestrm(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x60)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpestrm(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x60)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpgtb(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x64)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpgtb(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x64)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpgtb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x64)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpgtb(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x64)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpgtd(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x66)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpgtd(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x66)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpgtd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x66)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpgtd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x66)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpgtq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x37)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpgtq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x37)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpgtw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x65)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpgtw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x65)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpgtw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x65)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpgtw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x65)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpistri(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x63)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpistri(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x63)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpistrm(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x62)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pcmpistrm(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x62)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pdep(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF5)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pdep(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Register32Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF5)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pdep(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x3, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF5)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pdep(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Register64Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x3, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF5)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pext(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF5)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pext(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Register32Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF5)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pext(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x2, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF5)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pext(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Register64Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x2, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF5)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pextrb(&mut self, arg0: Any8BitMemory, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x14)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pextrb(&mut self, arg0: Register32Bit, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x14)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pextrb(&mut self, arg0: Register64Bit, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x14)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pextrd(&mut self, arg0: Any32BitMemory, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x16)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pextrd(&mut self, arg0: Register32Bit, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x16)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pextrq(&mut self, arg0: Any64BitMemory, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0x3A, 0x16)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pextrq(&mut self, arg0: Register64Bit, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0x3A, 0x16)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pextrw(&mut self, arg0: Any16BitMemory, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x15)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pextrw(&mut self, arg0: Register32Bit, arg1: MMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xC5)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pextrw(&mut self, arg0: Register32Bit, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xC5)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pextrw_1(&mut self, arg0: Register32Bit, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x15)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pextrw(&mut self, arg0: Register64Bit, arg1: MMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xC5)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pextrw(&mut self, arg0: Register64Bit, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xC5)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pextrw_1(&mut self, arg0: Register64Bit, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x15)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phaddd(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x02)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phaddd(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x02)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phaddd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x02)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phaddd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x02)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phaddsw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x03)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phaddsw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x03)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phaddsw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x03)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phaddsw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x03)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phaddw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x01)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phaddw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x01)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phaddw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x01)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phaddw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x01)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phminposuw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x41)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phminposuw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x41)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phsubd(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x06)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phsubd(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x06)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phsubd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x06)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phsubd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x06)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phsubsw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x07)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phsubsw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x07)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phsubsw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x07)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phsubsw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x07)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phsubw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x05)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phsubw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x05)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phsubw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x05)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn phsubw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x05)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pinsrb(&mut self, arg0: XMMRegister, arg1: Any8BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x20)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pinsrb(&mut self, arg0: XMMRegister, arg1: Register32Bit, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x20)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pinsrd(&mut self, arg0: XMMRegister, arg1: Any32BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x22)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pinsrd(&mut self, arg0: XMMRegister, arg1: Register32Bit, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x22)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pinsrw(&mut self, arg0: MMRegister, arg1: Any16BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xC4)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pinsrw(&mut self, arg0: MMRegister, arg1: Register32Bit, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xC4)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pinsrw(&mut self, arg0: XMMRegister, arg1: Any16BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xC4)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pinsrw(&mut self, arg0: XMMRegister, arg1: Register32Bit, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xC4)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmaddubsw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x04)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmaddubsw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x04)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmaddubsw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x04)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmaddubsw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x04)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmaddwd(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF5)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmaddwd(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF5)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmaddwd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF5)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmaddwd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF5)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmaxsb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x3C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmaxsb(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x3C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmaxsd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x3D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmaxsd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x3D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmaxsw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xEE)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmaxsw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xEE)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmaxsw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xEE)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmaxsw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xEE)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmaxub(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xDE)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmaxub(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xDE)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmaxub(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xDE)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmaxub(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xDE)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmaxud(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x3F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmaxud(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x3F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmaxuw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x3E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmaxuw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x3E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pminsb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x38)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pminsb(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x38)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pminsd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x39)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pminsd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x39)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pminsw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xEA)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pminsw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xEA)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pminsw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xEA)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pminsw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xEA)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pminub(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xDA)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pminub(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xDA)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pminub(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xDA)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pminub(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xDA)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pminud(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x3B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pminud(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x3B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pminuw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x3A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pminuw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x3A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovmskb(&mut self, arg0: Register32Bit, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovmskb(&mut self, arg0: Register32Bit, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovmskb(&mut self, arg0: Register64Bit, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovmskb(&mut self, arg0: Register64Bit, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovsxbd(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x21)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovsxbd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x21)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovsxbq(&mut self, arg0: XMMRegister, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x22)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovsxbq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x22)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovsxbw(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x20)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovsxbw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x20)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovsxdq(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x25)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovsxdq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x25)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovsxwd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x23)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovsxwd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x23)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovsxwq(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x24)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovsxwq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x24)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovzxbd(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x31)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovzxbd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x31)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovzxbq(&mut self, arg0: XMMRegister, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x32)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovzxbq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x32)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovzxbw(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x30)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovzxbw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x30)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovzxdq(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x35)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovzxdq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x35)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovzxwd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x33)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovzxwd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x33)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovzxwq(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x34)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmovzxwq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x34)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmuldq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x28)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmuldq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x28)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmulhrsw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x0B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmulhrsw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x0B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmulhrsw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x0B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmulhrsw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x0B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmulhuw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE4)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmulhuw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE4)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmulhuw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE4)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmulhuw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE4)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmulhw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE5)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmulhw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE5)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmulhw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE5)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmulhw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE5)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmulld(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x40)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmulld(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x40)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmullw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD5)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmullw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD5)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmullw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD5)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmullw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD5)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmuludq(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF4)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmuludq(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF4)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmuludq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF4)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pmuludq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF4)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pop(&mut self, arg0: FS)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0xA1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pop(&mut self, arg0: FS, arg1: Prefix66)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0xA1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pop(&mut self, arg0: GS)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0xA9)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pop(&mut self, arg0: GS, arg1: Prefix66)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0xA9)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pop(&mut self, arg0: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x8F)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pop(&mut self, arg0: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x8F)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pop(&mut self, arg0: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x8F)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pop_1(&mut self, arg0: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x58, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pop(&mut self, arg0: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x8F)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pop_1(&mut self, arg0: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x58, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn popcnt(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xB8)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn popcnt(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xB8)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn popcnt(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xB8)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn popcnt(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xB8)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn popcnt(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xB8)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn popcnt(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xB8)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn popf(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x9D)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn popfq(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x9D)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn por(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xEB)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn por(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xEB)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn por(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xEB)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn por(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xEB)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn prefetchnta(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x18)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn prefetcht0(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x18)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn prefetcht1(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x18)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn prefetcht2(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x18)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psadbw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psadbw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psadbw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psadbw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pshufb(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x00)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pshufb(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x00)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pshufb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x00)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pshufb(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x00)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pshufd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x70)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pshufd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x70)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pshufhw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x70)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pshufhw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x70)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pshuflw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x70)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pshuflw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x70)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pshufw(&mut self, arg0: MMRegister, arg1: Any64BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x70)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pshufw(&mut self, arg0: MMRegister, arg1: MMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x70)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psignb(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x08)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psignb(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x08)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psignb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x08)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psignb(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x08)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psignd(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x0A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psignd(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x0A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psignd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x0A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psignd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x0A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psignw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x09)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psignw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x09)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psignw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x09)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psignw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x09)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pslld(&mut self, arg0: MMRegister, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x72)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pslld(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF2)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pslld(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF2)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pslld(&mut self, arg0: XMMRegister, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x72)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pslld(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF2)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pslld(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF2)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pslldq(&mut self, arg0: XMMRegister, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x73)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psllq(&mut self, arg0: MMRegister, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x73)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psllq(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF3)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psllq(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF3)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psllq(&mut self, arg0: XMMRegister, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x73)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psllq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF3)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psllq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF3)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psllw(&mut self, arg0: MMRegister, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x71)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psllw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF1)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psllw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF1)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psllw(&mut self, arg0: XMMRegister, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x71)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psllw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF1)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psllw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF1)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psrad(&mut self, arg0: MMRegister, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x72)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psrad(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE2)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psrad(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE2)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psrad(&mut self, arg0: XMMRegister, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x72)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psrad(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE2)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psrad(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE2)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psraw(&mut self, arg0: MMRegister, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x71)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psraw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE1)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psraw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE1)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psraw(&mut self, arg0: XMMRegister, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x71)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psraw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE1)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psraw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE1)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psrld(&mut self, arg0: MMRegister, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x72)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psrld(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD2)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psrld(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD2)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psrld(&mut self, arg0: XMMRegister, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x72)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psrld(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD2)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psrld(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD2)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psrldq(&mut self, arg0: XMMRegister, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x73)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psrlq(&mut self, arg0: MMRegister, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x73)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psrlq(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD3)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psrlq(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD3)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psrlq(&mut self, arg0: XMMRegister, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x73)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psrlq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD3)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psrlq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD3)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psrlw(&mut self, arg0: MMRegister, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x71)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psrlw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD1)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psrlw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD1)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psrlw(&mut self, arg0: XMMRegister, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x71)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psrlw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD1)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psrlw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD1)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubb(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF8)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubb(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF8)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF8)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubb(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF8)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubd(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xFA)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubd(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xFA)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xFA)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xFA)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubq(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xFB)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubq(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xFB)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xFB)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xFB)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubsb(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE8)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubsb(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE8)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubsb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE8)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubsb(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE8)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubsw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE9)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubsw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE9)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubsw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE9)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubsw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xE9)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubusb(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD8)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubusb(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD8)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubusb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD8)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubusb(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD8)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubusw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD9)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubusw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD9)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubusw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD9)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubusw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xD9)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF9)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF9)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF9)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn psubw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xF9)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ptest(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x17)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ptest(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x38, 0x17)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpckhbw(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x68)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpckhbw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x68)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpckhbw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x68)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpckhbw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x68)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpckhdq(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x6A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpckhdq(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x6A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpckhdq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x6A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpckhdq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x6A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpckhqdq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x6D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpckhqdq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x6D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpckhwd(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x69)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpckhwd(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x69)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpckhwd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x69)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpckhwd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x69)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpcklbw(&mut self, arg0: MMRegister, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x60)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpcklbw(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x60)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpcklbw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x60)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpcklbw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x60)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpckldq(&mut self, arg0: MMRegister, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x62)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpckldq(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x62)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpckldq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x62)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpckldq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x62)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpcklqdq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x6C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpcklqdq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x6C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpcklwd(&mut self, arg0: MMRegister, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x61)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpcklwd(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x61)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpcklwd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x61)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn punpcklwd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x61)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn push(&mut self, arg0: FS)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0xA0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn push(&mut self, arg0: GS)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0xA8)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn push(&mut self, arg0: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xFF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn push(&mut self, arg0: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xFF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn push(&mut self, arg0: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xFF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn push_1(&mut self, arg0: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x50, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn push(&mut self, arg0: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xFF)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn push_1(&mut self, arg0: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x50, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pushf(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x9C)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pushfq(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x9C)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pushq(&mut self, arg0: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x68)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pushq(&mut self, arg0: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x68)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pushq(&mut self, arg0: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x6A)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pushw(&mut self, arg0: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x68)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pushw(&mut self, arg0: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x6A)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pxor(&mut self, arg0: MMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xEF)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pxor(&mut self, arg0: MMRegister, arg1: MMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xEF)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pxor(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xEF)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn pxor(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xEF)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: Any16BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: Any16BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: Any32BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: Any32BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: Any64BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: Any64BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: Any8BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: Any8BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: Register16Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: Register16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: Register16Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: Register32Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: Register32Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: Register32Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: Register64Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: Register64Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: Register64Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: Register8Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: Register8Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: Register8Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcl(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcpps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x53)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcpps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x53)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcpss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x53)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcpss(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x53)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: Any16BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: Any16BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: Any32BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: Any32BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: Any64BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: Any64BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: Any8BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: Any8BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: Register16Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: Register16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: Register16Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: Register32Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: Register32Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: Register32Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: Register64Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: Register64Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: Register64Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: Register8Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: Register8Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: Register8Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rcr(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rdfsbase(&mut self, arg0: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rdfsbase(&mut self, arg0: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rdgsbase(&mut self, arg0: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rdgsbase(&mut self, arg0: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rdrand(&mut self, arg0: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xC7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rdrand(&mut self, arg0: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xC7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rdrand(&mut self, arg0: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xC7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rep_ins(&mut self, arg0: Any16BitMemory, arg1: DX)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		self.pref_group1(0xF3)?;
	
		// No REX Prefix.
	
		opcode!(self, 0x6D)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rep_ins(&mut self, arg0: Any32BitMemory, arg1: DX)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		// No REX Prefix.
	
		opcode!(self, 0x6D)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rep_ins(&mut self, arg0: Any64BitMemory, arg1: DX)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0x6D)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rep_ins(&mut self, arg0: Any8BitMemory, arg1: DX)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		// No REX Prefix.
	
		opcode!(self, 0x6C)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rep_ins_1(&mut self, arg0: Any8BitMemory, arg1: DX)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0x6C)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rep_lods(&mut self, arg0: AL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		// No REX Prefix.
	
		opcode!(self, 0xAC)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rep_lods_1(&mut self, arg0: AL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xAC)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rep_lods(&mut self, arg0: AX)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		self.pref_group1(0xF3)?;
	
		// No REX Prefix.
	
		opcode!(self, 0xAD)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rep_lods(&mut self, arg0: EAX)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		// No REX Prefix.
	
		opcode!(self, 0xAD)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rep_lods(&mut self, arg0: RAX)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xAD)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rep_movs(&mut self, arg0: Any16BitMemory, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		self.pref_group1(0xF3)?;
	
		// No REX Prefix.
	
		opcode!(self, 0xA5)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rep_movs(&mut self, arg0: Any32BitMemory, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		// No REX Prefix.
	
		opcode!(self, 0xA5)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rep_movs(&mut self, arg0: Any64BitMemory, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xA5)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rep_movs(&mut self, arg0: Any8BitMemory, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		// No REX Prefix.
	
		opcode!(self, 0xA4)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rep_movs_1(&mut self, arg0: Any8BitMemory, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xA4)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rep_outs(&mut self, arg0: DX, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		self.pref_group1(0xF3)?;
	
		// No REX Prefix.
	
		opcode!(self, 0x6F)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rep_outs(&mut self, arg0: DX, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		// No REX Prefix.
	
		opcode!(self, 0x6F)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rep_outs(&mut self, arg0: DX, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0x6F)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rep_outs(&mut self, arg0: DX, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		// No REX Prefix.
	
		opcode!(self, 0x6E)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rep_outs_1(&mut self, arg0: DX, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0x6E)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rep_stos(&mut self, arg0: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		self.pref_group1(0xF3)?;
	
		// No REX Prefix.
	
		opcode!(self, 0xAB)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rep_stos(&mut self, arg0: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		// No REX Prefix.
	
		opcode!(self, 0xAB)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rep_stos(&mut self, arg0: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xAB)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rep_stos(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		// No REX Prefix.
	
		opcode!(self, 0xAA)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rep_stos_1(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xAA)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn repe_cmps(&mut self, arg0: Any16BitMemory, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		self.pref_group1(0xF3)?;
	
		// No REX Prefix.
	
		opcode!(self, 0xA7)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn repe_cmps(&mut self, arg0: Any32BitMemory, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		// No REX Prefix.
	
		opcode!(self, 0xA7)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn repe_cmps(&mut self, arg0: Any64BitMemory, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xA7)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn repe_cmps(&mut self, arg0: Any8BitMemory, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		// No REX Prefix.
	
		opcode!(self, 0xA6)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn repe_cmps_1(&mut self, arg0: Any8BitMemory, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xA6)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn repe_scas(&mut self, arg0: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		self.pref_group1(0xF3)?;
	
		// No REX Prefix.
	
		opcode!(self, 0xAF)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn repe_scas(&mut self, arg0: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		// No REX Prefix.
	
		opcode!(self, 0xAF)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn repe_scas(&mut self, arg0: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xAF)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn repe_scas(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		// No REX Prefix.
	
		opcode!(self, 0xAE)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn repe_scas_1(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xAE)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn repne_cmps(&mut self, arg0: Any16BitMemory, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		self.pref_group1(0xF2)?;
	
		// No REX Prefix.
	
		opcode!(self, 0xA7)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn repne_cmps(&mut self, arg0: Any32BitMemory, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		// No REX Prefix.
	
		opcode!(self, 0xA7)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn repne_cmps(&mut self, arg0: Any64BitMemory, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xA7)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn repne_cmps(&mut self, arg0: Any8BitMemory, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		// No REX Prefix.
	
		opcode!(self, 0xA6)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn repne_cmps_1(&mut self, arg0: Any8BitMemory, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xA6)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn repne_scas(&mut self, arg0: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		self.pref_group1(0xF2)?;
	
		// No REX Prefix.
	
		opcode!(self, 0xAF)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn repne_scas(&mut self, arg0: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		// No REX Prefix.
	
		opcode!(self, 0xAF)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn repne_scas(&mut self, arg0: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xAF)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn repne_scas(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		// No REX Prefix.
	
		opcode!(self, 0xAE)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn repne_scas_1(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xAE)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ret(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xC3)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ret(&mut self, arg0: Far)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xCB)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ret(&mut self, arg0: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xC2)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ret(&mut self, arg0: Immediate16Bit, arg1: Far)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xCA)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: Any16BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: Any16BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: Any32BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: Any32BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: Any64BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: Any64BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: Any8BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: Any8BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: Register16Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: Register16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: Register16Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: Register32Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: Register32Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: Register32Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: Register64Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: Register64Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: Register64Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: Register8Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: Register8Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: Register8Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rol(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: Any16BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: Any16BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: Any32BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: Any32BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: Any64BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: Any64BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: Any8BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: Any8BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: Register16Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: Register16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: Register16Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: Register32Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: Register32Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: Register32Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: Register64Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: Register64Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: Register64Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: Register8Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: Register8Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: Register8Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ror(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rorx(&mut self, arg0: Register32Bit, arg1: Any32BitMemory, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x03, 0x0, 0x3, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xF0)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rorx(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x3, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xF0)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rorx(&mut self, arg0: Register64Bit, arg1: Any64BitMemory, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x03, 0x0, 0x3, 0x1, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xF0)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rorx(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x3, 0x1, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xF0)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn roundpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x09)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn roundpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x09)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn roundps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x08)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn roundps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x08)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn roundsd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x0B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn roundsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x0B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn roundss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x0A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn roundss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x3A, 0x0A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rsqrtps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x52)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rsqrtps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x52)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rsqrtss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x52)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn rsqrtss(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x52)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sahf(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x9E)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: Any16BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: Any16BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: Any32BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: Any32BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: Any64BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: Any64BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: Any8BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: Any8BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: Register16Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: Register16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: Register16Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: Register32Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: Register32Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: Register32Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: Register64Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: Register64Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: Register64Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: Register8Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: Register8Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: Register8Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sal(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: Any16BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: Any16BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: Any32BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: Any32BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: Any64BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: Any64BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: Any8BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: Any8BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: Register16Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: Register16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: Register16Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: Register32Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: Register32Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: Register32Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: Register64Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: Register64Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: Register64Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: Register8Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: Register8Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: Register8Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sar(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_7)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sarx(&mut self, arg0: Register32Bit, arg1: Any32BitMemory, arg2: Register32Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x2, 0x0, arg2, arg1, arg0)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sarx(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Register32Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x2, 0x0, arg2, arg1, arg0)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sarx(&mut self, arg0: Register64Bit, arg1: Any64BitMemory, arg2: Register64Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x2, 0x1, arg2, arg1, arg0)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sarx(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Register64Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x2, 0x1, arg2, arg1, arg0)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: AL, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x1C)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: AX, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x1D)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: EAX, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x1D)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Any16BitMemory, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Any16BitMemory, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x19)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Any32BitMemory, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Any32BitMemory, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x19)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Any64BitMemory, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Any64BitMemory, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x19)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x80)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Any8BitMemory, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x18)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x18)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Register16Bit, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Register16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x1B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x19)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb_1(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x1B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Register32Bit, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Register32Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x1B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x19)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb_1(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x1B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Register64Bit, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Register64Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x1B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x19)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb_1(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x1B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Register8Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x80)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Register8Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x1A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Register8Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x18)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb_1(&mut self, arg0: Register8Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x1A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x18)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb_1(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x1A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: RAX, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0x1D)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x80)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x1A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x18)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb_1(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x1A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x18)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sbb_1(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x1A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn scas(&mut self, arg0: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xAF)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn scas(&mut self, arg0: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xAF)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn scas(&mut self, arg0: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xAF)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn scas(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xAE)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn scasb(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xAE)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn scasd(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xAF)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn scasq(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xAF)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn scasw(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xAF)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn seta(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x97)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn seta(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x97)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn seta(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x97)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setae(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x93)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setae(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x93)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setae(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x93)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setb(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x92)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setb(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x92)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setb(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x92)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setbe(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x96)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setbe(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x96)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setbe(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x96)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setc(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x92)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setc(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x92)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setc(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x92)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sete(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x94)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sete(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x94)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sete(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x94)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setg(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9F)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setg(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9F)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setg(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9F)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setge(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9D)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setge(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9D)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setge(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9D)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setl(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9C)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setl(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9C)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setl(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9C)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setle(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9E)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setle(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9E)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setle(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9E)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setna(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x96)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setna(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x96)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setna(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x96)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnae(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x92)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnae(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x92)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnae(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x92)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnb(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x93)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnb(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x93)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnb(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x93)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnbe(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x97)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnbe(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x97)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnbe(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x97)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnc(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x93)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnc(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x93)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnc(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x93)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setne(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x95)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setne(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x95)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setne(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x95)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setng(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9E)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setng(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9E)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setng(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9E)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnge(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9C)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnge(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9C)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnge(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9C)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnl(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9D)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnl(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9D)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnl(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9D)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnle(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9F)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnle(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9F)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnle(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9F)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setno(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x91)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setno(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x91)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setno(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x91)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnp(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9B)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnp(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9B)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnp(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9B)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setns(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x99)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setns(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x99)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setns(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x99)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnz(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x95)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnz(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x95)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setnz(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x95)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn seto(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x90)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn seto(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x90)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn seto(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x90)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setp(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9A)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setp(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9A)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setp(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9A)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setpe(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9A)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setpe(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9A)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setpe(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9A)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setpo(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9B)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setpo(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9B)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setpo(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x9B)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sets(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x98)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sets(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x98)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sets(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x98)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setz(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x94)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setz(&mut self, arg0: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x94)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn setz(&mut self, arg0: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x94)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sfence(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0xAE, 0xF8)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: Any16BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: Any16BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: Any32BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: Any32BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: Any64BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: Any64BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: Any8BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: Any8BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: Register16Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: Register16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: Register16Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: Register32Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: Register32Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: Register32Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: Register64Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: Register64Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: Register64Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: Register8Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: Register8Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: Register8Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shl(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shld(&mut self, arg0: Any16BitMemory, arg1: Register16Bit, arg2: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xA5)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shld(&mut self, arg0: Any16BitMemory, arg1: Register16Bit, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xA4)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shld(&mut self, arg0: Any32BitMemory, arg1: Register32Bit, arg2: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xA5)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shld(&mut self, arg0: Any32BitMemory, arg1: Register32Bit, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xA4)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shld(&mut self, arg0: Any64BitMemory, arg1: Register64Bit, arg2: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0xA5)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shld(&mut self, arg0: Any64BitMemory, arg1: Register64Bit, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0xA4)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shld(&mut self, arg0: Register16Bit, arg1: Register16Bit, arg2: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xA5)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shld(&mut self, arg0: Register16Bit, arg1: Register16Bit, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xA4)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shld(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xA5)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shld(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xA4)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shld(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0xA5)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shld(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0xA4)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shlx(&mut self, arg0: Register32Bit, arg1: Any32BitMemory, arg2: Register32Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg2, arg1, arg0)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shlx(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Register32Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg2, arg1, arg0)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shlx(&mut self, arg0: Register64Bit, arg1: Any64BitMemory, arg2: Register64Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg2, arg1, arg0)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shlx(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Register64Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg2, arg1, arg0)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: Any16BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: Any16BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: Any32BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: Any32BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: Any64BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: Any64BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: Any8BitMemory, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: Any8BitMemory, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: Register16Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: Register16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: Register16Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: Register32Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: Register32Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: Register32Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: Register64Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: Register64Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xC1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: Register64Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: Register8Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: Register8Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: Register8Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xC0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shr(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: One)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shrd(&mut self, arg0: Any16BitMemory, arg1: Register16Bit, arg2: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xAD)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shrd(&mut self, arg0: Any16BitMemory, arg1: Register16Bit, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xAC)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shrd(&mut self, arg0: Any32BitMemory, arg1: Register32Bit, arg2: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xAD)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shrd(&mut self, arg0: Any32BitMemory, arg1: Register32Bit, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xAC)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shrd(&mut self, arg0: Any64BitMemory, arg1: Register64Bit, arg2: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0xAD)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shrd(&mut self, arg0: Any64BitMemory, arg1: Register64Bit, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0xAC)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shrd(&mut self, arg0: Register16Bit, arg1: Register16Bit, arg2: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xAD)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shrd(&mut self, arg0: Register16Bit, arg1: Register16Bit, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xAC)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shrd(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xAD)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shrd(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xAC)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shrd(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: CL)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0xAD)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shrd(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0xAC)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shrx(&mut self, arg0: Register32Bit, arg1: Any32BitMemory, arg2: Register32Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x3, 0x0, arg2, arg1, arg0)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shrx(&mut self, arg0: Register32Bit, arg1: Register32Bit, arg2: Register32Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x3, 0x0, arg2, arg1, arg0)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shrx(&mut self, arg0: Register64Bit, arg1: Any64BitMemory, arg2: Register64Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x3, 0x1, arg2, arg1, arg0)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shrx(&mut self, arg0: Register64Bit, arg1: Register64Bit, arg2: Register64Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x3, 0x1, arg2, arg1, arg0)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shufpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xC6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shufpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xC6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shufps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xC6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn shufps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xC6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sqrtpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x51)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sqrtpd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x51)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sqrtps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x51)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sqrtps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x51)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sqrtsd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x51)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sqrtsd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x51)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sqrtss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x51)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sqrtss(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x51)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn stc(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xF9)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn std(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xFD)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sti(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xFB)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn stmxcsr(&mut self, arg0: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn stos(&mut self, arg0: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xAB)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn stos(&mut self, arg0: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xAB)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn stos(&mut self, arg0: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xAB)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn stos(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xAA)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn stosb(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xAA)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn stosd(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xAB)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn stosq(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xAB)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn stosw(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xAB)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: AL, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x2C)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: AX, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x2D)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: EAX, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x2D)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Any16BitMemory, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Any16BitMemory, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x29)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Any32BitMemory, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Any32BitMemory, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x29)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Any64BitMemory, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Any64BitMemory, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x29)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x80)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Any8BitMemory, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x28)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x28)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Register16Bit, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Register16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x2B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x29)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub_1(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x2B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Register32Bit, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Register32Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x2B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x29)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub_1(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x2B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Register64Bit, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Register64Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x2B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x29)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub_1(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x2B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Register8Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x80)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Register8Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x2A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Register8Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x28)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub_1(&mut self, arg0: Register8Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x2A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x28)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub_1(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x2A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: RAX, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0x2D)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x80)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x2A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x28)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub_1(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x2A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x28)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sub_1(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x2A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn subpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn subpd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn subps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn subps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn subsd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn subsd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn subss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn subss(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x5C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn swapgs(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x01, 0xF8)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn syscall(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x05)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sysenter(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x34)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sysexit(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x35)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sysexit(&mut self, arg0: PrefixRexW)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0x0F, 0x35)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sysret(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x07)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn sysret(&mut self, arg0: PrefixRexW)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0x0F, 0x07)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn test(&mut self, arg0: AL, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xA8)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn test(&mut self, arg0: AX, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xA9)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn test(&mut self, arg0: EAX, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xA9)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn test(&mut self, arg0: Any16BitMemory, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn test(&mut self, arg0: Any16BitMemory, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x85)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn test(&mut self, arg0: Any32BitMemory, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn test(&mut self, arg0: Any32BitMemory, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x85)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn test(&mut self, arg0: Any64BitMemory, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn test(&mut self, arg0: Any64BitMemory, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x85)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn test(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn test(&mut self, arg0: Any8BitMemory, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x84)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn test(&mut self, arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x84)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn test(&mut self, arg0: Register16Bit, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn test(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x85)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn test(&mut self, arg0: Register32Bit, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn test(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x85)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn test(&mut self, arg0: Register64Bit, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn test(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x85)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn test(&mut self, arg0: Register8Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn test(&mut self, arg0: Register8Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x84)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn test(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x84)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn test(&mut self, arg0: RAX, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xA9)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn test(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg0, Self::R64S_0)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn test(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x84)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn test(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x84)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn tzcnt(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn tzcnt(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn tzcnt(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn tzcnt(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xBC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn tzcnt(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xBC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn tzcnt(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xBC)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ucomisd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ucomisd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ucomiss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ucomiss(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x2E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn ud2(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x0B)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn unpckhpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x15)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn unpckhpd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x15)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn unpckhps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x15)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn unpckhps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x15)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn unpcklpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x14)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn unpcklpd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x14)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn unpcklps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x14)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn unpcklps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x14)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaddpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x58)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaddpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x58)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaddpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x58)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaddpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x58)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaddps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x58)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaddps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x58)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaddps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x58)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaddps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x58)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaddsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x58)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaddsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x58)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaddss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x58)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaddss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x58)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaddsubpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaddsubpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaddsubpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaddsubpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaddsubps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaddsubps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaddsubps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaddsubps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD0)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaesdec(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaesdec(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaesdeclast(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDF)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaesdeclast(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDF)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaesenc(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaesenc(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaesenclast(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDD)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaesenclast(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDD)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaesimc(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xDB)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaesimc(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xDB)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaeskeygenassist(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xDF)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vaeskeygenassist(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xDF)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vandnpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x55)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vandnpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x55)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vandnpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x55)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vandnpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x55)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vandnps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x55)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vandnps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x55)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vandnps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x55)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vandnps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x55)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vandpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x54)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vandpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x54)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vandpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x54)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vandpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x54)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vandps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x54)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vandps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x54)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vandps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x54)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vandps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x54)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vblendpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vblendpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vblendpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vblendpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vblendps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vblendps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vblendps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vblendps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vblendvpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x4B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		disp_imm!(self, arg3)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn vblendvpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x4B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		disp_imm!(self, arg3)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn vblendvpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x4B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		disp_imm!(self, arg3)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn vblendvpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x4B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		disp_imm!(self, arg3)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn vblendvps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x4A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		disp_imm!(self, arg3)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn vblendvps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x4A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		disp_imm!(self, arg3)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn vblendvps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x4A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		disp_imm!(self, arg3)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn vblendvps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x4A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		disp_imm!(self, arg3)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn vbroadcastf128(&mut self, arg0: YMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x1A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vbroadcasti128(&mut self, arg0: YMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x5A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vbroadcastsd(&mut self, arg0: YMMRegister, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x19)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vbroadcastsd(&mut self, arg0: YMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x19)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vbroadcastss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x18)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vbroadcastss(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x18)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vbroadcastss(&mut self, arg0: YMMRegister, arg1: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x18)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vbroadcastss(&mut self, arg0: YMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x18)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcmppd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xC2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcmppd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xC2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcmppd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xC2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcmppd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xC2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcmpps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xC2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcmpps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xC2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcmpps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xC2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcmpps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xC2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcmpsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xC2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcmpsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xC2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcmpss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xC2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcmpss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xC2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcomisd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcomisd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcomiss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcomiss(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtdq2pd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xE6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtdq2pd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xE6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtdq2pd(&mut self, arg0: YMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x1, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xE6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtdq2pd(&mut self, arg0: YMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xE6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtdq2ps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x5B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtdq2ps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x5B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtdq2ps(&mut self, arg0: YMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x1, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x5B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtdq2ps(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x5B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtpd2dq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x3, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xE6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtpd2dq(&mut self, arg0: XMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x1, 0x3, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xE6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtpd2dq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x3, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xE6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtpd2dq(&mut self, arg0: XMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x3, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xE6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtpd2ps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x5A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtpd2ps(&mut self, arg0: XMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x5A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtpd2ps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x5A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtpd2ps(&mut self, arg0: XMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x5A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtph2ps(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x13)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtph2ps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x13)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtph2ps(&mut self, arg0: YMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x13)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtph2ps(&mut self, arg0: YMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x13)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtps2dq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x5B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtps2dq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x5B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtps2dq(&mut self, arg0: YMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x5B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtps2dq(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x5B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtps2pd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x5A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtps2pd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x5A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtps2pd(&mut self, arg0: YMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x1, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x5A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtps2pd(&mut self, arg0: YMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x5A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtps2ph(&mut self, arg0: Any128BitMemory, arg1: YMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x03, 0x1, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x1D)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtps2ph(&mut self, arg0: Any64BitMemory, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x1D)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtps2ph(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x1D)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtps2ph(&mut self, arg0: XMMRegister, arg1: YMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x1, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x1D)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtsd2si(&mut self, arg0: Register32Bit, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x3, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtsd2si(&mut self, arg0: Register32Bit, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x3, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtsd2si(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x3, 0x1, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtsd2si(&mut self, arg0: Register64Bit, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x3, 0x1, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtsd2ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtsd2ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtsi2sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x2A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtsi2sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x3, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x2A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtsi2sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Register32Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x2A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtsi2sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Register64Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x3, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x2A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtsi2ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x2A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtsi2ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x2, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x2A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtsi2ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Register32Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x2A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtsi2ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Register64Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x2A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtss2sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtss2sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtss2si(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtss2si(&mut self, arg0: Register32Bit, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtss2si(&mut self, arg0: Register64Bit, arg1: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x2, 0x1, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvtss2si(&mut self, arg0: Register64Bit, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x1, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvttpd2dq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xE6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvttpd2dq(&mut self, arg0: XMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xE6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvttpd2dq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xE6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvttpd2dq(&mut self, arg0: XMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xE6)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvttps2dq(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x5B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvttps2dq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x5B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvttps2dq(&mut self, arg0: YMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x1, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x5B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvttps2dq(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x5B)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvttsd2si(&mut self, arg0: Register32Bit, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x3, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvttsd2si(&mut self, arg0: Register32Bit, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x3, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvttsd2si(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x3, 0x1, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvttsd2si(&mut self, arg0: Register64Bit, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x3, 0x1, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvttss2si(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvttss2si(&mut self, arg0: Register32Bit, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvttss2si(&mut self, arg0: Register64Bit, arg1: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x2, 0x1, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vcvttss2si(&mut self, arg0: Register64Bit, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x1, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vdivpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vdivpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vdivpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vdivpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vdivps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vdivps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vdivps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vdivps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vdivsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vdivsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vdivss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vdivss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vdppd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x41)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vdppd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x41)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vdpps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x40)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vdpps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x40)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vdpps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x40)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vdpps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x40)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn verr(&mut self, arg0: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x00)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn verr(&mut self, arg0: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x00)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn verw(&mut self, arg0: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x00)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn verw(&mut self, arg0: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x00)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vextractf128(&mut self, arg0: Any128BitMemory, arg1: YMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x03, 0x1, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x19)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vextractf128(&mut self, arg0: XMMRegister, arg1: YMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x1, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x19)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vextracti128(&mut self, arg0: Any128BitMemory, arg1: YMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x03, 0x1, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x39)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vextracti128(&mut self, arg0: XMMRegister, arg1: YMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x1, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x39)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vextractps(&mut self, arg0: Any32BitMemory, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x17)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vextractps(&mut self, arg0: Register32Bit, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x17)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd132pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x98)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd132pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x98)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd132pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x98)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd132pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x98)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd132ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x98)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd132ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x98)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd132ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x98)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd132ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x98)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd132sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x99)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd132sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x99)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd132ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x99)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd132ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x99)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd213pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd213pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd213pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd213pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd213ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd213ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd213ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd213ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd213sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA9)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd213sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA9)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd213ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA9)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd213ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA9)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd231pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd231pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd231pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd231pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd231ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd231ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd231ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd231ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd231sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB9)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd231sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB9)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd231ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB9)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmadd231ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB9)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmaddsub132pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x96)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmaddsub132pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x96)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmaddsub132pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x96)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmaddsub132pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x96)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmaddsub132ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x96)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmaddsub132ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x96)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmaddsub132ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x96)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmaddsub132ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x96)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmaddsub213pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmaddsub213pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmaddsub213pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmaddsub213pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmaddsub213ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmaddsub213ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmaddsub213ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmaddsub213ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmaddsub231pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmaddsub231pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmaddsub231pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmaddsub231pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmaddsub231ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmaddsub231ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmaddsub231ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmaddsub231ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub132pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub132pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub132pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub132pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub132ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub132ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub132ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub132ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub132sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub132sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub132ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub132ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub213pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub213pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub213pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub213pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub213ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub213ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub213ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub213ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub213sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAB)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub213sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAB)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub213ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAB)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub213ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAB)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub231pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub231pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub231pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub231pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub231ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub231ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub231ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub231ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub231sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBB)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub231sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBB)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub231ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBB)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsub231ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBB)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsubadd132pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x97)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsubadd132pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x97)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsubadd132pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x97)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsubadd132pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x97)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsubadd132ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x97)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsubadd132ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x97)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsubadd132ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x97)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsubadd132ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x97)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsubadd213pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA7)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsubadd213pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA7)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsubadd213pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA7)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsubadd213pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA7)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsubadd213ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA7)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsubadd213ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA7)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsubadd213ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA7)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsubadd213ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xA7)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsubadd231pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB7)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsubadd231pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB7)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsubadd231pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB7)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsubadd231pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB7)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsubadd231ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB7)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsubadd231ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB7)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsubadd231ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB7)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfmsubadd231ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xB7)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd132pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd132pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd132pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd132pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd132ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd132ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd132ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd132ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd132sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd132sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd132ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd132ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd213pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd213pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd213pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd213pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd213ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd213ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd213ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd213ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd213sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAD)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd213sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAD)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd213ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAD)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd213ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAD)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd231pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd231pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd231pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd231pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd231ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd231ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd231ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd231ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd231sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBD)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd231sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBD)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd231ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBD)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmadd231ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBD)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub132pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub132pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub132pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub132pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub132ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub132ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub132ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub132ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub132sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9F)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub132sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9F)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub132ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9F)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub132ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x9F)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub213pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub213pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub213pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub213pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub213ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub213ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub213ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub213ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub213sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAF)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub213sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAF)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub213ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAF)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub213ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xAF)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub231pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub231pd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub231pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub231pd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub231ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub231ps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub231ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub231ps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub231sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBF)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub231sd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBF)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub231ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBF)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vfnmsub231ss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xBF)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vgatherdpd(&mut self, arg0: XMMRegister, arg1: Any32BitMemory, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg2, arg1, arg0)?;
	
		opcode!(self, 0x92)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vgatherdpd(&mut self, arg0: YMMRegister, arg1: Any32BitMemory, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg2, arg1, arg0)?;
	
		opcode!(self, 0x92)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vgatherdps(&mut self, arg0: XMMRegister, arg1: Any32BitMemory, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg2, arg1, arg0)?;
	
		opcode!(self, 0x92)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vgatherdps(&mut self, arg0: YMMRegister, arg1: Any32BitMemory, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg2, arg1, arg0)?;
	
		opcode!(self, 0x92)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vgatherqpd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg2, arg1, arg0)?;
	
		opcode!(self, 0x93)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vgatherqpd(&mut self, arg0: YMMRegister, arg1: Any64BitMemory, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg2, arg1, arg0)?;
	
		opcode!(self, 0x93)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vgatherqps(&mut self, arg0: XMMRegister, arg1: Any64BitMemory, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg2, arg1, arg0)?;
	
		opcode!(self, 0x93)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vgatherqps_1(&mut self, arg0: XMMRegister, arg1: Any64BitMemory, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg2, arg1, arg0)?;
	
		opcode!(self, 0x93)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vhaddpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x7C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vhaddpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x7C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vhaddpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x7C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vhaddpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x7C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vhaddps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x7C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vhaddps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x7C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vhaddps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x7C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vhaddps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x7C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vhsubpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x7D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vhsubpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x7D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vhsubpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x7D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vhsubpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x7D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vhsubps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x7D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vhsubps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x7D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vhsubps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x7D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vhsubps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x7D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vinsertf128(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x18)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vinsertf128(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: XMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x18)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vinserti128(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x38)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vinserti128(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: XMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x38)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vinsertps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x21)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vinsertps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x21)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vlddqu(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x3, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xF0)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vlddqu(&mut self, arg0: YMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x1, 0x3, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xF0)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vldmxcsr(&mut self, arg0: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg0, Self::R64S_2)?;
	
		opcode!(self, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmaskmovdqu(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xF7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmaskmovpd(&mut self, arg0: Any128BitMemory, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg0, arg2)?;
	
		opcode!(self, 0x2F)?;
	
		self.mod_rm_sib(arg0, arg2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmaskmovpd(&mut self, arg0: Any256BitMemory, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg0, arg2)?;
	
		opcode!(self, 0x2F)?;
	
		self.mod_rm_sib(arg0, arg2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmaskmovpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x2D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmaskmovpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x2D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmaskmovps(&mut self, arg0: Any128BitMemory, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg0, arg2)?;
	
		opcode!(self, 0x2E)?;
	
		self.mod_rm_sib(arg0, arg2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmaskmovps(&mut self, arg0: Any256BitMemory, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg0, arg2)?;
	
		opcode!(self, 0x2E)?;
	
		self.mod_rm_sib(arg0, arg2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmaskmovps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x2C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmaskmovps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x2C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmaxpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5F)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmaxpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5F)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmaxpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5F)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmaxpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5F)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmaxps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5F)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmaxps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5F)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmaxps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5F)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmaxps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5F)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmaxsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5F)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmaxsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5F)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmaxss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5F)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmaxss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5F)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vminpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vminpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vminpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vminpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vminps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vminps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vminps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vminps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vminsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vminsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vminss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vminss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovapd(&mut self, arg0: Any128BitMemory, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x29)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovapd(&mut self, arg0: Any256BitMemory, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x29)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovapd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x28)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovapd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x28)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovapd_1(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x29)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovapd(&mut self, arg0: YMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x28)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovapd(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x28)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovapd_1(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x29)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovaps(&mut self, arg0: Any128BitMemory, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x29)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovaps(&mut self, arg0: Any256BitMemory, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x1, 0x0, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x29)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovaps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x28)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovaps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x28)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovaps_1(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x29)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovaps(&mut self, arg0: YMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x1, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x28)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovaps(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x28)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovaps_1(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x29)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovd(&mut self, arg0: Any32BitMemory, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x7E)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovd(&mut self, arg0: Register32Bit, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x7E)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovd(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x6E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovd(&mut self, arg0: XMMRegister, arg1: Register32Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x6E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovddup(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x3, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x12)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovddup(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x3, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x12)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovddup(&mut self, arg0: YMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x1, 0x3, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x12)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovddup(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x3, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x12)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovdqa(&mut self, arg0: Any128BitMemory, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x7F)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovdqa(&mut self, arg0: Any256BitMemory, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x7F)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovdqa(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x6F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovdqa(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x6F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovdqa_1(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x7F)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovdqa(&mut self, arg0: YMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x6F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovdqa(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x6F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovdqa_1(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x7F)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovdqu(&mut self, arg0: Any128BitMemory, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x0, 0x2, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x7F)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovdqu(&mut self, arg0: Any256BitMemory, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x1, 0x2, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x7F)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovdqu(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x6F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovdqu(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x6F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovdqu_1(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x7F)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovdqu(&mut self, arg0: YMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x1, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x6F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovdqu(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x6F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovdqu_1(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x2, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x7F)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovhlps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x12)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovhpd(&mut self, arg0: Any64BitMemory, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x17)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovhpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x16)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovhps(&mut self, arg0: Any64BitMemory, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x17)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovhps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x16)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovlhps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x16)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovlpd(&mut self, arg0: Any64BitMemory, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x13)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovlpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x12)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovlps(&mut self, arg0: Any64BitMemory, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x13)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovlps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x12)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovmskpd(&mut self, arg0: Register32Bit, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x50)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovmskpd(&mut self, arg0: Register32Bit, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x50)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovmskpd(&mut self, arg0: Register64Bit, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x50)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovmskpd(&mut self, arg0: Register64Bit, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x50)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovmskps(&mut self, arg0: Register32Bit, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x50)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovmskps(&mut self, arg0: Register32Bit, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x50)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovmskps(&mut self, arg0: Register64Bit, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x50)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovmskps(&mut self, arg0: Register64Bit, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x50)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovntdq(&mut self, arg0: Any128BitMemory, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0xE7)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovntdq(&mut self, arg0: Any256BitMemory, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0xE7)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovntdqa(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovntdqa(&mut self, arg0: YMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2A)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovntpd(&mut self, arg0: Any128BitMemory, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x2B)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovntpd(&mut self, arg0: Any256BitMemory, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x2B)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovntps(&mut self, arg0: Any128BitMemory, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x2B)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovntps(&mut self, arg0: Any256BitMemory, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x1, 0x0, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x2B)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovq(&mut self, arg0: Any64BitMemory, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x0, 0x1, 0x1, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x7E)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovq_1(&mut self, arg0: Any64BitMemory, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0xD6)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovq(&mut self, arg0: Register64Bit, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x1, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x7E)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovq(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x1, 0x1, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x6E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovq_1(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x7E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovq(&mut self, arg0: XMMRegister, arg1: Register64Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x1, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x6E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x7E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovq_1(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0xD6)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovsd(&mut self, arg0: Any64BitMemory, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x0, 0x3, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x11)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovsd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x3, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x10)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x10)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovsd_1(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg0, arg2)?;
	
		opcode!(self, 0x11)?;
	
		self.mod_rm_sib(arg0, arg2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovshdup(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x16)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovshdup(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x16)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovshdup(&mut self, arg0: YMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x1, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x16)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovshdup(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x16)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovsldup(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x12)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovsldup(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x12)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovsldup(&mut self, arg0: YMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x1, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x12)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovsldup(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x12)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovss(&mut self, arg0: Any32BitMemory, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x0, 0x2, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x11)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x10)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x10)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovss_1(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg0, arg2)?;
	
		opcode!(self, 0x11)?;
	
		self.mod_rm_sib(arg0, arg2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovupd(&mut self, arg0: Any128BitMemory, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x11)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovupd(&mut self, arg0: Any256BitMemory, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x11)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovupd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x10)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovupd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x10)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovupd_1(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x11)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovupd(&mut self, arg0: YMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x10)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovupd(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x10)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovupd_1(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x11)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovups(&mut self, arg0: Any128BitMemory, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x11)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovups(&mut self, arg0: Any256BitMemory, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x1, 0x0, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x11)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovups(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x10)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovups(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x10)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovups_1(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x11)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovups(&mut self, arg0: YMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x1, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x10)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovups(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x10)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmovups_1(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x11)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmpsadbw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x42)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmpsadbw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x42)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmpsadbw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x42)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmpsadbw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x42)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmulpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x59)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmulpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x59)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmulpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x59)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmulpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x59)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmulps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x59)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmulps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x59)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmulps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x59)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmulps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x59)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmulsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x59)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmulsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x59)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmulss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x59)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vmulss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x59)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vorpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x56)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vorpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x56)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vorpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x56)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vorpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x56)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vorps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x56)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vorps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x56)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vorps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x56)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vorps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x56)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpabsb(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x1C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpabsb(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x1C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpabsb(&mut self, arg0: YMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x1C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpabsb(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x1C)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpabsd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x1E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpabsd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x1E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpabsd(&mut self, arg0: YMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x1E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpabsd(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x1E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpabsw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x1D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpabsw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x1D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpabsw(&mut self, arg0: YMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x1D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpabsw(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x1D)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpackssdw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x6B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpackssdw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x6B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpackssdw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x6B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpackssdw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x6B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpacksswb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x63)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpacksswb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x63)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpacksswb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x63)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpacksswb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x63)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpackusdw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x2B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpackusdw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x2B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpackusdw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x2B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpackusdw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x2B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpackuswb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x67)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpackuswb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x67)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpackuswb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x67)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpackuswb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x67)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xFC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xFC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xFC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xFC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xFE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xFE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xFE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xFE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD4)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD4)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD4)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD4)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddsb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xEC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddsb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xEC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddsb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xEC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddsb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xEC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xED)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xED)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xED)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xED)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddusb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddusb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddusb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddusb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDC)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddusw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDD)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddusw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDD)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddusw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDD)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddusw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDD)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xFD)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xFD)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xFD)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpaddw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xFD)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpalignr(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0F)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpalignr(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0F)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpalignr(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0F)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpalignr(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0F)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpand(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDB)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpand(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDB)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpand(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDB)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpand(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDB)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpandn(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDF)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpandn(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDF)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpandn(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDF)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpandn(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDF)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpavgb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE0)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpavgb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE0)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpavgb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE0)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpavgb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE0)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpavgw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE3)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpavgw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE3)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpavgw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE3)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpavgw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE3)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpblendd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x02)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpblendd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x02)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpblendd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x02)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpblendd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x02)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpblendvb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x4C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		disp_imm!(self, arg3)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn vpblendvb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x4C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		disp_imm!(self, arg3)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn vpblendvb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x4C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		disp_imm!(self, arg3)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn vpblendvb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x4C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		disp_imm!(self, arg3)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn vpblendw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpblendw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpblendw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpblendw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpbroadcastb(&mut self, arg0: XMMRegister, arg1: Any8BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x78)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpbroadcastb(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x78)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpbroadcastb(&mut self, arg0: YMMRegister, arg1: Any8BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x78)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpbroadcastb(&mut self, arg0: YMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x78)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpbroadcastd(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x58)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpbroadcastd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x58)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpbroadcastd(&mut self, arg0: YMMRegister, arg1: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x58)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpbroadcastd(&mut self, arg0: YMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x58)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpbroadcastq(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x59)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpbroadcastq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x59)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpbroadcastq(&mut self, arg0: YMMRegister, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x59)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpbroadcastq(&mut self, arg0: YMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x59)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpbroadcastw(&mut self, arg0: XMMRegister, arg1: Any16BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x79)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpbroadcastw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x79)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpbroadcastw(&mut self, arg0: YMMRegister, arg1: Any16BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x79)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpbroadcastw(&mut self, arg0: YMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x79)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpclmulqdq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x44)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpclmulqdq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x44)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpeqb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x74)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpeqb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x74)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpeqb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x74)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpeqb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x74)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpeqd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x76)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpeqd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x76)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpeqd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x76)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpeqd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x76)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpeqq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x29)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpeqq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x29)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpeqq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x29)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpeqq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x29)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpeqw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x75)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpeqw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x75)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpeqw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x75)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpeqw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x75)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpestri(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x61)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpestri(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x61)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpestrm(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x60)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpestrm(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x60)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpgtb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x64)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpgtb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x64)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpgtb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x64)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpgtb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x64)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpgtd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x66)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpgtd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x66)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpgtd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x66)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpgtd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x66)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpgtq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x37)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpgtq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x37)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpgtq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x37)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpgtq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x37)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpgtw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x65)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpgtw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x65)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpgtw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x65)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpgtw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x65)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpistri(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x63)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpistri(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x63)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpistrm(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x62)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpcmpistrm(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x62)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vperm2f128(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x06)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vperm2f128(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x06)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vperm2i128(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x46)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vperm2i128(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x46)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpermd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x36)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpermd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x36)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpermilpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x05)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpermilpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x05)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpermilpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpermilpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpermilpd(&mut self, arg0: YMMRegister, arg1: Any256BitMemory, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x03, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x05)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpermilpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x05)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpermilpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpermilpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpermilps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x04)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpermilps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x04)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpermilps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpermilps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpermilps(&mut self, arg0: YMMRegister, arg1: Any256BitMemory, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x03, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x04)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpermilps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x04)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpermilps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpermilps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpermpd(&mut self, arg0: YMMRegister, arg1: Any256BitMemory, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x03, 0x1, 0x1, 0x1, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x01)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpermpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x1, 0x1, 0x1, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x01)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpermps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x16)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpermps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x16)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpermq(&mut self, arg0: YMMRegister, arg1: Any256BitMemory, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x03, 0x1, 0x1, 0x1, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x00)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpermq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x1, 0x1, 0x1, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x00)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpextrb(&mut self, arg0: Any8BitMemory, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x14)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpextrb(&mut self, arg0: Register32Bit, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x14)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpextrb(&mut self, arg0: Register64Bit, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x14)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpextrd(&mut self, arg0: Any32BitMemory, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x16)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpextrd(&mut self, arg0: Register32Bit, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x16)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpextrq(&mut self, arg0: Any64BitMemory, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x03, 0x0, 0x1, 0x1, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x16)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpextrq(&mut self, arg0: Register64Bit, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x1, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x16)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpextrw(&mut self, arg0: Any16BitMemory, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x15)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpextrw(&mut self, arg0: Register32Bit, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xC5)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpextrw_1(&mut self, arg0: Register32Bit, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x15)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpextrw(&mut self, arg0: Register64Bit, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xC5)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpextrw_1(&mut self, arg0: Register64Bit, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg0, arg1)?;
	
		opcode!(self, 0x15)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpgatherdd(&mut self, arg0: XMMRegister, arg1: Any32BitMemory, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg2, arg1, arg0)?;
	
		opcode!(self, 0x90)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpgatherdd(&mut self, arg0: YMMRegister, arg1: Any32BitMemory, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg2, arg1, arg0)?;
	
		opcode!(self, 0x90)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpgatherdq(&mut self, arg0: XMMRegister, arg1: Any32BitMemory, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg2, arg1, arg0)?;
	
		opcode!(self, 0x90)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpgatherdq(&mut self, arg0: YMMRegister, arg1: Any32BitMemory, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg2, arg1, arg0)?;
	
		opcode!(self, 0x90)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpgatherqd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg2, arg1, arg0)?;
	
		opcode!(self, 0x91)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpgatherqd_1(&mut self, arg0: XMMRegister, arg1: Any64BitMemory, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg2, arg1, arg0)?;
	
		opcode!(self, 0x91)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpgatherqq(&mut self, arg0: XMMRegister, arg1: Any64BitMemory, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg2, arg1, arg0)?;
	
		opcode!(self, 0x91)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpgatherqq(&mut self, arg0: YMMRegister, arg1: Any64BitMemory, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg2, arg1, arg0)?;
	
		opcode!(self, 0x91)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphaddd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x02)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphaddd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x02)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphaddd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x02)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphaddd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x02)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphaddsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x03)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphaddsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x03)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphaddsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x03)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphaddsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x03)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphaddw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x01)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphaddw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x01)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphaddw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x01)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphaddw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x01)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphminposuw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x41)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphminposuw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x41)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphsubd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x06)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphsubd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x06)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphsubd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x06)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphsubd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x06)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphsubsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x07)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphsubsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x07)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphsubsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x07)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphsubsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x07)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphsubw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x05)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphsubw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x05)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphsubw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x05)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vphsubw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x05)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpinsrb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any8BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x20)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpinsrb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Register32Bit, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x20)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpinsrd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x22)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpinsrd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Register32Bit, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x22)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpinsrq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x22)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpinsrq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Register64Bit, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x22)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpinsrw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any16BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xC4)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpinsrw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Register32Bit, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xC4)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaddubsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x04)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaddubsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x04)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaddubsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x04)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaddubsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x04)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaddwd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF5)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaddwd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF5)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaddwd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF5)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaddwd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF5)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaskmovd(&mut self, arg0: Any128BitMemory, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg0, arg2)?;
	
		opcode!(self, 0x8E)?;
	
		self.mod_rm_sib(arg0, arg2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaskmovd(&mut self, arg0: Any256BitMemory, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg0, arg2)?;
	
		opcode!(self, 0x8E)?;
	
		self.mod_rm_sib(arg0, arg2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaskmovd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x8C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaskmovd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x8C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaskmovq(&mut self, arg0: Any128BitMemory, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg0, arg2)?;
	
		opcode!(self, 0x8E)?;
	
		self.mod_rm_sib(arg0, arg2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaskmovq(&mut self, arg0: Any256BitMemory, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg0, arg2)?;
	
		opcode!(self, 0x8E)?;
	
		self.mod_rm_sib(arg0, arg2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaskmovq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x8C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaskmovq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x8C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaxsb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x3C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaxsb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x3C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaxsb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x3C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaxsb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x3C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaxsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x3D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaxsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x3D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaxsd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x3D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaxsd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x3D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaxsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xEE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaxsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xEE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaxsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xEE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaxsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xEE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaxub(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaxub(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaxub(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaxub(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDE)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaxud(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x3F)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaxud(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x3F)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaxud(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x3F)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaxud(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x3F)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaxuw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x3E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaxuw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x3E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaxuw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x3E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmaxuw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x3E)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpminsb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x38)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpminsb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x38)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpminsb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x38)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpminsb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x38)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpminsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x39)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpminsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x39)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpminsd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x39)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpminsd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x39)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpminsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xEA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpminsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xEA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpminub(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpminub(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpminub(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpminub(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xDA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpminud(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x3B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpminud(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x3B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpminud(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x3B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpminud(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x3B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpminuw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x3A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpminuw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x3A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpminuw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x3A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpminuw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x3A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovmskb(&mut self, arg0: Register32Bit, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xD7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovmskb(&mut self, arg0: Register32Bit, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xD7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovmskb(&mut self, arg0: Register64Bit, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xD7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovmskb(&mut self, arg0: Register64Bit, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0xD7)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovsxbd(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x21)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovsxbd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x21)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovsxbd(&mut self, arg0: YMMRegister, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x21)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovsxbd(&mut self, arg0: YMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x21)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovsxbq(&mut self, arg0: XMMRegister, arg1: Any16BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x22)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovsxbq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x22)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovsxbq(&mut self, arg0: YMMRegister, arg1: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x22)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovsxbq(&mut self, arg0: YMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x22)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovsxbw(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x20)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovsxbw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x20)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovsxbw(&mut self, arg0: YMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x20)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovsxbw(&mut self, arg0: YMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x20)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovsxdq(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x25)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovsxdq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x25)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovsxdq(&mut self, arg0: YMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x25)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovsxdq(&mut self, arg0: YMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x25)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovsxwd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x23)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovsxwd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x23)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovsxwd(&mut self, arg0: YMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x23)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovsxwd(&mut self, arg0: YMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x23)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovsxwq(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x24)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovsxwq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x24)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovsxwq(&mut self, arg0: YMMRegister, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x24)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovsxwq(&mut self, arg0: YMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x24)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovzxbd(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x31)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovzxbd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x31)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovzxbd(&mut self, arg0: YMMRegister, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x31)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovzxbd(&mut self, arg0: YMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x31)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovzxbq(&mut self, arg0: XMMRegister, arg1: Any16BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x32)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovzxbq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x32)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovzxbq(&mut self, arg0: YMMRegister, arg1: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x32)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovzxbq(&mut self, arg0: YMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x32)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovzxbw(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x30)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovzxbw(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x30)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovzxbw(&mut self, arg0: YMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x30)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovzxbw(&mut self, arg0: YMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x30)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovzxdq(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x35)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovzxdq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x35)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovzxdq(&mut self, arg0: YMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x35)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovzxdq(&mut self, arg0: YMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x35)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovzxwd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x33)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovzxwd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x33)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovzxwd(&mut self, arg0: YMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x33)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovzxwd(&mut self, arg0: YMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x33)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovzxwq(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x34)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovzxwq(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x34)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovzxwq(&mut self, arg0: YMMRegister, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x34)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmovzxwq(&mut self, arg0: YMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x34)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmuldq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x28)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmuldq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x28)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmuldq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x28)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmuldq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x28)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmulhrsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmulhrsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmulhrsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmulhrsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmulhuw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE4)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmulhuw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE4)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmulhuw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE4)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmulhuw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE4)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmulhw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE5)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmulhw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE5)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmulhw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE5)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmulhw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE5)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmulld(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x40)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmulld(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x40)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmulld(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x40)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmulld(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x40)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmullw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD5)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmullw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD5)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmullw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD5)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmullw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD5)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmuludq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF4)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmuludq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF4)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmuludq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF4)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpmuludq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF4)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpor(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xEB)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpor(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xEB)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpor(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xEB)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpor(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xEB)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsadbw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsadbw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsadbw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsadbw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpshufb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x00)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpshufb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x00)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpshufb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x00)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpshufb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x00)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpshufd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x70)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpshufd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x70)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpshufd(&mut self, arg0: YMMRegister, arg1: Any256BitMemory, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x70)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpshufd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x70)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpshufhw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x70)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpshufhw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x70)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpshufhw(&mut self, arg0: YMMRegister, arg1: Any256BitMemory, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x1, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x70)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpshufhw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x2, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x70)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpshuflw(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x3, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x70)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpshuflw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x3, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x70)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpshuflw(&mut self, arg0: YMMRegister, arg1: Any256BitMemory, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x1, 0x3, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x70)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpshuflw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x3, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x70)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsignb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x08)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsignb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x08)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsignd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsignd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsignw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x09)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsignw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x09)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpslld(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg0, arg1, Self::R64S_6)?;
	
		opcode!(self, 0x72)?;
	
		self.mod_rm_sib(arg1, Self::R64S_6)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpslld(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpslld(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpslld(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg0, arg1, Self::R64S_6)?;
	
		opcode!(self, 0x72)?;
	
		self.mod_rm_sib(arg1, Self::R64S_6)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpslld(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpslld(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpslldq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg0, arg1, Self::R64S_7)?;
	
		opcode!(self, 0x73)?;
	
		self.mod_rm_sib(arg1, Self::R64S_7)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpslldq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg0, arg1, Self::R64S_7)?;
	
		opcode!(self, 0x73)?;
	
		self.mod_rm_sib(arg1, Self::R64S_7)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsllq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg0, arg1, Self::R64S_6)?;
	
		opcode!(self, 0x73)?;
	
		self.mod_rm_sib(arg1, Self::R64S_6)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsllq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF3)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsllq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF3)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsllq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg0, arg1, Self::R64S_6)?;
	
		opcode!(self, 0x73)?;
	
		self.mod_rm_sib(arg1, Self::R64S_6)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsllq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF3)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsllq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF3)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsllvd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x47)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsllvd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x47)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsllvd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x47)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsllvd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x47)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsllvq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x47)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsllvq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x47)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsllvq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x47)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsllvq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x47)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsllw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg0, arg1, Self::R64S_6)?;
	
		opcode!(self, 0x71)?;
	
		self.mod_rm_sib(arg1, Self::R64S_6)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsllw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF1)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsllw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF1)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsllw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg0, arg1, Self::R64S_6)?;
	
		opcode!(self, 0x71)?;
	
		self.mod_rm_sib(arg1, Self::R64S_6)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsllw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF1)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsllw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF1)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrad(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg0, arg1, Self::R64S_4)?;
	
		opcode!(self, 0x72)?;
	
		self.mod_rm_sib(arg1, Self::R64S_4)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrad(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrad(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrad(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg0, arg1, Self::R64S_4)?;
	
		opcode!(self, 0x72)?;
	
		self.mod_rm_sib(arg1, Self::R64S_4)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrad(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrad(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsravd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x46)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsravd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x46)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsravd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x46)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsravd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x46)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsraw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg0, arg1, Self::R64S_4)?;
	
		opcode!(self, 0x71)?;
	
		self.mod_rm_sib(arg1, Self::R64S_4)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsraw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE1)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsraw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE1)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsraw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg0, arg1, Self::R64S_4)?;
	
		opcode!(self, 0x71)?;
	
		self.mod_rm_sib(arg1, Self::R64S_4)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsraw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE1)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsraw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE1)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrld(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg0, arg1, Self::R64S_2)?;
	
		opcode!(self, 0x72)?;
	
		self.mod_rm_sib(arg1, Self::R64S_2)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrld(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrld(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrld(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg0, arg1, Self::R64S_2)?;
	
		opcode!(self, 0x72)?;
	
		self.mod_rm_sib(arg1, Self::R64S_2)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrld(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrld(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD2)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrldq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg0, arg1, Self::R64S_3)?;
	
		opcode!(self, 0x73)?;
	
		self.mod_rm_sib(arg1, Self::R64S_3)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrldq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg0, arg1, Self::R64S_3)?;
	
		opcode!(self, 0x73)?;
	
		self.mod_rm_sib(arg1, Self::R64S_3)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrlq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg0, arg1, Self::R64S_2)?;
	
		opcode!(self, 0x73)?;
	
		self.mod_rm_sib(arg1, Self::R64S_2)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrlq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrlq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrlq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg0, arg1, Self::R64S_2)?;
	
		opcode!(self, 0x73)?;
	
		self.mod_rm_sib(arg1, Self::R64S_2)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrlq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrlq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD3)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrlvd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x45)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrlvd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x45)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrlvd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x45)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrlvd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x45)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrlvq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x45)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrlvq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x45)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrlvq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x45)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrlvq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x1, arg1, arg2, arg0)?;
	
		opcode!(self, 0x45)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrlw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg0, arg1, Self::R64S_2)?;
	
		opcode!(self, 0x71)?;
	
		self.mod_rm_sib(arg1, Self::R64S_2)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrlw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrlw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrlw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg0, arg1, Self::R64S_2)?;
	
		opcode!(self, 0x71)?;
	
		self.mod_rm_sib(arg1, Self::R64S_2)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrlw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsrlw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD1)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xFA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xFA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xFA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xFA)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xFB)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xFB)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xFB)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xFB)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubsb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubsb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubsb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubsb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE9)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubsw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE9)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE9)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubsw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xE9)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubusb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubusb(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubusb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubusb(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD8)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubusw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD9)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubusw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD9)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubusw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD9)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubusw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xD9)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF9)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF9)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF9)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpsubw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xF9)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vptest(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x17)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vptest(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x17)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vptest(&mut self, arg0: YMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x17)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vptest(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x17)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpckhbw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x68)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpckhbw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x68)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpckhbw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x68)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpckhbw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x68)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpckhdq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x6A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpckhdq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x6A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpckhdq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x6A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpckhdq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x6A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpckhqdq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x6D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpckhqdq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x6D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpckhqdq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x6D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpckhqdq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x6D)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpckhwd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x69)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpckhwd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x69)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpckhwd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x69)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpckhwd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x69)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpcklbw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x60)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpcklbw(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x60)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpcklbw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x60)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpcklbw(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x60)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpckldq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x62)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpckldq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x62)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpckldq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x62)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpckldq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x62)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpcklqdq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x6C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpcklqdq(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x6C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpcklqdq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x6C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpcklqdq(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x6C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpcklwd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x61)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpcklwd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x61)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpcklwd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x61)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpunpcklwd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x61)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpxor(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xEF)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpxor(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xEF)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpxor(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xEF)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vpxor(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xEF)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vrcpps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x53)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vrcpps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x53)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vrcpps(&mut self, arg0: YMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x1, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x53)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vrcpps(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x53)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vrcpss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x53)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vrcpss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x53)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vroundpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x09)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vroundpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x09)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vroundpd(&mut self, arg0: YMMRegister, arg1: Any256BitMemory, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x03, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x09)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vroundpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x09)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vroundps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x08)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vroundps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x08)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vroundps(&mut self, arg0: YMMRegister, arg1: Any256BitMemory, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x03, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x08)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vroundps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x08)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		disp_imm!(self, arg2)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vroundsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vroundsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0B)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vroundss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vroundss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x03, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x0A)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vrsqrtps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x52)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vrsqrtps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x52)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vrsqrtps(&mut self, arg0: YMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x1, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x52)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vrsqrtps(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x52)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vrsqrtss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x52)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vrsqrtss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x52)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vshufpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xC6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vshufpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xC6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vshufpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xC6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vshufpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xC6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vshufps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xC6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vshufps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xC6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vshufps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xC6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vshufps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister, arg3: Immediate8Bit)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0xC6)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		disp_imm!(self, arg3)?;
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vsqrtpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x51)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vsqrtpd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x51)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vsqrtpd(&mut self, arg0: YMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x51)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vsqrtpd(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x51)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vsqrtps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x51)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vsqrtps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x51)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vsqrtps(&mut self, arg0: YMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x1, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x51)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vsqrtps(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x51)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vsqrtsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x51)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vsqrtsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x51)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vsqrtss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x51)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vsqrtss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x51)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vstmxcsr(&mut self, arg0: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg0)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg0)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg0, Self::R64S_3)?;
	
		opcode!(self, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vsubpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vsubpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vsubpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vsubpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vsubps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vsubps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vsubps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vsubps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vsubsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vsubsd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x3, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vsubss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vsubss(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x2, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x5C)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vtestpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x0F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vtestpd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x0F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vtestpd(&mut self, arg0: YMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x0F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vtestpd(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x0F)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vtestps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x0E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vtestps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x0E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vtestps(&mut self, arg0: YMMRegister, arg1: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x0E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vtestps(&mut self, arg0: YMMRegister, arg1: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x02, 0x1, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x0E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vucomisd(&mut self, arg0: XMMRegister, arg1: Any64BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vucomisd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vucomiss(&mut self, arg0: XMMRegister, arg1: Any32BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg1)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg1)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vucomiss(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0, arg1, arg0)?;
	
		opcode!(self, 0x2E)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vunpckhpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x15)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vunpckhpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x15)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vunpckhpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x15)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vunpckhpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x15)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vunpckhps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x15)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vunpckhps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x15)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vunpckhps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x15)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vunpckhps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x15)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vunpcklpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x14)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vunpcklpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x14)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vunpcklpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x14)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vunpcklpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x14)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vunpcklps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x14)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vunpcklps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x14)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vunpcklps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x14)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vunpcklps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x14)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vxorpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x57)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vxorpd(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x57)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vxorpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x57)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vxorpd(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x1, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x57)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vxorps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: Any128BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x57)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vxorps(&mut self, arg0: XMMRegister, arg1: XMMRegister, arg2: XMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x57)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vxorps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: Any256BitMemory)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		self.pref_group2(arg2)?;
	
		// Prefix Group 3 is #UD for VEX.
	
		self.pref_group4(arg2)?;
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x57)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vxorps(&mut self, arg0: YMMRegister, arg1: YMMRegister, arg2: YMMRegister)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, arg1, arg2, arg0)?;
	
		opcode!(self, 0x57)?;
	
		self.mod_rm_sib(arg2, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vzeroall(&mut self)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x1, 0x0, 0x0, Self::XMM0)?;
	
		opcode!(self, 0x77)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn vzeroupper(&mut self)
	{
		// VEX-Encoded Instruction.
	
		// Prefix Group 1 is #UD for VEX.
	
		// No Prefix Group 2.
	
		// Prefix Group 3 is #UD for VEX.
	
		// No Prefix Group 4.
	
		self.vex(0x01, 0x0, 0x0, 0x0, Self::XMM0)?;
	
		opcode!(self, 0x77)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		// No VEX Immediate.
	
		Ok(())
	}
	
	#[inline(always)]
	fn wait(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		self.pref_fwait(0x9B)?;
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		// No Opcode Bytes	// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn wrfsbase(&mut self, arg0: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn wrfsbase(&mut self, arg0: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_2)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn wrgsbase(&mut self, arg0: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn wrgsbase(&mut self, arg0: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_3)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xabort(&mut self, arg0: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xC6, 0xF8)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xacquire(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF2)?;
	
		// No REX Prefix.
	
		// No Opcode Bytes	// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xadd(&mut self, arg0: Any16BitMemory, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xC1)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xadd(&mut self, arg0: Any32BitMemory, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xC1)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xadd(&mut self, arg0: Any64BitMemory, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0xC1)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xadd(&mut self, arg0: Any8BitMemory, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xC0)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xadd(&mut self, arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xC0)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xadd(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xC1)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xadd(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xC1)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xadd(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x0F, 0xC1)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xadd(&mut self, arg0: Register8Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xC0)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xadd(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xC0)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xadd(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xC0)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xadd(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x0F, 0xC0)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xbegin(&mut self, arg0: Label)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xC7, 0xF8)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		self.disp_label32(arg0)?;
	
		
		Ok(())
	}
	
	#[inline(always)]
	fn xbegin(&mut self, arg0: Relative32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xC7, 0xF8)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg0)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg(&mut self, arg0: AX, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, 0x00)?;
	
		opcode!(self, 0x90, arg1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg(&mut self, arg0: EAX, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, 0x00)?;
	
		opcode!(self, 0x90, arg1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg(&mut self, arg0: Any16BitMemory, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x87)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg(&mut self, arg0: Any32BitMemory, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x87)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg(&mut self, arg0: Any64BitMemory, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x87)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg(&mut self, arg0: Any8BitMemory, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x86)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg(&mut self, arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x86)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg(&mut self, arg0: Register16Bit, arg1: AX)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x90, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x87)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x87)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg_1(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x87)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg(&mut self, arg0: Register32Bit, arg1: EAX)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x90, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x87)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x87)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg_1(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x87)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x87)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x87)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg_1(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x87)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg(&mut self, arg0: Register64Bit, arg1: RAX)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x90, arg0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg(&mut self, arg0: Register8Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x86)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg(&mut self, arg0: Register8Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x86)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg_1(&mut self, arg0: Register8Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x86)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x86)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg_1(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x86)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg(&mut self, arg0: RAX, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, rex_w())?;
	
		opcode!(self, 0x90, arg1)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x86)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x86)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg_1(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x86)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x86)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xchg_1(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x86)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xend(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x01, 0xD5)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xgetbv(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x01, 0xD0)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xlat(&mut self, arg0: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD7)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xlatb(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0xD7)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xlatb_1(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0xD7)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: AL, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x34)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: AX, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x35)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: EAX, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x35)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Any16BitMemory, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Any16BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Any16BitMemory, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x31)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Any32BitMemory, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Any32BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Any32BitMemory, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x31)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Any64BitMemory, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Any64BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Any64BitMemory, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x31)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Any8BitMemory, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x80)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Any8BitMemory, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x30)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Any8BitMemory, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x30)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Register16Bit, arg1: Immediate16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Register16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Register16Bit, arg1: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x33)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x31)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor__1(&mut self, arg0: Register16Bit, arg1: Register16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x33)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Register32Bit, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Register32Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Register32Bit, arg1: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x33)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x31)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor__1(&mut self, arg0: Register32Bit, arg1: Register32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x33)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Register64Bit, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x81)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Register64Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x83)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Register64Bit, arg1: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x33)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, rex_w())?;
	
		opcode!(self, 0x31)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor__1(&mut self, arg0: Register64Bit, arg1: Register64Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, rex_w())?;
	
		opcode!(self, 0x33)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Register8Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x80)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Register8Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x32)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Register8Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x30)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor__1(&mut self, arg0: Register8Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x32)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x30)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor__1(&mut self, arg0: Register8Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x32)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: RAX, arg1: Immediate32Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, rex_w())?;
	
		opcode!(self, 0x35)?;
	
		// No MOD R/M or SIB Bytes.
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Immediate8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x80)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		disp_imm!(self, arg1)?;
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Any8BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x32)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x30)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor__1(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: Register8Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x32)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor_(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, arg1, 0x00)?;
	
		opcode!(self, 0x30)?;
	
		self.mod_rm_sib(arg0, arg1)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xor__1(&mut self, arg0: RegisterHigh8BitsOf16Bit, arg1: RegisterHigh8BitsOf16Bit)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x32)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xorpd(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x57)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xorpd(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x57)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xorps(&mut self, arg0: XMMRegister, arg1: Any128BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg1)?;
	
		self.pref_group4(arg1)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x57)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xorps(&mut self, arg0: XMMRegister, arg1: XMMRegister)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg1, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0x57)?;
	
		self.mod_rm_sib(arg1, arg0)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xrelease(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		self.pref_group1(0xF3)?;
	
		// No REX Prefix.
	
		// No Opcode Bytes	// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xrstor(&mut self, arg0: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xrstor(&mut self, arg0: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xrstor(&mut self, arg0: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xrstor64(&mut self, arg0: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xrstor64(&mut self, arg0: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xrstor64(&mut self, arg0: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_5)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xsave(&mut self, arg0: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xsave(&mut self, arg0: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xsave(&mut self, arg0: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xsave64(&mut self, arg0: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xsave64(&mut self, arg0: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xsave64(&mut self, arg0: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_4)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xsaveopt(&mut self, arg0: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xsaveopt(&mut self, arg0: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xsaveopt(&mut self, arg0: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, 0x00)?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xsaveopt64(&mut self, arg0: Any16BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		self.pref_group3()?;
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xsaveopt64(&mut self, arg0: Any32BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xsaveopt64(&mut self, arg0: Any64BitMemory)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		self.pref_group2(arg0)?;
	
		self.pref_group4(arg0)?;
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		rex!(self, arg0, rex_w())?;
	
		opcode!(self, 0x0F, 0xAE)?;
	
		self.mod_rm_sib(arg0, Self::R64S_6)?;
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
	
	#[inline(always)]
	fn xtest(&mut self)
	{
		// Non-VEX-Encoded Instruction.
	
		// No FWAIT Prefix.
	
		// No Prefix Group 2.
	
		// No Prefix Group 4.
	
		// No Prefix Group 3.
	
		// No Prefix Group 1.
	
		// No REX Prefix.
	
		opcode!(self, 0x0F, 0x01, 0xD6)?;
	
		// No MOD R/M or SIB Bytes.
	
		// No Displacement/Immediate.
	
		// No label displacement.
	
		Ok(())
	}
}
