# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Testes1308.ip_user_files/bd/design_T_fixedop/ip/design_T_fixedop_sim_clk_gen_0_0/sim/design_T_fixedop_sim_clk_gen_0_0.v" \
"../../../../Testes1308.ip_user_files/bd/design_T_fixedop/ip/design_T_fixedop_xlconstant_0_0/sim/design_T_fixedop_xlconstant_0_0.v" \
"../../../../Testes1308.ip_user_files/bd/design_T_fixedop/ip/design_T_fixedop_xlconstant_0_1/sim/design_T_fixedop_xlconstant_0_1.v" \
"../../../../Testes1308.ip_user_files/bd/design_T_fixedop/sim/design_T_fixedop.v" \
"../../../../Testes1308.ip_user_files/bd/design_T_fixedop/ip/design_T_fixedop_xlconstant_1_0/sim/design_T_fixedop_xlconstant_1_0.v" \
"../../../../Testes1308.ip_user_files/bd/design_T_fixedop/ipshared/bb4f/CMFfixedop/solution1/impl/verilog/CMFfixedop_mul_mubkb.v" \
"../../../../Testes1308.ip_user_files/bd/design_T_fixedop/ipshared/bb4f/CMFfixedop/solution1/impl/verilog/CMFfixedop.v" \
"../../../../Testes1308.srcs/sources_1/imports/hdl/design_T_fixedop_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
