[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of SN65HVD1050DR production of TEXAS INSTRUMENTS from the text:CANH1\n2\n3\n48\n7\n6\n5TXD\nGND\nVCC\nRXDS\nCANL\nVREFMode Control\nOvertemperature\nSensor\nDominant\nTime-Out30µA30µAVCC(3)\nVREF(5)\nDriverVcc (3)Undervoltage\nVCC/2\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nSN65HVD1050\nSLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015\nSN65HVD1050 EMCOptimized CANBusTransceiver\n1Features 3Description\nThe SN65HVD1050 meets or exceeds the\n1•Improved Replacement fortheTJA1050\nspecifications oftheISO 11898 standard foruse in•High Electromagnetic Immunity (EMI)applications employing aController Area Network\n•Very Low Electromagnetic Emissions (EME) (CAN).\n•Meets orExceeds theRequirements ofAsaCAN transceiver, thisdevice provides differentialISO11898-2transmit capability tothebusand differential receive\n•CAN Bus-Fault Protection of–27Vto40V capability toaCAN controller atsignaling rates upto\n1megabit persecond (Mbps)(1).•Dominant Time-Out Function\nThe SN65HVD1050 isdesigned foroperation in •Power-Up andPower-Down Glitch-Free CAN Bus\nespecially harsh environments. Asaresult, thedevice Inputs andOutputs\nfeatures cross-wire, overvoltage and loss ofground–High Input Impedance With Low VCCprotection from –27Vto40V,overtemperature\n–Monotonic Outputs During Power Cycling shutdown, a–12-V to12-V common-mode range, and\nwillwithstand voltage transients from –200Vto200V\n2Applications according toISO7637.\n•Industrial AutomationDevice Information(1)\n–DeviceNet ™Data Buses (Vendor ID#806)PART NUMBER PACKAGE BODY SIZE (NOM)\n•SAE J2284 High-Speed CAN BusforAutomotiveSN65HVD1050 SOIC (8) 4.90 mm×3.91 mmApplications\n(1)Forallavailable packages, see theorderable addendum at•SAE J1939 Standard Data BusInterfacetheendofthedata sheet.\n•ISO11783 Standard Data BusInterface(1) Thesignaling rateofalineisthenumber ofvoltage\ntransitions thataremade persecond expressed intheunits •NMEA 2000 Standard Data BusInterface\nbps(bits persecond)\nFunctional Block Diagram\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nSN65HVD1050\nSLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015 www.ti.com\nTable ofContents\n1Features .................................................................. 1 8Parameter Measurement Information ................ 10\n2Applications ........................................................... 1 9Detailed Description ............................................ 14\n9.1 Overview ................................................................. 14 3Description ............................................................. 1\n9.2 Functional Block Diagram ....................................... 14 4Revision History ..................................................... 2\n9.3 Feature Description ................................................. 145Description (Continued) ........................................ 3\n9.4 Device Functional Modes ........................................ 156PinConfiguration andFunctions ......................... 3\n10Application andImplementation ........................ 187Specifications ......................................................... 4\n10.1 Application Information .......................................... 187.1 Absolute Maximum Ratings ...................................... 4\n10.2 Typical Application ................................................ 197.2 ESD Ratings .............................................................. 4\n10.3 System Example ................................................... 227.3 Recommended Operating Conditions ....................... 4\n11Power Supply Recommendations ..................... 247.4 Thermal Information .................................................. 5\n12Layout ................................................................... 24 7.5 Driver Electrical Characteristics ................................ 5\n12.1 Layout Guidelines ................................................. 24 7.6 Receiver Electrical Characteristics ........................... 6\n12.2 Layout Example .................................................... 25 7.7 Device Switching Characteristics .............................. 6\n13Device andDocumentation Support ................. 26 7.8 Driver Switching Characteristics ............................... 6\n13.1 Trademarks ........................................................... 26 7.9 Receiver Switching Characteristics ........................... 7\n13.2 Electrostatic Discharge Caution ............................ 26 7.10 Supply Current ........................................................ 7\n13.3 Glossary ................................................................ 26 7.11 S-Pin Characteristics ............................................... 7\n7.12 VREF-Pin Characteristics ....................................... 7 14Mechanical, Packaging, andOrderable\nInformation ........................................................... 26 7.13 Typical Characteristics ............................................ 8\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision B(March 2010) toRevision C Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\nChanges from Revision A(May 2007) toRevision B Page\n•Deleted Thedevice isalso qualified foruseinISO11898-2 automotive applications inaccordance with AEC-Q100. "\nandfootnote, "Thedevice isavailable with Q100 qualification astheSN65HVD1050Q. "..................................................... 1\n•Changed VCCmin/max range from 4.75-5.25V to4.5-5.5V .................................................................................................... 4\n•Changed VIHmax from 5.25V to5.5V .................................................................................................................................... 4\n•Added rows forvarious parameters showing parameters with VCC±5%and±10% .............................................................. 4\n•Added Signaling Rate spec, min20kbps ................................................................................................................................ 4\n•Changed VIHminfrom 2to2.1V ............................................................................................................................................. 4\n•Changed Busoutput voltage (Dominant) CANH 4.5V <VCC<5.5V from 4.75 to5.2........................................................... 5\n2 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65HVD1050\n1\n2\n3\n48\n7\n6\n5TXD\nGND\nVCC\nRXDS\nCANH\nCANL\nVrefSN65HVD1050\nSN65HVD1050\nwww.ti.com SLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015\n5Description (Continued)\nPin8provides fortwo different modes ofoperation: high-speed orsilent mode. The high-speed mode of\noperation isselected byconnecting S(pin8)toground.\nIfahigh logic level isapplied totheSpinoftheSN65HVD1050, thedevice enters alisten-only silent mode\nduring which thedriver isswitched offwhile thereceiver remains fully functional.\nInsilent mode, allbus activity ispassed bythereceiver output tothelocal protocol controller. When data\ntransmission isrequired, thelocal protocol controller reverses thislow-current silent mode byplacing alogic-low\nontheSpintoresume fulloperation.\nAdominant time-out circuit intheSN65HVD1050 prevents thedriver from blocking network communication with\nahardware orsoftware failure. Thetime-out circuit istriggered byafalling edge onTXD (pin1).Ifnorising edge\nisseen before thetime-out constant ofthecircuit expires, thedriver isdisabled. The circuit isthen reset bythe\nnext rising edge onTXD.\nVref(pin5)isavailable asaVCC/2voltage reference tostabilize theoutput common mode voltage point.\nTheSN65HVD1050 ischaracterized foroperation from –40°Cto125°C.\n6PinConfiguration andFunctions\nDPackage\n8-Pin SOIC\nTopView\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNAME NO.\nTXD 1 I CAN transmit data input (LOW fordominant andHIGH forrecessive busstates)\nGND 2 GND Device ground\nVCC 3 Supply Transceiver 5-Vsupply\nRXD 4 O CAN receive data output (LOW fordominant andHIGH forrecessive busstates)\nVREF 5 O Reference output voltage\nCANL 6 I/O Low level CAN busline\nCANH 7 I/O High level CAN busline\nMode select pin(Logic LOW places thedevice inhigh-speed mode andlogic HIGH placesS 8 Ithedevice inalisten-only silent mode)\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: SN65HVD1050\nSN65HVD1050\nSLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015 www.ti.com\n7Specifications\n7.1 Absolute Maximum Ratings(1)\nMIN MAX UNIT\nVCCSupply voltage(2)–0.3 7 V\nVoltage range atanybusterminal (CANH, CANL, Vref) –27 40 V\nIO Receiver output current 20 mA\nVIVoltage input, transient pulse(3)(CANH, CANL) –200 200 V\nVIVoltage input range (TXD, S) –0.5 6 V\nTJJunction temperature –55 170 °C\nTstgStorage temperature –40 125 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values, except differential I/Obusvoltages, arewith respect tonetwork ground terminal.\n(3) Tested inaccordance with ISO7637, testpulses 1,2,3a,3b,5,6,and7.\n7.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), per Allpins ±8000\nANSI/ESDA/JEDEC JS-001(1)\nBuspins vsGND ±4000\nV(ESD) Electrostatic discharge V Charged-device model (CDM), perJEDEC specification JESD22- ±1500\nC101(2)\nMachine Model, ANSI/ESDS5.2-1996 ±200\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n7.3 Recommended Operating Conditions\nMIN NOM MAX UNIT\nVCC Supply voltage 4.5 5.5 V\nVIorVIC Voltage atanybusterminal (separately orcommon mode) –12 12 V\nVIH High-level input voltage 2.1 VCC V\nTXD, S\nVIL Low-level input voltage 0 0.8 V\nVID Differential input voltage –7 7 V\nDriver –70\nIOH High-level output current mA\nReceiver –2\nDriver 70\nIOL Low-level output current mA\nReceiver 2\nSee Absolute Maximum Ratings(1),1-Mbps minimumTJ Junction temperature –40 150 °Csignaling ratewith RL=54Ω\nSignaling Rate 20 kbps\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n4 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65HVD1050\nSN65HVD1050\nwww.ti.com SLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015\n7.4 Thermal Information\nSN65HVD1050\nTHERMAL METRIC(1)D(SOIC) UNIT\n8PINS\nJunction-to-air, Low-K thermal resistance(2)211\nRθJAJunction-to-air, High-K thermal resistance 131\nRθJC(top) Junction-to-case (top) thermal resistance 79\nRθJB Junction-to-board thermal resistance 53 °C/W\nψJT Junction-to-top characterization parameter 10.3\nψJB Junction-to-board characterization parameter 56.6\nRθJC(bot) Junction-to-case (bottom) thermal resistance 112\nAverage power dissipation, VCC=5.0V, Tj=27°C,RL=60Ω,Sat0V,Input toTXD a170500kHz, 50% duty cycle square wave. CLatRXD =15pF\nPD mW\nAverage power dissipation, VCC=5.5V, Tj=130°C,RL=45Ω,Sat0V,Input toTXD a170500kHz, 50% duty cycle square wave. CLatRXD =15pF\nTJ_shutdown Junction temperature, thermal shutdown(3)190 °C\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n(2) Tested inaccordance with theLow-K orHigh-K thermal metric definitions ofEIA/JESD51-3 forleaded surface-mount packages.\n(3) Extended operation inthermal shutdown may affect device reliability, seeAPPLICATIONS INFORMATION.\n7.5 Driver Electrical Characteristics\nover recommended operating conditiions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\n4.75V <VCC<5.25V 2.9 3.4 4.5\nCANHVI=0V,Sat0V,RL=4.5V <VCC<5.5V 2.75 5.2\nVO(D) Busoutput voltage (Dominant) 60Ω,See Figure 11 V\n4.75V <VCC<5.25V 0.8 1.5 andFigure 12CANL\n4.5V <VCC<5.5V 1.6\nVI=3V,Sat0V,RL=4.75V <VCC<5.25V 2 2.3 3\nVO(R) Busoutput voltage (Recessive) 60Ω,See Figure 11 V\n4.5V <VCC<5.5V 1.8 3 andFigure 12\nVI=0V,RL=60Ω,S4.75V <VCC<5.25V 1.5 3\nat0V,See Figure 11,\nFigure 12,and 4.5V <VCC<5.5V 1.4 3\nFigure 13\nVOD(D) Differential output voltage (Dominant) V\nVI=0V,RL=45Ω,S4.75V <VCC<5.25V 1.4 3\nat0V,See Figure 11,\nFigure 12,and 4.5V <VCC<5.5V 1.3 3\nFigure 13\nVI=3V,Sat0V,See Figure 11andFigure 12 –0.012 0.012\nVOD(R) Differential output voltage (Recessive) V\nVI=3V,Sat0V,NoLoad –0.5 0.05\n4.75V <VCC<5.25V 2 2.3 3 Steady state common-mode outputVOC(ss) Vvoltage 4.5V <VCC<5.5V 1.9 3Sat0V,Figure 18\nChange insteady-state common-modeΔVOC(ss) 30 mVoutput voltage\nIIH High-level input current, TXD input VIatVCC –2 2\nIIL Low-level input current, TXD input VIat0V –50 –10μA\nIO(off) Power-off TXD output current VCCat0V,TXD at5V 1\nVCANH =-12V, CANL Open, See Figure 21 –105 –72\nVCANH =12V, CANL Open, SeeFigure 21 0.36 1\nIOS(ss) Short-circuit steady-state output current mA\nVCANL =-12V, CANH Open, See Figure 21 –1 –0.5\nVCANL =12V ,CANH Open, See Figure 21 71 105\nCO Output capacitance See receiver input capacitance\n(1) Alltypical values areat25°Cwith a5-Vsupply.\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: SN65HVD1050\nSN65HVD1050\nSLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015 www.ti.com\n7.6 Receiver Electrical Characteristics\nover recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nVIT+ Positive-going input threshold voltage 800 900\nSat0V,See Table 1\nVIT– Negative-going input threshold voltage 500 650 mV\nVhys Hysteresis voltage (VIT+–VIT–) 100 125\n4.75V <VCC<5.25V 4 4.6 IO=–2mA, SeeVOH High-level output voltage VFigure 16 4.5V <VCC<5.5V 3.8\nVOL Low-level output voltage IO=2mA, See Figure 16 0.2 0.4 V\nCANH orCANL =5V,\nII(off) Power-off businput current Other pinat0V, 165 250μA\nVCCat0V,TXD at0V\nIO(off) Power-off RXD leakage current VCCat0V,RXD at5V 20μA\nInput capacitance toground, (CANH or TXD at3V,CI 13CANL) VI=0.4sin(4E6πt)+2.5V pF\nCID Differential input capacitance TXD at3V,VI=0.4sin(4E6πt) 5\nRID Differential input resistance 30 80\nTXD at3V,Sat0V kΩ\nRIN Input resistance, (CANH orCANL) 15 30 40\nInput resistance matchingRI(m) V(CANH) =V(CANL) –3% 0% 3%[1–(RIN(CANH) /RIN(CANL) )]x100%\n(1) Alltypical values areat25°Cwith a5-Vsupply.\n7.7 Device Switching Characteristics\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n4.75V <VCC<5.25V 90 190 Total loop delay, driver input toreceiver output,td(LOOP1)recessive todominant 4.5V <VCC<5.5V 85 195 Figure 19,Satns0V 4.75V <VCC<5.25V 90 190 Total loop delay, driver input toreceiver output,td(LOOP2)dominant torecessive 4.5V <VCC<5.5V 85 195\n7.8 Driver Switching Characteristics\nover recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntPLH Propagation delay time, low-to-high-level output 25 65 120\ntPHL Propagation delay time, high-to-low-level output 25 45 90\nSat0V,See Figure 14 ns\ntr Differential output signal risetime 25\ntf Differential output signal falltime 50\nten Enable time from silent mode todominant See Figure 17 1μs\n4.75V <VCC<5.25V 300 450 700 ↓VI,Seet(dom) Dominant time-out μsFigure 20 4.5V <VCC<5.5V 280 700\n6 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65HVD1050\nSN65HVD1050\nwww.ti.com SLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015\n7.9 Receiver Switching Characteristics\nover recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntPLH Propagation delay time, low-to-high-level output 4.75V <VCC<5.25V 60 100 130\n4.5V <VCC<5.5V 60 135\ntPHL Propagation delay time, high-to-low-level output 4.75V <VCC<5.25V 45 70 90 Sat0VorVCC,SeensFigure 16 4.5V <VCC<5.5V 45 95\ntr Output signal risetime 8\ntf Output signal falltime 8\n7.10 Supply Current\nover recommended operating conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSilent mode SatVCC,VI=VCC 6 10\n4.75V <VCC<5.25V 50 70\nICC 5-VSupply current Dominant VI=0V,60ΩLoad, Sat0V mA\n4.5V <VCC<5.5V 75\nRecessive VI=VCC,NoLoad, Sat0V 6 10\n7.11 S-Pin Characteristics\nover recommended operating conditiions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nIIH High level input current Sat2V 20 40 70\nμA\nIIL Low level input current Sat0.8V 5 20 30\n7.12 VREF-Pin Characteristics\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVREF Reference output voltage –50μA<IO<50μA 0.4V CC 0.5V CC 0.6V CC V\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: SN65HVD1050\n00.511.522.53\n−40 0 25 70 125S at 0 V ,\nRL= 60 ,\nAir Flow at 7 cf/m,\nTXD Input is a 125 kHz\n1% Duty Cycle Pulse\nTA− Free-Air Temperature − °CVCC= 5 V\nVCC= 4.75 VVCC= 5.25 V\nDominant Driver Differential Output Voltage − V\nΩ\n-0-10-20-30-40-50-60-70-80\n0 1 2 3 4 5TA=□25 C,\nVCC=□5□V ,\nS□at□0□V ,\nTXD□Input□is□a□125□kHz\n1%□Duty□Cycle□Pulse\nIOH− High-Level□Output□Current − mA\nVOCANH − High-Level□Output□V oltage − V\n05101520253035404550\n200 400 500 600 800 1000\nSignaling Rate − kbpsICC− RMS Supply Current − mATA= 25°C,\nVCC= 5 V ,\nS at 0 V ,\nRL= 60 ,\nRXD = 15 pFΩ\n−100102030405060708090\n0 1 2 3 4 5TA= 25°C,\nVCC= 5 V ,\nS at 0 V ,\nTXD Input is a 125 kHz\n1% Duty Cycle PulseIOL− Low-Level Output Current − mA\nVOCANL − Low-Level Output Voltage − V\n140145150155160165170\n−40 0 25 70 125VCC=□5.25□V\n− Dominant-to-Recessive□Loop□Time − ns\ntLOOP2\nTA− Free-Air□T emperature − /c176CVCC=□5□V\nVCC=□4.75□VS□at□0□V,\nR =□60 ,\nC =□100□pF,\nAir□Flow□at□7□cf/m,\nTXD□Input□is□a□125□kHz,\n50%□Duty□Cycle□PulseL\nL/c87\n120125130135140145150\n−40 0 25 70 125VCC=□4.75□V\nVCC=□5□V\nVCC=□5.25□V− Recessive-to-Dominant□Loop□Time − ns\ntLOOP1\nTA− Free-Air□T emperature − /c176CS□at□0□V,\nR =□60 ,\nC =□100□pF,\nAir□Flow□at□7□cf/m,\nTXD□Input□is□a□125□kHz,\n50%□Duty□Cycle□PulseL\nL/c87\nSN65HVD1050\nSLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015 www.ti.com\n7.13 Typical Characteristics\nFigure 1.Recessive-to-Dominant Loop Time vsFree-Air Figure 2.Dominant-to-Recessive Loop Time vsFree-Air\nTemperature (Across VCC) Temperature (Across VCC)\nFigure 4.Driver Low-Level Output Voltage vsLow-Level Figure 3.Supply Current (RMS) vsSignaling Rate\nOutput Current\nFigure 5.Driver High-Level Output Voltage vsHigh-Level Figure 6.Driver Differential Output Voltage vsFree-Air\nOutput Current Temperature (Across VCC)\n8 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65HVD1050\nDB V/c109\n020406080\n0.1 1 10 100 1000\nf − Frequency − MHzdBm\n05101520253035404550\n1 2 3 3.5 4 4.5 5 5.25TA= 25°C,\nVCC= 5 V ,\nS at 0 V ,\nRL= 60 ,\nTXD Input is a 125 kHz\n1% Duty Cycle Pulse\nIO− Differential Driver Output Current − mA\nVCC− Supply Voltage − VΩ\n−10123456\n0.60\n0.650.700.75\n0.800.851\n0.850.800.750.700.650.60VIT+ VIT−\nVCM= 12 V\nVCM= 2.5 V\nVCM= −12 V\nTA= 25°C,\nVCC= 5 V ,\nS at 0 V ,\nRXD = 15 pF− Receiver Output Voltage − V\nVO\nVID− Differential Input Voltage − V\nSN65HVD1050\nwww.ti.com SLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015\nTypical Characteristics (continued)\nFigure 8.Receiver Output Voltage vsDifferential Input Figure 7.Driver Output Current vsSupply Voltage\nVoltage\nFigure 10.Direct Power Injection (DPI) Response vs Figure 9.Frequency Spectrum ofCommon-Mode\nFrequency Emissions\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: SN65HVD1050\nCANH\nCANLVID VI (CANH) +□VI (CANL)\n2VIC=VI(CANH)\nVI(CANL)VOIORXD\nSCANH\nCANLVITXD\n(See□Note A)90%\n10%0.9□VtPLH\n0.5□VVCC/2 VCC/2VCC\n0□V\nVO(D)\nVO(R)tPHL\ntr tfVI\nVOVO\nC =□100□pF\n(see□Note□B)LR =□60\n±1%L /c87\n0 V VOD\n+_CANH\nCANLTXD\nSRL330 1%\n330 1%−2 V V TEST 7 V\nIO(CANH)\nVOD\nVITXD O (CANH)V\nO(CANL)VIO(CANL)RL\nOCVO(CANH)V O(CANL)V+\n2\nII(S)\nVI(S)+\n_SII\n3.5 V\n2.5 V\n1.5 VVO(CANH)\nVO(CANL)Dominant\nRecessive\nSN65HVD1050\nSLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015 www.ti.com\n8Parameter Measurement Information\nFigure 11.Driver Voltage, Current, andTest Figure 12.Bus Logic State Voltage Definitions\nDefinition\nFigure 13.Driver VODTest Circuit\nFigure 14.Driver Test Circuit andVoltage Waveforms\nFigure 15.Receiver Voltage andCurrent Definitions\n10 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65HVD1050\n+\n_DUT\nTXD\nS\nRXD\n15 pF /C004320%VOVI0 V CL60 /C0087\n/C00431%CANH\nCANL\nNOTE: C L = 100 pF\nincludes\ninstrumentation\nand fixture capacitance\nwithin ±20%50 %\n50 %\ntenVCC\n0 V\nVOH\nVOLVI\nVO\nNOTE: All V I input pulses are supplied by a generator having the\nfollowing characteristics: t r or tf ≤ 6 ns, Pulse Repetition Rate\n(PRR) = 25 kHz, 50% duty cycle\n1.5 VCANH\nCANLRXDVI\n(See Note A)\nSCL = 15 pF /C0043 20%\n(See Note B)IO\nVOVI\nVOtPLH\n0.7 VCC2 V 2.4 V\ntPHL\n0.3 VCC90%\n10%3.5 V\n1.5 V\nVOH\nVOL\ntr tf\nSN65HVD1050\nwww.ti.com SLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015\nParameter Measurement Information (continued)\nA. The input pulse issupplied byagenerator having thefollowing characteristics: PRR≤125kHz, 50% duty cycle, tr≤6\nns,tf≤6ns, ZO=50Ω.\nB. CLincludes instrumentation andfixture capacitance within ±20%.\nFigure 16.Receiver Test Circuit andVoltage Waveforms\nTable 1.Differential Input Voltage Threshold Test\nINPUT OUTPUT\nVCANH VCANL |VID| R\n–11.1V –12V 900mV L VOL\n12V 11.1V 900mV L\n–6V –12V 6V L\n12V 6V 6V L\n–11.5V –12V 500mV H VOH\n12V 11.5V 500mV H\n–12V –6V 6V H\n6V 12V 6V H\nOpen Open X H\nFigure 17.TENTest Circuit andWaveform\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: SN65HVD1050\nSCANHVITXD\n(See Note A)RL = 60 /C0087/C00431%CL(See Note B)VOD\ntdomVI\n900 mVVOD\n500 mVVCC\n0 V\nVOD(D)\n0 V\n+\n_DUT\nTXD\nS\nRXDVI CLCANH\nCANL\nNOTE:□C L=□100□pF\nincludes□□instrumentation\nand□fixture□capacitance\nwithin /c17720%\nVO50% 50%50%VCC\n0□V\nVOH\nVOLTXD□Input\nRXD□Outputtloop2tloop1\n15□pF□±20%60\n±1%/c87\nCANH\nCANLTXD\nSVI\n47 nF\n/C004320%27 /C0087 /C00431%\n27 /C0087 /C00431%VOC =VO(CANH)  + VO(CANL)\n2/C0068VOC(SS)\nVOC\nSN65HVD1050\nSLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015 www.ti.com\nNOTE: AllVIinput pulses arefrom 0VtoVCCandsupplied byagenerator having thefollowing characteristics: trortf≤6ns.\nPulse Repetition Rate (PRR) =125kHz, 50% duty cycle.\nFigure 18.Common Mode Output Voltage Test andWaveforms\nA. AllVIinput pulses arefrom 0VtoVCCandsupplied byagenerator having thefollowing characteristics: trortf≤6ns.\nPulse Repetition Rate (PRR) =125kHz, 50% duty cycle.\nFigure 19.T(LOOP) Test Circuit andWaveform\nA. AllVIinput pulses arefrom 0VtoVCCandsupplied byagenerator having thefollowing characteristics: trortf≤6ns.\nPulse Repetition Rate (PRR) =500Hz,50% duty cycle.\nB. CL=100pFincludes instrumentation andfixture capacitance within ±20%.\nFigure 20.Dominant Time-Out Test Circuit andWaveforms\n12 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65HVD1050\nTXDCANH\nCANLSVin\nVin0 V\n0 V12 V\n−12 Vor0 V\n0 V or V CC\nVINIOS\n−12 V or 12 V| IOS(SS) |\n| IOS(P) |\n200 /C0109s\n10 /C0109s\nSN65HVD1050\nwww.ti.com SLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015\nFigure 21.Driver Short-Circuit Current Test andWaveform\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: SN65HVD1050\nTXD\nRXDS\nCANH\nCANLMode Control\nOvertemperature\nSensor\nDominant\nTime-Out30µA30µAVCC(3)\nVREF\nDriverVcc (3)Undervoltage\n8\n7\n61\n4VCC/25\nSN65HVD1050\nSLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015 www.ti.com\n9Detailed Description\n9.1 Overview\nThe SN65HVD1050 CAN tranceivers iscompatible with theISO1189-2 High Speed CAN (Controller Area\nNetwork) physical layer standard. Itisdesigned tointerface between thedifferential buslines incontroller area\nnetwork andtheCAN protocol controller atdata rates upto1Mbps.\n9.2 Functional Block Diagram\n9.3 Feature Description\n9.3.1 Mode Control\n9.3.1.1 Normal Mode\nSelect thenormal mode ofthedevice operation bysetting theSpinlow. The CAN busdriver and receiver are\nfully operational andtheCAN communication isbidirectional. The driver istranslating adigital input onTXD toa\ndifferential output onCANH andCANL. Thereceiver istranslating thedifferential signal from CANH andCANL to\nadigital output onRXD.\n9.3.1.2 Silent Mode\nActivate silent mode (receive only) bysetting theSpinhigh. The CAN driver isturned offwhile thereceiver\nremains active andRXD outputs thereceived busdata.\nNOTE\nSilent mode may beused toimplement babling idiot protection, toensure that thedriver\ndoes notdisrupt thenetwork during alocal fault. Silent mode may also beused in\nredundant systems toselect ordeselect theredundant transceiver (driver) when needed.\n9.3.2 TXD Dominant Timeout (DTO)\nDuring normal mode, themode where theCAN driver isactive, theTXD DTO circuit prevents thetransceiver\nfrom blocking network communication intheevent ofahardware orsoftware failure where TXD isheld dominant\nlonger than thetimeout period tTXD_DTO .The DTO circuit istriggered onafalling edge onthedriver input, TXD.\nThe DTO circuit disables theCAN busdriver ifnorising edge isseen onTXD before thetimeout period expires.\nThis frees theCAN busforcommunication between other nodes onthenetwork. The CAN driver isre-enabled\nwhen arising edge isseen onthedrvier input, TXD, thus clearing theTXD DTO condition. The receiver and\nRXD pinstillreflect theCAN bus, andthebuspins arebiased torecessive level during aTXD DTO.\n14 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65HVD1050\nSN65HVD1050\nwww.ti.com SLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015\nFeature Description (continued)\nNOTE\nThe minimum dominant TXD time allowed bytheTXD DTO circuit limits theminimum\npossible transmitted data rate onthedevice. The CAN protocol allows amaximum of\neleven successive dominant bits (onTXD) fortheworst case, where five successive\ndominant bitsarefollowed immediately byanerror frame. This, along with thetTXD_DTO\nminimum, limits theminimum data rate. Calculate theminimum transmitted data rate\nusing: Minimum Data Rate =11/tTXD_DTO\n9.3.3 Thermal Shutdown\nThe SN65HVD1050 has athermal shutdown feature that turns offthedriver outputs when thejunction\ntemperature nears 190°C.This shutdown prevents catastrophic failure from busshorts, butdoes notprotect the\ncircuit from possible damage. The user should strive tomaintain recommended operating conditions and not\nexceed absolute-maximum ratings atalltimes. IfanSN65HVD1050 issubjected tomany, orlong-duration faults\nthatcanputthedevice intothermal shutdown, itshould bereplaced.\n9.3.4 VREF\nAreference voltage ofVCC/2isavailable through theVREFoutput pin.The VREFvoltage should betiedtothe\ncommon mode point inasplit termination network tohelp stabilize theoutput common mode voltage. See\nFigure 27formore application specific information onproperly terminating theCAN bus.\nIftheVREFoutput pinisnotused itcanbeleftfloating.\n9.3.5 Operating Temperature Range\nTheSN65HVD1050 ischaracterized foroperation from –40°Cto125°C.\n9.4 Device Functional Modes\nTable 2.Driver\nINPUTS OUTPUTS BUS STATE\nTXD(1)S(1)CANH(1)CANL(1)\nL LorOpen H L DOMINANT\nH X Z Z RECESSIVE\nOpen X Z Z RECESSIVE\nX H Z Z RECESSIVE\n(1) H=high level; L=lowlevel; X=irrelevant; ?=indeterminate; Z=high impedance\nTable 3.Receiver\nDIFFERENTIAL INPUTS OUTPUT RXD(1)BUS STATE\nVID=V(CANH) –V(CANL)\nVID≥0.9V L DOMINANT\n0.5V <VID<0.9V ? ?\nVID≤0.5V H RECESSIVE\nOpen H RECESSIVE\n(1) H=high level; L=lowlevel; X=irrelevant; ?=indeterminate; Z=high impedance\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: SN65HVD1050\nSN65HVD1050\nSLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015 www.ti.com\nTable 4.Parametric Cross Reference With theTJA1050\nTJA1050(1)PARAMETER HVD1050\nTRANSMITTER SECTION\nVIH High-level input voltage Recommended VIH\nVIL Low-level input voltage Recommended VIL\nIIH High-level input current Driver IIH\nIIL Low-level input current Driver IIL\nBUS SECTION\nILI Power-off businput current Receiver II(off)\nIO(SC) Short-circuit output current Driver IOS(SS)\nVO(dom) Dominant output voltage Driver VO(D)\nVi(dif)(th) Differential input voltage Receiver VITandrecommended VID\nVi(dif)(hys) Diffrential input hysteresis Receiver Vhys\nVO(reces) Recessive output voltage Driver VO(R)\nVO(dif)(bus) Differential busvoltage Driver VOD(D) andVOD(R)\nRi(cm) CANH, CANL input resistance Receiver RIN\nRi(dif) Differential input resistance Receiver RID\nRi(cm)(m) Input resistance matching Receiver RI(m)\nCi Input capacitance toground Receiver CI\nCi(dif) Differential input capacitance Receiver CID\nRECEIVER SECTION\nIOH High-level output current Recommended IOH\nIOL Low-level output current Recommended IOL\nVref PINSECTION\nVref Reference output voltage VO\nTIMING SECTION\ntd(TXD-BUSon) Delay TXD tobusactive Driver tPLH\ntd(TXD-BUSoff) Delay TXD tobusinactive Driver tPHL\ntd(BUSon-RXD) Delay busactive toRXD Receiver tPHL\ntd(BUSoff-RXD) Delay businactive toRXD Receiver tPLH\ntd(TXD-BUSon) +td(BUSon-RXD) Device tLOOP1\ntd(TXD-BUSoff) +td(BUSoff-RXD) Device tLOOP2\ntdom(TXD) Dominant time out Driver t(dom)\nSPINSECTION\nVIH High-level input voltage Recommended VIH\nVIL Low-level input voltage Recommended VIL\nIIH High-level input current IIH\nIIL Low-level input current IIL\n(1) From TJA1050 Product Specification, Philips Semiconductors, 2002 May 16.\n16 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65HVD1050\nVccRXD□Output\nOutput\nVccVref□Output\nOutputS□Input\nVcc\n6 VInputVcc\nCANLCANH□and□CANL OutputsCANH□Input\nVcc\nInputTXD□Input\nVcc\nInput\nCANL Input\nVcc\nInput\nCANH4.3□k /c87 25/c87\n10□k /c87\n20□k /c87\n10□k /c8710□k /c87\n10□k /c8720□k /c87\n40□V40□V\n4.3□k /c87\n40□k /c87\n40□V40□V\n2□k/c87\n2□k/c8740□V6□V6□V\nSN65HVD1050\nwww.ti.com SLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015\nFigure 22.Equivalent Input andOutput Schematic Diagrams\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: SN65HVD1050\nRXDCANH\nCANLVCC/2\nRecessive\nLogic HDominant\nLogic LRecessive\nLogic HTime, tTypical Bus Voltage (V)CANLCANH\nVdiff(D)\nVdiff(R)1 2 3 4\nSN65HVD1050\nSLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015 www.ti.com\n10Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n10.1 Application Information\nThe CAN bushastwostates during powered operation ofthedevice; dominant andrecessive. Adominant bus\nstate iswhen thebusisdriven differentially, corresponding toalogic lowontheDand Rpin.Arecessive bus\nstate iswhen thebusisbiased toVCC/2viathehigh-resistance internal resistors RINand RIDofthereceiver,\ncorresponding toalogic high ontheDandRpins. See Figure 23andFigure 24.\nFigure 23.Bus States\nFigure 24.Simplified Recessive Common Mode Bias andReceiver\nThese CAN transceivers aretypically used inapplications with ahost microprocessor orFPGA thatincludes the\nlinklayer portion oftheCAN protocol. Thedifferent nodes onthenetwork aretypically connected through theuse\nofa120-Ωcharacteristic impedance twisted-pair cable with termination onboth ends ofthebus.\n18 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65HVD1050\nMCU or DSP\nCAN\nController\nSN65HVD251 CAN\nTransceiverNode 1\nMCU or DSP\nCAN\nController\nSN65HVD1050 CAN\nTransceiverNode 2\nMCU or DSP\nCAN\nController\nSN65HVD233 CAN\nTransceiverNode 3\nMCU or DSP\nCAN\nController\nSN65HVD257 CAN\nTransceiverNode n\n(with termination)\nRTERMRTERM\n5-V Voltage\nRegulator\n(such as TPS76350)VIN\nVIN VOUT\n5V MCU\nRXD\nTXDSVCC\nVREF(5)\nTXD (1)RXD (4)\nGND (2)3\nCANH (7)\nCANL (6)S (8)\nOptional:\nTerminating\nNode\nSN65HVD1050\nwww.ti.com SLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015\n10.2 Typical Application\nFigure 25.Typical Application Schematic\n10.2.1 Design Requirements\n10.2.1.1 Bus Loading, Length, and Number ofNodes\nThe ISO 11898 Standard specifies upto1Mbps data rate, maximum buslength of40meters, maximum drop\nline(stub) length of0.3meters andamaximum of30nodes. However, with careful network design, thesystem\nmay have longer cables, longer stub lengths, and many more nodes toabus. Many CAN organizations and\nstandards have scaled theuseofCAN forapplications outside theoriginal ISO11898 standard. They have made\nsystem level trade-offs fordata rate, cable length, and parasitic loading ofthebus. Examples ofsome ofthese\nspecifications areARINC825, CANopen, CAN Kingdom, DeviceNet andNMEA200.\nFigure 26.Typical CAN Bus\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: SN65HVD1050\nCAN\nTransceiverRTERMStandard Termination\nCANLCANH\nCAN\nTransceiver\nCANLCANH\nRTERM/2\nRTERM/2Split Termination\nSN65HVD1050\nSLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015 www.ti.com\nTypical Application (continued)\nAhigh number ofnodes requires atransceiver with high input impedance and wide common mode range such\nastheSN65HVD1050 CAN transceiver. ISO11898-2 specifies thedriver differential output with a60-Ωload (two\n120-Ωtermination resistors inparallel) andthedifferential output must begreater than 1.5V.TheSN65HVD1050\ndevice isspecified tomeet the1.5-V requirement with a60-Ωload, and additionally specified with adifferential\noutput voltage minimum of1.2Vacross acommon mode range of–2Vto7Vviaa330-Ωcoupling network.\nThis network represents thebusloading of90SN65HVD1050 transceivers based ontheir minimum differential\ninput resistance of30kΩ.Therefore, theSN65HVD1050 supports upto90transceivers onasingle bussegment\nwith margin tothe1.2-V minimum differential input voltage requirement ateach node.\nForCAN network design, margin must begiven forsignal loss across thesystem andcabling, parasitic loadings,\nnetwork imbalances, ground offsets and signal integrity thus apractical maximum number ofnodes may be\nlower. Bus length may also beextended beyond theoriginal ISO 11898 standard of40meters bycareful system\ndesign anddata rate tradeoffs. Forexample, CANopen network design guidelines allow thenetwork tobeupto\n1-km with changes inthetermination resistance, cabling, less than 64nodes andsignificantly lowered data rate.\nThis flexibility inCAN network design isone ofthekey strengths ofthevarious extensions and additional\nstandards thathave been built ontheoriginal ISO11898 CAN standard.\n10.2.1.2 CAN Termination\nTheISO11898 standard specifies theinterconnect tobeatwisted paircable (shielded orunshielded) with 120-Ω\ncharacteristic impedance (ZO).Resistors equal tothecharacteristic impedance ofthelineshould beused to\nterminate both ends ofthecable toprevent signal reflections. Unterminated drop lines (stubs) connecting nodes\ntothebus should bekept asshort aspossible tominimize signal reflections. The termination may beonthe\ncable orinanode, butifnodes may beremoved from thebusthetermination must becarefully placed sothatit\nisnotremoved from thebus.\nTermination istypically a120-Ωresistor ateach endofthebus. Iffiltering andstabilization ofthecommon mode\nvoltage ofthebusisdesired, then split termination may beused (see Figure 27).Split termination uses two60-Ω\nresistors with acapacitor inthe middle ofthese resistors toground. Split termination improves the\nelectromagnetic emissions behavior ofthenetwork byeliminating fluctuations inthebuscommon mode voltages\natthestart andendofmessage transmissions.\nCare should betaken when determining thepower ratings ofthetermination resistors. Atypical worst case fault\ncondition isifthesystem power supply andground were shorted across thetermination resistance which would\nresult inmuch higher current through thetermination resistance than theCAN transceiver\'s current limit.\nFigure 27.CAN Termination\n10.2.1.2.1 Loop Propagation Delay\nTransceiver loop delay isameasure oftheoverall device propagation delay, consisting ofthedelay from the\ndriver input (TXD pin)tothedifferential outputs (CANH andCANL pins), plus thedelay from thereceiver inputs\n(CANH andCANL) toitsoutput (RXD pin). Atypical loop delay fortheSN65HVD1050 transceiver isdisplayed in\nFigure 29.\n20 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65HVD1050\nSN65HVD1050Transient\nClamp\nVoltage\nTransient\nCurrent\nSN65HVD1050\nwww.ti.com SLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015\nTypical Application (continued)\n10.2.2 Detailed Design Procedure\n10.2.2.1 ESD Protection\nAtypical application that employees aCAN bus network may require some form ofESD, burst, and surge\nprotection toshield theCAN transceiver against unwanted transients thatcanpotential damage thetransceiver.\nTohelp shield the SN65HVD1050 transceiver against these high energy transients, transient voltage\nsuppressors can beimplemented ontheCAN differential bus terminals. These devices willhelp absorb the\nimpact ofaESD, burst, and/or surge strike.\n10.2.2.2 Transient Voltage Suppresser (TVS) Diodes\nTransient voltage suppressors are thepreferred protection components foraCAN bus due totheir low\ncapacitance, which allows them tobedesigned into every node ofamulti-node network without requiring a\nreduction indata rate. With response times ofafewpicoseconds and power ratings ofuptoseveral kilowatts,\nTVS diodes present themost effective protection against ESD, burst, andsurge transients.\nFigure 28.Effect ofTransient Voltage Supressor\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: SN65HVD1050\nSN65HVD1050\nSLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015 www.ti.com\nTypical Application (continued)\n10.2.3 Application Curve\nFigure 29shows thetypical loop delay fortheSN65HVD1050.\nFigure 29.tLOOP Delay Waveform\n10.3 System Example\n10.3.1 ISO11898 Compliance ofSN65HVD1050 5-VCAN Transceiver\n10.3.1.1 Introduction\nTheSN65HVD1050 CAN transceiver isa5-VCAN transceiver thatmeets orexceeds thespecification oftheISO\n11898 standard forapplications employing acontroller area network.\n10.3.1.2 Differential Signal\nCAN isadifferential bus where complementary signals aresent over two wires and thevoltage difference\nbetween thetwowires defines thelogical state ofthebus. The differential CAN receiver monitors thisvoltage\ndifference andoutputs thebusstate with asingle ended logic level output signal.\n22 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65HVD1050\nSN65HVD1050\nwww.ti.com SLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015\nSystem Example (continued)\nFigure 30.Differential Output Waveform\nThe CAN driver creates thedifferential voltage between CANH and CANL inthedominant state. The dominant\ndifferential output oftheSN65HVD1050 isgreater than 1.5Vandless than 3Vacross a60-Ωload asdefined by\ntheISO 11898 standard. Figure 30shows CANH, CANL, and thediferential dominanat state level forthe\nSN65HVD1050.\nACAN receiver isrequired tooutput arecessive state when less than 500mVofdifferential voltage exists onthe\nbus, and adominant state when more than 900 mVofdifferential voltage exists onthebus. The CAN receiver\nmust dothiswith common-mode input voltages from –2Vto7V.\n10.3.1.3 Common-Mode Signal\nAcommon-mode signal isanaverage voltage ofthetwosignal wires that thedifferential receiver rejects. The\ncommon-mode signal comes from theCAN driver, ground noise, and coupled bus noise. Because thebias\nvoltage oftherecessive state ofthedevice isdependent onVCC,anynoise present orvariation ofVCCwillhave\naneffect onthisbias voltage seen bythebus. The SN65HVD1050 CAN transceiver has therecessive bias\nvoltage setto0.5×VCCtocomply with theISO11898-2 CAN standard.\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: SN65HVD1050\nSN65HVD1050\nSLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015 www.ti.com\n11Power Supply Recommendations\nToensure reliable operation atalldata rates andsupply voltages, each supply should bedecoupled with a100-\nnFceramic capacitor located asclose aspossible totheVCCsupply pins aspossible. The SN65HVD1050 isa\nlinear voltage regulator suitable forthe5-Vsupply rail.\n12Layout\n12.1 Layout Guidelines\nInorder forthePCB design tobesuccessful, start with design oftheprotection and filtering circuitry. Because\nESD andEFT transients have awide frequency bandwidth from approximately 3-MHz to3-GHz, high frequency\nlayout techniques must beapplied during PCB design. Onchip IEC ESD protection isgood forlaboratory and\nportable equipment butisusually notsufficient forEFT andsurge transients occurring inindustrial environments.\nTherefore robust andreliable busnode design requires theuseofexternal transient protection devices atthebus\nconnectors. Placement attheconnector also prevents these harsh transient events from propagating further into\nthePCB andsystem.\nUse VCCandground planes toprovide lowinductance.\nNOTE\nHigh frequency current follows thepath ofleast inductance and notthepath ofleast\nresistance.\nDesign thebusprotection components inthedirection ofthesignal path. Donotforce thetransient current to\ndivert from thesignal path toreach theprotection device. Anexample placement oftheTransient Voltage\nSuppression (TVS) device indicated asD1(either bidirectional diode orvaristor solution) andbusfilter capacitors\nC5andC7areshown inFigure 25.\nThe bustransient protection and filtering components should beplaced asclose tothebusconnector, J1,as\npossible. This prevents transients, ESD andnoise from penetrating onto theboard anddisturbing other devices.\nBus termination: Figure 27shows split termination. This iswhere thetermination issplit intotworesistors, R5\nand R6,with thecenter orsplit tapofthetermination connected toground viacapacitor C6.Split termination\nprovides common mode filtering forthebus. When termination isplaced ontheboard instead ofdirectly onthe\nbus, care must betaken toensure theterminating node isnotremoved from thebusasthiswillcause signal\nintegrity issues ofthebusisnotproperly terminated onboth ends.\nBypass and bulk capacitors should beplaced asclose aspossible tothesupply pins oftransceiver, examples\nC2,C3(VCC).\nUse atleast twovias forVCCand ground connections ofbypass capacitors and protection devices tominimize\ntrace andviainductance.\nTolimit current ofdigital lines, serial resistors may beused. Examples areR1,R2,R3andR4.\nTofilter noise onthedigital IOlines, acapacitor may beused close totheinput side oftheIOasshown byC1\nandC4.\nBecause theinternal pullup andpulldown biasing ofthedevice isweak forfloating pins, anexternal 1-kΩto10-\nkΩpullup orpulldown resistor should beused tobias thestate ofthepinmore strongly against noise during\ntransient events.\nPin1:Ifanopen-drain host processor isused todrive theTXD pinofthedevice anexternal pullup resistor\nbetween 1kΩand10kΩshould beused todrive therecessive input state ofthedevice.\nPin5:VREFshould beconnected tothecenter point ofasplit temrination scheme tohelp stabalize thecommon\nmode volatge toVCC/2.IfVREFisunused itshould beleftfloating.\nPin8:Isshown assuming themode pin,S,willbeused. Ifthedevice willonly beused innormal mode, R3isnot\nneeded andthepads ofC4could beused forthepulldown resistor toGND.\n24 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65HVD1050\n1\n2\n3\n4U1\nSN65HVD10508\n7\n6\n5R5\nR6C6C5D1J1\nVREF\nC3\nC2\nVCCGNDC1R1\nR2R3 VCC/GNDC7TXD\nRXD R4C4\nSN65HVD1050\nwww.ti.com SLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015\n12.2 Layout Example\nFigure 31.Layout Example\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: SN65HVD1050\nSN65HVD1050\nSLLS632C –DECEMBER 2005 –REVISED FEBRUARY 2015 www.ti.com\n13Device andDocumentation Support\n13.1 Trademarks\nDeviceNet isatrademark ofOpen DeviceNet Vendors Association, Inc.\nAllother trademarks aretheproperty oftheir respective owners.\n13.2 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n13.3 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n14Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n26 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN65HVD1050\nPACKAGE OPTION ADDENDUM\nwww.ti.com 13-Aug-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nSN65HVD1050D ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VP1050\nSN65HVD1050DG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VP1050\nSN65HVD1050DR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VP1050\nSN65HVD1050DRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 VP1050\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 13-Aug-2021\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF SN65HVD1050 :\n•Automotive : SN65HVD1050-Q1\n•Enhanced Product : SN65HVD1050-EP\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nSN65HVD1050DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nSN65HVD1050DR SOIC D 82500 356.0 356.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nSN65HVD1050D D SOIC 8 75 506.6 8 3940 4.32\nSN65HVD1050D D SOIC 8 75 505.46 6.76 3810 4\nSN65HVD1050DG4 D SOIC 8 75 505.46 6.76 3810 4\nSN65HVD1050DG4 D SOIC 8 75 506.6 8 3940 4.32\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: SN65HVD1050DR

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VCC): 4.5V to 5.5V
  - Voltage Range at Bus Terminals (CANH, CANL, VREF): -27V to 40V
  - Common-Mode Voltage Range: -12V to 12V

- **Current Ratings:**
  - Receiver Output Current: 20 mA
  - High-Level Output Current (Driver): 70 mA
  - Low-Level Output Current (Driver): 2 mA

- **Power Consumption:**
  - Supply Current (Dominant): 50 mA to 75 mA
  - Supply Current (Recessive): 6 mA to 10 mA
  - Silent Mode Current: 6 mA to 10 mA

- **Operating Temperature Range:**
  - -40°C to 125°C

- **Package Type:**
  - SOIC (8-pin)

- **Special Features:**
  - High Electromagnetic Immunity (EMI)
  - Very Low Electromagnetic Emissions (EME)
  - CAN Bus-Fault Protection from -27V to 40V
  - Dominant Time-Out Function
  - Power-Up and Power-Down Glitch-Free Inputs and Outputs
  - VREF output for common-mode stabilization

- **Moisture Sensitive Level (MSL):**
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The **SN65HVD1050** is a high-speed CAN transceiver designed for Controller Area Network (CAN) applications. It is compliant with the ISO 11898 standard and is optimized for use in harsh environments. The device provides differential transmit capability to the bus and differential receive capability to a CAN controller, supporting signaling rates up to 1 Mbps. It features robust protection against overvoltage, cross-wire, and loss of ground, making it suitable for industrial and automotive applications.

#### Typical Applications:
- **Industrial Automation:** Used in various industrial control systems for communication between devices.
- **Automotive Applications:** Suitable for in-vehicle networks, including SAE J1939 and ISO 11783 standards.
- **Data Buses:** Employed in DeviceNet and NMEA 2000 networks for data transmission.
- **Robust Communication Systems:** Ideal for applications requiring high reliability and noise immunity in communication.

The SN65HVD1050 is particularly useful in systems where multiple nodes communicate over a shared bus, ensuring reliable data transmission even in electrically noisy environments.