# Generated by Yosys 0.16 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model top
.inputs clk_in from_pc
.outputs to_ir sd o_serial_data test1 test2 test3 led[0] led[1] led[2] led[3] led[4]
.names $false
.names $true
1
.names $undef
.gate SB_DFFE C=ice_pll_inst.PLLOUTCORE D=CLKOS_SB_DFFE_Q_D E=CLKOS_SB_DFFE_Q_E Q=CLKOS
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:97.1-99.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=CLKOS O=CLKOS_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=clk_count[1] I2=clk_count[2] I3=CLKOS_SB_DFFE_Q_E_SB_LUT4_O_I3[2] O=CLKOS_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=clk_count[4] I1=clk_count[5] I2=clk_count[0] I3=clk_count[3] O=CLKOS_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=uut1.rx_sampling_clock_reg2 I3=uut1.rx_sampling_clock_reg1 O=bit_sample_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFFSR C=ice_pll_inst.PLLOUTCORE D=clk_count_SB_DFFSR_Q_D[5] Q=clk_count[5] R=CLKOS_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:92.1-95.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=ice_pll_inst.PLLOUTCORE D=clk_count_SB_DFFSR_Q_D[4] Q=clk_count[4] R=CLKOS_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:92.1-95.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=ice_pll_inst.PLLOUTCORE D=clk_count_SB_DFFSR_Q_D[3] Q=clk_count[3] R=CLKOS_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:92.1-95.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=ice_pll_inst.PLLOUTCORE D=clk_count_SB_DFFSR_Q_D[2] Q=clk_count[2] R=CLKOS_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:92.1-95.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=ice_pll_inst.PLLOUTCORE D=clk_count_SB_DFFSR_Q_D[1] Q=clk_count[1] R=CLKOS_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:92.1-95.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=ice_pll_inst.PLLOUTCORE D=clk_count_SB_DFFSR_Q_5_D[0] Q=clk_count[0] R=CLKOS_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:92.1-95.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=clk_count[0] O=clk_count_SB_DFFSR_Q_5_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=clk_count[5] I3=clk_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] O=clk_count_SB_DFFSR_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:94.23-94.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clk_count[4] I3=clk_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] O=clk_count_SB_DFFSR_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:94.23-94.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clk_count[3] I3=clk_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] O=clk_count_SB_DFFSR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:94.23-94.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clk_count[2] I3=clk_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] O=clk_count_SB_DFFSR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:94.23-94.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clk_count[1] I3=clk_count[0] O=clk_count_SB_DFFSR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:94.23-94.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=clk_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] CO=clk_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] I0=$false I1=clk_count[4]
.attr src "uart_ir_tx_ice.v:94.23-94.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=clk_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] CO=clk_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] I0=$false I1=clk_count[3]
.attr src "uart_ir_tx_ice.v:94.23-94.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=clk_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] CO=clk_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=clk_count[2]
.attr src "uart_ir_tx_ice.v:94.23-94.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=clk_count[0] CO=clk_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=clk_count[1]
.attr src "uart_ir_tx_ice.v:94.23-94.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=count[0] CO=count_SB_CARRY_CI_CO[2] I0=$false I1=count[1]
.attr src "uart_ir_tx_ice.v:129.35-129.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=count_SB_CARRY_CI_CO[2] CO=count_SB_CARRY_CI_CO[3] I0=$false I1=count[2]
.attr src "uart_ir_tx_ice.v:129.35-129.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=CLKOS D=count_SB_DFF_Q_D[2] Q=count[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:129.1-129.46|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLKOS D=count_SB_DFF_Q_D[1] Q=count[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:129.1-129.46|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLKOS D=count_SB_DFF_Q_D[0] Q=count[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:129.1-129.46|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=uut2.i_clk I3=count_SB_CARRY_CI_CO[3] O=count_SB_DFF_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:129.35-129.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[2] I3=count_SB_CARRY_CI_CO[2] O=count_SB_DFF_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:129.35-129.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=count[1] I3=count[0] O=count_SB_DFF_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:129.35-129.44|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=count[0] O=count_SB_DFF_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_PLL40_CORE BYPASS=$false PLLOUTCORE=ice_pll_inst.PLLOUTCORE PLLOUTGLOBAL=ice_pll_inst.PLLOUTGLOBAL REFERENCECLK=clk_in RESETB=$true
.attr hdlname "ice_pll_inst ice_pll_inst"
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:82.9-87.7|ice_pll/ice_pll.v:11.15-22.36"
.param DELAY_ADJUSTMENT_MODE_FEEDBACK "FIXED"
.param DELAY_ADJUSTMENT_MODE_RELATIVE "FIXED"
.param DIVF 0110010
.param DIVQ 100
.param DIVR 0000
.param ENABLE_ICEGATE 0
.param FDA_FEEDBACK 0000
.param FDA_RELATIVE 0000
.param FEEDBACK_PATH "SIMPLE"
.param FILTER_RANGE 001
.param PLLOUT_SELECT "GENCLK"
.param SHIFTREG_DIV_MODE 00
.gate SB_DFF C=ice_pll_inst.PLLOUTCORE D=ir_tx_reg[3] Q=ir_tx_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:166.2-166.78|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=ice_pll_inst.PLLOUTCORE D=ir_tx_reg[2] Q=ir_tx_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:166.2-166.78|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=ice_pll_inst.PLLOUTCORE D=ir_tx_reg[1] Q=ir_tx_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:166.2-166.78|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=ice_pll_inst.PLLOUTCORE D=ir_tx_reg[0] Q=ir_tx_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:166.2-166.78|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=ice_pll_inst.PLLOUTCORE D=bit_sample_en Q=ir_tx_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:166.2-166.78|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uut1.o_rx_data[4] O=led[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uut1.o_rx_data[3] O=led[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uut1.o_rx_data[2] O=led[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uut1.o_rx_data[1] O=led[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uut1.o_rx_data[0] O=led[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=uut1.rx_data_ready_reg2 I3=uut1.rx_data_ready_reg1 O=o_rx_data_ready
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_CARRY CI=rst_count[0] CO=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[2] I0=$false I1=rst_count[1]
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[9] CO=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[10] I0=$false I1=rst_count[9]
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[8] CO=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[9] I0=$false I1=rst_count[8]
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[23] CO=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[24] I0=$false I1=rst_count[23]
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[22] CO=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[23] I0=$false I1=rst_count[22]
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[21] CO=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[22] I0=$false I1=rst_count[21]
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[20] CO=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[21] I0=$false I1=rst_count[20]
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[19] CO=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[20] I0=$false I1=rst_count[19]
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[18] CO=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[19] I0=$false I1=rst_count[18]
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[17] CO=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[18] I0=$false I1=rst_count[17]
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[16] CO=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[17] I0=$false I1=rst_count[16]
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[15] CO=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[16] I0=$false I1=rst_count[15]
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[14] CO=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[15] I0=$false I1=rst_count[14]
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[7] CO=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[8] I0=$false I1=rst_count[7]
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[13] CO=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[14] I0=$false I1=rst_count[13]
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[12] CO=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[13] I0=$false I1=rst_count[12]
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[11] CO=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[12] I0=$false I1=rst_count[11]
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[10] CO=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[11] I0=$false I1=rst_count[10]
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[6] CO=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[7] I0=$false I1=rst_count[6]
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[5] CO=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[6] I0=$false I1=rst_count[5]
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[4] CO=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[5] I0=$false I1=rst_count[4]
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[3] CO=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[4] I0=$false I1=rst_count[3]
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[2] CO=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[3] I0=$false I1=rst_count[2]
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[25] CO=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[26] I0=$false I1=rst_count[25]
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[24] CO=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[25] I0=$false I1=rst_count[24]
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[26] E=rst_count_SB_DFFE_Q_E Q=rst_count[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[25] E=rst_count_SB_DFFE_Q_E Q=rst_count[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[16] E=rst_count_SB_DFFE_Q_E Q=rst_count[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[15] E=rst_count_SB_DFFE_Q_E Q=rst_count[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[14] E=rst_count_SB_DFFE_Q_E Q=rst_count[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[13] E=rst_count_SB_DFFE_Q_E Q=rst_count[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[12] E=rst_count_SB_DFFE_Q_E Q=rst_count[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[11] E=rst_count_SB_DFFE_Q_E Q=rst_count[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[10] E=rst_count_SB_DFFE_Q_E Q=rst_count[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[9] E=rst_count_SB_DFFE_Q_E Q=rst_count[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[8] E=rst_count_SB_DFFE_Q_E Q=rst_count[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[7] E=rst_count_SB_DFFE_Q_E Q=rst_count[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[24] E=rst_count_SB_DFFE_Q_E Q=rst_count[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[6] E=rst_count_SB_DFFE_Q_E Q=rst_count[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[5] E=rst_count_SB_DFFE_Q_E Q=rst_count[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[4] E=rst_count_SB_DFFE_Q_E Q=rst_count[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[3] E=rst_count_SB_DFFE_Q_E Q=rst_count[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[2] E=rst_count_SB_DFFE_Q_E Q=rst_count[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[1] E=rst_count_SB_DFFE_Q_E Q=rst_count[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_26_D[0] E=rst_count_SB_DFFE_Q_E Q=rst_count[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[22] O=rst_count_SB_DFFE_Q_26_D[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[20] O=rst_count_SB_DFFE_Q_26_D[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[25] O=rst_count_SB_DFFE_Q_26_D[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[24] O=rst_count_SB_DFFE_Q_26_D[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[23] O=rst_count_SB_DFFE_Q_26_D[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[21] O=rst_count_SB_DFFE_Q_26_D[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[18] O=rst_count_SB_DFFE_Q_26_D[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[14] O=rst_count_SB_DFFE_Q_26_D[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[13] O=rst_count_SB_DFFE_Q_26_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[12] O=rst_count_SB_DFFE_Q_26_D[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[9] O=rst_count_SB_DFFE_Q_26_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[6] O=rst_count_SB_DFFE_Q_26_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[17] O=rst_count_SB_DFFE_Q_26_D[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[5] O=rst_count_SB_DFFE_Q_26_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[4] O=rst_count_SB_DFFE_Q_26_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[3] O=rst_count_SB_DFFE_Q_26_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[2] O=rst_count_SB_DFFE_Q_26_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[1] O=rst_count_SB_DFFE_Q_26_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[0] O=rst_count_SB_DFFE_Q_26_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[16] O=rst_count_SB_DFFE_Q_26_D[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[15] O=rst_count_SB_DFFE_Q_26_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[11] O=rst_count_SB_DFFE_Q_26_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[10] O=rst_count_SB_DFFE_Q_26_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[8] O=rst_count_SB_DFFE_Q_26_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[7] O=rst_count_SB_DFFE_Q_26_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[26] O=rst_count_SB_DFFE_Q_26_D[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[23] E=rst_count_SB_DFFE_Q_E Q=rst_count[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[22] E=rst_count_SB_DFFE_Q_E Q=rst_count[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[21] E=rst_count_SB_DFFE_Q_E Q=rst_count[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[20] E=rst_count_SB_DFFE_Q_E Q=rst_count[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[19] E=rst_count_SB_DFFE_Q_E Q=rst_count[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[18] E=rst_count_SB_DFFE_Q_E Q=rst_count[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_in D=rst_count_SB_DFFE_Q_D[17] E=rst_count_SB_DFFE_Q_E Q=rst_count[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:72.1-77.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[9] I3=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[9] O=rst_count_SB_DFFE_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[8] I3=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[8] O=rst_count_SB_DFFE_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[24] I3=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[24] O=rst_count_SB_DFFE_Q_D[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[23] I3=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[23] O=rst_count_SB_DFFE_Q_D[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[22] I3=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[22] O=rst_count_SB_DFFE_Q_D[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[21] I3=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[21] O=rst_count_SB_DFFE_Q_D[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[20] I3=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[20] O=rst_count_SB_DFFE_Q_D[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[1] I3=rst_count[0] O=rst_count_SB_DFFE_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[19] I3=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[19] O=rst_count_SB_DFFE_Q_D[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[18] I3=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[18] O=rst_count_SB_DFFE_Q_D[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[17] I3=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[17] O=rst_count_SB_DFFE_Q_D[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[16] I3=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[16] O=rst_count_SB_DFFE_Q_D[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[7] I3=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[7] O=rst_count_SB_DFFE_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[15] I3=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[15] O=rst_count_SB_DFFE_Q_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[14] I3=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[14] O=rst_count_SB_DFFE_Q_D[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[13] I3=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[13] O=rst_count_SB_DFFE_Q_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[12] I3=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[12] O=rst_count_SB_DFFE_Q_D[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[11] I3=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[11] O=rst_count_SB_DFFE_Q_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[10] I3=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[10] O=rst_count_SB_DFFE_Q_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[6] I3=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[6] O=rst_count_SB_DFFE_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[5] I3=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[5] O=rst_count_SB_DFFE_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[4] I3=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[4] O=rst_count_SB_DFFE_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[3] I3=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[3] O=rst_count_SB_DFFE_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[2] I3=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=rst_count_SB_DFFE_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[26] I3=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[26] O=rst_count_SB_DFFE_Q_D[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rst_count[25] I3=rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[25] O=rst_count_SB_DFFE_Q_D[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:76.26-76.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=rst_count_SB_DFFE_Q_E_SB_LUT4_O_I1[0] I2=rst_count_SB_DFFE_Q_E_SB_LUT4_O_I1[1] I3=rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[26] O=rst_count_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=rst_count_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[0] I1=rst_count_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[1] I2=rst_count_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[2] I3=rst_count_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[3] O=rst_count_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=rst_count_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] I2=rst_count_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1] I3=rst_count_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2] O=rst_count_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=rst_count[23] I1=rst_count[26] I2=rst_count[2] I3=rst_count[4] O=rst_count_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=rst_count[5] I1=rst_count[9] I2=rst_count[12] I3=rst_count[13] O=rst_count_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=rst_count[21] I2=rst_count[24] I3=rst_count[25] O=rst_count_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=rst_count[0] I1=rst_count[1] I2=rst_count[20] I3=rst_count[22] O=rst_count_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=rst_count[3] I1=rst_count[6] I2=rst_count[14] I3=rst_count[18] O=rst_count_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=rst_count[19] I1=rst_count[7] I2=rst_count[8] I3=rst_count[10] O=rst_count_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=rst_count[11] I1=rst_count[15] I2=rst_count[16] I3=rst_count[17] O=rst_count_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_CARRY CI=test3_SB_CARRY_I1_CO[26] CO=rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[26] I0=$false I1=rst_count_SB_DFFE_Q_26_D[26]
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=rx_rdy_SB_LUT4_O_I2[0] I3=rx_rdy_SB_LUT4_O_I2[1] O=rx_rdy
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=shift_reg2[9] I1=shift_reg2[10] I2=shift_reg2[12] I3=shift_reg2[15] O=rx_rdy_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=rx_rdy_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] I1=rx_rdy_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1] I2=rx_rdy_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2] I3=rx_rdy_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3] O=rx_rdy_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=shift_reg2[8] I1=shift_reg2[11] I2=shift_reg2[13] I3=shift_reg2[14] O=rx_rdy_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=shift_reg2[16] I1=shift_reg2[17] I2=shift_reg2[18] I3=shift_reg2[19] O=rx_rdy_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=shift_reg2[0] I1=shift_reg2[1] I2=shift_reg2[2] I3=shift_reg2[3] O=rx_rdy_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=shift_reg2[4] I1=shift_reg2[5] I2=shift_reg2[6] I3=shift_reg2[7] O=rx_rdy_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFF C=CLKOS D=shift_reg1[14] Q=shift_reg1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:131.1-131.74|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLKOS D=shift_reg1[13] Q=shift_reg1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:131.1-131.74|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLKOS D=shift_reg1[4] Q=shift_reg1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:131.1-131.74|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLKOS D=shift_reg1[3] Q=shift_reg1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:131.1-131.74|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLKOS D=shift_reg1[2] Q=shift_reg1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:131.1-131.74|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLKOS D=shift_reg1[1] Q=shift_reg1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:131.1-131.74|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLKOS D=shift_reg1[0] Q=shift_reg1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:131.1-131.74|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLKOS D=rx_rdy Q=shift_reg1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:131.1-131.74|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLKOS D=shift_reg1[12] Q=shift_reg1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:131.1-131.74|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLKOS D=shift_reg1[11] Q=shift_reg1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:131.1-131.74|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLKOS D=shift_reg1[10] Q=shift_reg1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:131.1-131.74|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLKOS D=shift_reg1[9] Q=shift_reg1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:131.1-131.74|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLKOS D=shift_reg1[8] Q=shift_reg1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:131.1-131.74|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLKOS D=shift_reg1[7] Q=shift_reg1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:131.1-131.74|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLKOS D=shift_reg1[6] Q=shift_reg1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:131.1-131.74|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLKOS D=shift_reg1[5] Q=shift_reg1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:131.1-131.74|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=ice_pll_inst.PLLOUTCORE D=shift_reg2[18] Q=shift_reg2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:130.1-130.83|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=ice_pll_inst.PLLOUTCORE D=shift_reg2[17] Q=shift_reg2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:130.1-130.83|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=ice_pll_inst.PLLOUTCORE D=shift_reg2[8] Q=shift_reg2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:130.1-130.83|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=ice_pll_inst.PLLOUTCORE D=shift_reg2[7] Q=shift_reg2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:130.1-130.83|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=ice_pll_inst.PLLOUTCORE D=shift_reg2[6] Q=shift_reg2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:130.1-130.83|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=ice_pll_inst.PLLOUTCORE D=shift_reg2[5] Q=shift_reg2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:130.1-130.83|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=ice_pll_inst.PLLOUTCORE D=shift_reg2[4] Q=shift_reg2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:130.1-130.83|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=ice_pll_inst.PLLOUTCORE D=shift_reg2[3] Q=shift_reg2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:130.1-130.83|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=ice_pll_inst.PLLOUTCORE D=shift_reg2[2] Q=shift_reg2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:130.1-130.83|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=ice_pll_inst.PLLOUTCORE D=shift_reg2[1] Q=shift_reg2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:130.1-130.83|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=ice_pll_inst.PLLOUTCORE D=shift_reg2[0] Q=shift_reg2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:130.1-130.83|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=ice_pll_inst.PLLOUTCORE D=o_rx_data_ready Q=shift_reg2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:130.1-130.83|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=ice_pll_inst.PLLOUTCORE D=shift_reg2[16] Q=shift_reg2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:130.1-130.83|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=ice_pll_inst.PLLOUTCORE D=shift_reg2[15] Q=shift_reg2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:130.1-130.83|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=ice_pll_inst.PLLOUTCORE D=shift_reg2[14] Q=shift_reg2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:130.1-130.83|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=ice_pll_inst.PLLOUTCORE D=shift_reg2[13] Q=shift_reg2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:130.1-130.83|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=ice_pll_inst.PLLOUTCORE D=shift_reg2[12] Q=shift_reg2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:130.1-130.83|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=ice_pll_inst.PLLOUTCORE D=shift_reg2[11] Q=shift_reg2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:130.1-130.83|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=ice_pll_inst.PLLOUTCORE D=shift_reg2[10] Q=shift_reg2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:130.1-130.83|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=ice_pll_inst.PLLOUTCORE D=shift_reg2[9] Q=shift_reg2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:130.1-130.83|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=ir_tx_reg[3] I2=test1_SB_LUT4_O_I2[1] I3=from_pc O=test1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011001111
.gate SB_LUT4 I0=ir_tx_reg[0] I1=ir_tx_reg[1] I2=ir_tx_reg[2] I3=ir_tx_reg[4] O=test1_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_CARRY CI=test3_SB_CARRY_I1_CO[19] CO=test3_SB_CARRY_I1_CO[20] I0=$true I1=test3
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=test3_SB_CARRY_I1_CO[9] CO=test3_SB_CARRY_I1_CO[10] I0=$false I1=rst_count_SB_DFFE_Q_26_D[9]
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=test3_SB_CARRY_I1_CO[8] CO=test3_SB_CARRY_I1_CO[9] I0=$true I1=rst_count_SB_DFFE_Q_26_D[8]
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=test3_SB_CARRY_I1_CO[23] CO=test3_SB_CARRY_I1_CO[24] I0=$false I1=rst_count_SB_DFFE_Q_26_D[23]
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=test3_SB_CARRY_I1_CO[22] CO=test3_SB_CARRY_I1_CO[23] I0=$true I1=rst_count_SB_DFFE_Q_26_D[22]
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=test3_SB_CARRY_I1_CO[21] CO=test3_SB_CARRY_I1_CO[22] I0=$false I1=rst_count_SB_DFFE_Q_26_D[21]
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=test3_SB_CARRY_I1_CO[20] CO=test3_SB_CARRY_I1_CO[21] I0=$true I1=rst_count_SB_DFFE_Q_26_D[20]
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rst_count_SB_DFFE_Q_26_D[0] CO=test3_SB_CARRY_I1_CO[2] I0=$false I1=rst_count_SB_DFFE_Q_26_D[1]
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=test3_SB_CARRY_I1_CO[18] CO=test3_SB_CARRY_I1_CO[19] I0=$false I1=rst_count_SB_DFFE_Q_26_D[18]
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=test3_SB_CARRY_I1_CO[17] CO=test3_SB_CARRY_I1_CO[18] I0=$true I1=rst_count_SB_DFFE_Q_26_D[17]
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=test3_SB_CARRY_I1_CO[16] CO=test3_SB_CARRY_I1_CO[17] I0=$true I1=rst_count_SB_DFFE_Q_26_D[16]
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=test3_SB_CARRY_I1_CO[15] CO=test3_SB_CARRY_I1_CO[16] I0=$true I1=rst_count_SB_DFFE_Q_26_D[15]
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=test3_SB_CARRY_I1_CO[14] CO=test3_SB_CARRY_I1_CO[15] I0=$false I1=rst_count_SB_DFFE_Q_26_D[14]
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=test3_SB_CARRY_I1_CO[7] CO=test3_SB_CARRY_I1_CO[8] I0=$true I1=rst_count_SB_DFFE_Q_26_D[7]
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=test3_SB_CARRY_I1_CO[13] CO=test3_SB_CARRY_I1_CO[14] I0=$false I1=rst_count_SB_DFFE_Q_26_D[13]
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=test3_SB_CARRY_I1_CO[12] CO=test3_SB_CARRY_I1_CO[13] I0=$false I1=rst_count_SB_DFFE_Q_26_D[12]
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=test3_SB_CARRY_I1_CO[11] CO=test3_SB_CARRY_I1_CO[12] I0=$true I1=rst_count_SB_DFFE_Q_26_D[11]
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=test3_SB_CARRY_I1_CO[10] CO=test3_SB_CARRY_I1_CO[11] I0=$true I1=rst_count_SB_DFFE_Q_26_D[10]
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=test3_SB_CARRY_I1_CO[6] CO=test3_SB_CARRY_I1_CO[7] I0=$false I1=rst_count_SB_DFFE_Q_26_D[6]
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=test3_SB_CARRY_I1_CO[5] CO=test3_SB_CARRY_I1_CO[6] I0=$false I1=rst_count_SB_DFFE_Q_26_D[5]
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=test3_SB_CARRY_I1_CO[4] CO=test3_SB_CARRY_I1_CO[5] I0=$false I1=rst_count_SB_DFFE_Q_26_D[4]
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=test3_SB_CARRY_I1_CO[3] CO=test3_SB_CARRY_I1_CO[4] I0=$false I1=rst_count_SB_DFFE_Q_26_D[3]
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=test3_SB_CARRY_I1_CO[2] CO=test3_SB_CARRY_I1_CO[3] I0=$false I1=rst_count_SB_DFFE_Q_26_D[2]
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=test3_SB_CARRY_I1_CO[25] CO=test3_SB_CARRY_I1_CO[26] I0=$false I1=rst_count_SB_DFFE_Q_26_D[25]
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=test3_SB_CARRY_I1_CO[24] CO=test3_SB_CARRY_I1_CO[25] I0=$false I1=rst_count_SB_DFFE_Q_26_D[24]
.attr src "uart_ir_tx_ice.v:74.13-74.38|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_count[19] O=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFER C=ice_pll_inst.PLLOUTCORE D=uut1.data_validation_SB_DFFER_Q_D E=uut1.data_validation_SB_DFFER_Q_E Q=uut1.data_validation R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:123.5-262.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=uut1.state[2] I2=uut1.state[3] I3=uut1.rx_data_SB_DFFER_Q_E_SB_LUT4_O_I1[2] O=uut1.data_validation_SB_DFFER_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=uut1.data_validation_SB_DFFER_Q_E_SB_LUT4_O_I1[0] I2=uut1.data_validation_SB_DFFER_Q_E_SB_LUT4_O_I1[1] I3=bit_sample_en O=uut1.data_validation_SB_DFFER_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=uut1.state[2] I1=uut1.state[3] I2=uut1.state[1] I3=uut1.state[0] O=uut1.data_validation_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111011111111
.gate SB_DFFS C=ice_pll_inst.PLLOUTCORE D=from_pc Q=uut1.modem_serial_data S=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:107.5-118.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:10.57-10.103"
.gate SB_DFFR C=ice_pll_inst.PLLOUTCORE D=uut1.o_rx_data_SB_DFFR_Q_D Q=uut1.o_rx_data[6] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:361.5-393.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_DFFR C=ice_pll_inst.PLLOUTCORE D=uut1.o_rx_data_SB_DFFR_Q_1_D Q=uut1.o_rx_data[5] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:361.5-393.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=uut1.data_validation I3=uut1.rx_data[4] O=uut1.o_rx_data_SB_DFFR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFR C=ice_pll_inst.PLLOUTCORE D=uut1.o_rx_data_SB_DFFR_Q_2_D Q=uut1.o_rx_data[4] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:361.5-393.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=uut1.data_validation I3=uut1.rx_data[5] O=uut1.o_rx_data_SB_DFFR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFR C=ice_pll_inst.PLLOUTCORE D=uut1.o_rx_data_SB_DFFR_Q_3_D Q=uut1.o_rx_data[3] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:361.5-393.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=uut1.data_validation I3=uut1.rx_data[6] O=uut1.o_rx_data_SB_DFFR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFR C=ice_pll_inst.PLLOUTCORE D=uut1.o_rx_data_SB_DFFR_Q_4_D Q=uut1.o_rx_data[2] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:361.5-393.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=uut1.data_validation I3=uut1.rx_data[7] O=uut1.o_rx_data_SB_DFFR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFR C=ice_pll_inst.PLLOUTCORE D=uut1.o_rx_data_SB_DFFR_Q_5_D Q=uut1.o_rx_data[1] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:361.5-393.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=uut1.data_validation I3=uut1.rx_data[8] O=uut1.o_rx_data_SB_DFFR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFR C=ice_pll_inst.PLLOUTCORE D=uut1.o_rx_data_SB_DFFR_Q_6_D Q=uut1.o_rx_data[0] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:361.5-393.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=uut1.data_validation I3=uut1.rx_data[9] O=uut1.o_rx_data_SB_DFFR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=uut1.data_validation I3=uut1.rx_data[3] O=uut1.o_rx_data_SB_DFFR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFER C=ice_pll_inst.PLLOUTCORE D=uut1.modem_serial_data E=uut1.rx_data_SB_DFFER_Q_E Q=uut1.rx_data[6] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:123.5-262.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=ice_pll_inst.PLLOUTCORE D=uut1.modem_serial_data E=uut1.rx_data_SB_DFFER_Q_1_E Q=uut1.rx_data[5] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:123.5-262.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=uut1.state[0] I1=uut1.rx_data_SB_DFFER_Q_E_SB_LUT4_O_I1[0] I2=bit_sample_en I3=uut1.state[1] O=uut1.rx_data_SB_DFFER_Q_1_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_DFFER C=ice_pll_inst.PLLOUTCORE D=uut1.modem_serial_data E=uut1.rx_data_SB_DFFER_Q_2_E Q=uut1.rx_data[4] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:123.5-262.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=bit_sample_en I2=uut1.rx_data_SB_DFFER_Q_E_SB_LUT4_O_I1[2] I3=uut1.rx_data_SB_DFFER_Q_E_SB_LUT4_O_I1[0] O=uut1.rx_data_SB_DFFER_Q_2_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFFER C=ice_pll_inst.PLLOUTCORE D=uut1.modem_serial_data E=uut1.rx_data_SB_DFFER_Q_3_E Q=uut1.rx_data[3] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:123.5-262.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=uut1.state[2] I2=uut1.state[3] I3=uut1.rx_data_SB_DFFER_Q_3_E_SB_LUT4_O_I3[2] O=uut1.rx_data_SB_DFFER_Q_3_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=uut1.state[0] I2=uut1.state[1] I3=bit_sample_en O=uut1.rx_data_SB_DFFER_Q_3_E_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_DFFER C=ice_pll_inst.PLLOUTCORE D=uut1.modem_serial_data E=uut1.rx_data_SB_DFFER_Q_4_E Q=uut1.rx_data[9] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:123.5-262.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=uut1.state[0] I1=uut1.rx_sampling_start_SB_LUT4_I3_I2[2] I2=bit_sample_en I3=uut1.state[1] O=uut1.rx_data_SB_DFFER_Q_4_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_DFFER C=ice_pll_inst.PLLOUTCORE D=uut1.modem_serial_data E=uut1.rx_data_SB_DFFER_Q_5_E Q=uut1.rx_data[8] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:123.5-262.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=bit_sample_en I2=uut1.rx_sampling_start_SB_LUT4_I3_I2[2] I3=uut1.rx_data_SB_DFFER_Q_E_SB_LUT4_O_I1[2] O=uut1.rx_data_SB_DFFER_Q_5_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFFER C=ice_pll_inst.PLLOUTCORE D=uut1.modem_serial_data E=uut1.rx_data_SB_DFFER_Q_6_E Q=uut1.rx_data[7] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:123.5-262.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=$false I2=uut1.rx_data_SB_DFFER_Q_3_E_SB_LUT4_O_I3[2] I3=uut1.rx_data_SB_DFFER_Q_E_SB_LUT4_O_I1[0] O=uut1.rx_data_SB_DFFER_Q_6_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=uut1.state[1] I1=uut1.rx_data_SB_DFFER_Q_E_SB_LUT4_O_I1[0] I2=uut1.state[0] I3=bit_sample_en O=uut1.rx_data_SB_DFFER_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=uut1.state[3] I3=uut1.state[2] O=uut1.rx_data_SB_DFFER_Q_E_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=uut1.state[0] I3=uut1.state[1] O=uut1.rx_data_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFR C=ice_pll_inst.PLLOUTCORE D=uut1.data_validation Q=uut1.rx_data_ready_reg1 R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:402.5-410.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_DFFR C=ice_pll_inst.PLLOUTCORE D=uut1.rx_data_ready_reg1 Q=uut1.rx_data_ready_reg2 R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:402.5-410.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_DFFER C=CLKOS D=uut1.rx_sampling_counter[3] E=uut1.rx_sampling_start_SB_LUT4_I3_O[1] Q=uut1.rx_sampling_clock R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:457.5-486.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFR C=ice_pll_inst.PLLOUTCORE D=uut1.rx_sampling_clock Q=uut1.rx_sampling_clock_reg1 R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:489.5-497.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_DFFR C=ice_pll_inst.PLLOUTCORE D=uut1.rx_sampling_clock_reg1 Q=uut1.rx_sampling_clock_reg2 R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:489.5-497.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_DFFR C=CLKOS D=uut1.rx_sampling_counter_SB_DFFR_Q_D Q=uut1.rx_sampling_counter[3] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:457.5-486.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_DFFR C=CLKOS D=uut1.rx_sampling_counter_SB_DFFR_Q_1_D Q=uut1.rx_sampling_counter[2] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:457.5-486.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=uut1.rx_sampling_start_SB_LUT4_I3_O[0] I2=uut1.rx_sampling_start_SB_LUT4_I3_O[1] I3=uut1.rx_sampling_counter_SB_DFFR_Q_2_D_SB_LUT4_O_I3[2] O=uut1.rx_sampling_counter_SB_DFFR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_DFFR C=CLKOS D=uut1.rx_sampling_counter_SB_DFFR_Q_2_D Q=uut1.rx_sampling_counter[1] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:457.5-486.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=uut1.rx_sampling_start_SB_LUT4_I3_O[0] I2=uut1.rx_sampling_start_SB_LUT4_I3_O[1] I3=uut1.rx_sampling_counter_SB_DFFR_Q_2_D_SB_LUT4_O_I3[1] O=uut1.rx_sampling_counter_SB_DFFR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=uut1.rx_sampling_counter[2] I3=uut1.rx_sampling_counter_SB_DFFR_Q_D_SB_LUT4_O_I3[2] O=uut1.rx_sampling_counter_SB_DFFR_Q_2_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:473.52-473.75|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=uut1.rx_sampling_counter[1] I3=uut1.rx_sampling_counter[0] O=uut1.rx_sampling_counter_SB_DFFR_Q_2_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:473.52-473.75|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFR C=CLKOS D=uut1.rx_sampling_counter_SB_DFFR_Q_3_D Q=uut1.rx_sampling_counter[0] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:457.5-486.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=$false I2=uut1.rx_sampling_counter[0] I3=uut1.rx_sampling_start_SB_LUT4_I3_O[1] O=uut1.rx_sampling_counter_SB_DFFR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=uut1.rx_sampling_start_SB_LUT4_I3_O[0] I1=uut1.rx_sampling_start_SB_LUT4_I3_O[1] I2=uut1.rx_sampling_counter[3] I3=uut1.rx_sampling_counter_SB_DFFR_Q_D_SB_LUT4_O_I3[3] O=uut1.rx_sampling_counter_SB_DFFR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:473.52-473.75|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010001000000
.gate SB_CARRY CI=uut1.rx_sampling_counter_SB_DFFR_Q_D_SB_LUT4_O_I3[2] CO=uut1.rx_sampling_counter_SB_DFFR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=uut1.rx_sampling_counter[2]
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:473.52-473.75|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=uut1.rx_sampling_counter[0] CO=uut1.rx_sampling_counter_SB_DFFR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=uut1.rx_sampling_counter[1]
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:473.52-473.75|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFER C=ice_pll_inst.PLLOUTCORE D=uut1.rx_sampling_start_SB_DFFER_Q_D E=uut1.rx_sampling_start_SB_DFFER_Q_E Q=uut1.rx_sampling_start R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:442.5-454.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=$false I2=uut1.modem_serial_data I3=uut1.rx_sampling_start_SB_DFFER_Q_D_SB_LUT4_O_I3[0] O=uut1.rx_sampling_start_SB_DFFER_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=uut1.rx_sampling_start_SB_DFFER_Q_D_SB_LUT4_O_I3[0] I3=uut1.modem_serial_data O=uut1.data_validation_SB_DFFER_Q_E_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=uut1.state[3] I1=uut1.state[1] I2=uut1.state[2] I3=uut1.state[0] O=uut1.rx_sampling_start_SB_DFFER_Q_D_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=$false I2=uut1.state[1] I3=uut1.rx_sampling_start_SB_LUT4_I3_I2[2] O=uut1.rx_sampling_start_SB_DFFER_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=uut1.state[0] I1=uut1.state[1] I2=uut1.rx_sampling_start_SB_LUT4_I3_I2[2] I3=uut1.rx_sampling_start O=uut1.rx_sampling_start_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$false I1=uut1.rx_data_SB_DFFER_Q_E_SB_LUT4_O_I1[0] I2=uut1.rx_sampling_start_SB_LUT4_I3_I2[2] I3=uut1.rx_data_SB_DFFER_Q_E_SB_LUT4_O_I1[2] O=uut1.state_SB_DFFER_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=uut1.state[3] I3=uut1.state[2] O=uut1.rx_sampling_start_SB_LUT4_I3_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=uut1.rx_sampling_counter[3] I1=uut1.rx_sampling_counter[1] I2=uut1.rx_sampling_counter[0] I3=uut1.rx_sampling_counter[2] O=uut1.rx_sampling_start_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFER C=ice_pll_inst.PLLOUTCORE D=uut1.state_SB_DFFER_Q_D[3] E=uut1.state_SB_DFFER_Q_E Q=uut1.state[3] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:123.5-262.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=ice_pll_inst.PLLOUTCORE D=uut1.state_SB_DFFER_Q_D[2] E=uut1.state_SB_DFFER_Q_E Q=uut1.state[2] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:123.5-262.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=ice_pll_inst.PLLOUTCORE D=uut1.state_SB_DFFER_Q_D[1] E=uut1.state_SB_DFFER_Q_E Q=uut1.state[1] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:123.5-262.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=ice_pll_inst.PLLOUTCORE D=uut1.state_SB_DFFER_Q_D[0] E=uut1.state_SB_DFFER_Q_E Q=uut1.state[0] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:102.13-123.6|uart_rx_fsm.v:123.5-262.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=uut1.rx_data_SB_DFFER_Q_E_SB_LUT4_O_I1[2] I2=uut1.state[2] I3=uut1.state[3] O=uut1.state_SB_DFFER_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001111000000
.gate SB_LUT4 I0=uut1.state[2] I1=uut1.state[3] I2=uut1.state[0] I3=uut1.state[1] O=uut1.state_SB_DFFER_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011101110100
.gate SB_LUT4 I0=uut1.state[1] I1=uut1.state[0] I2=uut1.state[2] I3=uut1.state[3] O=uut1.state_SB_DFFER_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100110011
.gate SB_LUT4 I0=uut1.state_SB_DFFER_Q_E_SB_LUT4_O_I0[0] I1=uut1.data_validation_SB_DFFER_Q_E_SB_LUT4_O_I1[0] I2=bit_sample_en I3=uut1.data_validation_SB_DFFER_Q_E_SB_LUT4_O_I1[1] O=uut1.state_SB_DFFER_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=$false I1=uut1.state[1] I2=uut1.state[2] I3=uut1.state[3] O=uut1.state_SB_DFFER_Q_E_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000000000011
.gate SB_DFFR C=uut2.i_clk D=uut2.check_bit_SB_DFFR_Q_D Q=uut2.check_bit R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:137.13-157.6|uart_tx_fsm.v:332.5-353.12|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=uut2.check_bit_SB_DFFR_Q_D_SB_LUT4_O_I0[0] I1=uut2.tx_data[4] I2=uut2.tx_data[5] I3=uut2.tx_data[6] O=uut2.check_bit_SB_DFFR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=uut2.tx_data[0] I1=uut2.tx_data[1] I2=uut2.tx_data[2] I3=uut2.tx_data[3] O=uut2.check_bit_SB_DFFR_Q_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uut2.check_bit O=uut2.parity_bit_SB_DFFR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=CLKOS D=count_SB_DFF_Q_D[3] Q=uut2.i_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:129.1-129.46|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=uut1.o_rx_data[5] O=uut2.i_tx_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFR C=uut2.i_clk D=uut2.parity_bit_SB_DFFR_Q_D Q=uut2.parity_bit R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:137.13-157.6|uart_tx_fsm.v:359.5-377.12|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=uut2.parity_bit I2=uut2.state[1] I3=uut2.state[0] O=uut2.parity_bit_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001100001111
.gate SB_LUT4 I0=uut2.parity_bit_SB_LUT4_I1_O[0] I1=uut2.parity_bit_SB_LUT4_I1_O[1] I2=uut2.state[2] I3=uut2.state[3] O=uut2.parity_bit_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011111100
.gate SB_LUT4 I0=$false I1=uut2.tx_data[4] I2=uut2.state[1] I3=uut2.parity_bit_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2] O=uut2.parity_bit_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000001111
.gate SB_LUT4 I0=uut2.tx_data[3] I1=uut2.state[3] I2=uut2.parity_bit_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2] I3=uut2.state[2] O=uut2.parity_bit_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111000000011
.gate SB_LUT4 I0=uut2.state[2] I1=uut2.state[3] I2=uut2.state[1] I3=uut2.tx_data[0] O=uut2.parity_bit_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100000100000000
.gate SB_LUT4 I0=uut2.tx_data[5] I1=uut2.tx_data[6] I2=uut2.state[1] I3=uut2.state[0] O=uut2.parity_bit_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=uut2.tx_data[1] I1=uut2.tx_data[2] I2=uut2.state[0] I3=uut2.state[1] O=uut2.parity_bit_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010111111111
.gate SB_DFFES C=uut2.i_clk D=uut2.serial_data_SB_DFFES_Q_D E=uut2.serial_data_SB_DFFES_Q_E Q=uut2.serial_data S=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:137.13-157.6|uart_tx_fsm.v:133.5-275.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:15.63-15.116"
.gate SB_LUT4 I0=uut2.parity_bit_SB_LUT4_I1_O_SB_LUT4_I0_O[0] I1=uut2.parity_bit_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=uut2.parity_bit_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I3=uut2.parity_bit_SB_LUT4_I1_O_SB_LUT4_I0_O[3] O=uut2.serial_data_SB_DFFES_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I0[0] I1=uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I0[1] I2=uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I0[2] I3=uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I0[3] O=uut2.serial_data_SB_DFFES_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001111111
.gate SB_DFFER C=uut2.i_clk D=uut2.state_SB_DFFER_Q_D[3] E=uut2.state_SB_DFFER_Q_E Q=uut2.state[3] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:137.13-157.6|uart_tx_fsm.v:133.5-275.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=uut2.i_clk D=uut2.state_SB_DFFER_Q_D[2] E=uut2.state_SB_DFFER_Q_E Q=uut2.state[2] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:137.13-157.6|uart_tx_fsm.v:133.5-275.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=uut2.i_clk D=uut2.state_SB_DFFER_Q_D[1] E=uut2.state_SB_DFFER_Q_E Q=uut2.state[1] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:137.13-157.6|uart_tx_fsm.v:133.5-275.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=uut2.i_clk D=uut2.state_SB_DFFER_Q_D[0] E=uut2.state_SB_DFFER_Q_E Q=uut2.state[0] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:137.13-157.6|uart_tx_fsm.v:133.5-275.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=uut2.state[3] I1=uut2.state[0] I2=uut2.state[1] I3=uut2.state[2] O=uut2.state_SB_DFFER_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000001011
.gate SB_LUT4 I0=uut2.state[2] I1=uut2.state[1] I2=uut2.state[0] I3=uut2.state[3] O=uut2.state_SB_DFFER_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001101011
.gate SB_LUT4 I0=uut2.state[2] I1=uut2.state[0] I2=uut2.state[3] I3=uut2.state[1] O=uut2.state_SB_DFFER_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001101011100
.gate SB_LUT4 I0=uut2.state[1] I1=uut2.state[2] I2=uut2.state[3] I3=uut2.state[0] O=uut2.state_SB_DFFER_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000001111
.gate SB_LUT4 I0=uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I0[2] I1=uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I0[1] I2=uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I0[0] I3=uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I3[3] O=uut2.state_SB_DFFER_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=uut2.state[0] I1=uut2.state[2] I2=uut2.state[1] I3=uut2.state[3] O=uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=uut2.state[3] I1=uut2.state[2] I2=uut2.state[1] I3=uut2.state[0] O=uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0] I3=uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1] O=uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=shift_reg1[8] I1=shift_reg1[9] I2=shift_reg1[10] I3=shift_reg1[11] O=uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=shift_reg1[12] I1=shift_reg1[13] I2=shift_reg1[14] I3=shift_reg1[15] O=uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0] I3=uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1] O=uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=shift_reg1[0] I1=shift_reg1[1] I2=shift_reg1[2] I3=shift_reg1[3] O=uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=shift_reg1[4] I1=shift_reg1[5] I2=shift_reg1[6] I3=shift_reg1[7] O=uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=uut2.state[2] I1=uut2.state[3] I2=uut2.state[1] I3=uut2.state[0] O=uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_DFFR C=uut2.i_clk D=uut1.o_rx_data[6] Q=uut2.tx_data[6] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:137.13-157.6|uart_tx_fsm.v:94.5-100.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_DFFR C=uut2.i_clk D=uut2.i_tx_data[5] Q=uut2.tx_data[5] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:137.13-157.6|uart_tx_fsm.v:94.5-100.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_DFFR C=uut2.i_clk D=uut1.o_rx_data[4] Q=uut2.tx_data[4] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:137.13-157.6|uart_tx_fsm.v:94.5-100.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_DFFR C=uut2.i_clk D=uut1.o_rx_data[3] Q=uut2.tx_data[3] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:137.13-157.6|uart_tx_fsm.v:94.5-100.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_DFFR C=uut2.i_clk D=uut1.o_rx_data[2] Q=uut2.tx_data[2] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:137.13-157.6|uart_tx_fsm.v:94.5-100.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_DFFR C=uut2.i_clk D=uut1.o_rx_data[1] Q=uut2.tx_data[1] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:137.13-157.6|uart_tx_fsm.v:94.5-100.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_DFFR C=uut2.i_clk D=uut1.o_rx_data[0] Q=uut2.tx_data[0] R=test3
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_ir_tx_ice.v:137.13-157.6|uart_tx_fsm.v:94.5-100.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.names uut1.rx_sampling_start_SB_LUT4_I3_I2[2] uut1.rx_data_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
1 1
.names uut1.data_validation_SB_DFFER_Q_E_SB_LUT4_O_I1[0] uut1.state_SB_DFFER_Q_E_SB_LUT4_O_I0[1]
1 1
.names bit_sample_en uut1.state_SB_DFFER_Q_E_SB_LUT4_O_I0[2]
1 1
.names uut1.data_validation_SB_DFFER_Q_E_SB_LUT4_O_I1[1] uut1.state_SB_DFFER_Q_E_SB_LUT4_O_I0[3]
1 1
.names uut1.state[2] uut1.rx_data_SB_DFFER_Q_3_E_SB_LUT4_O_I3[0]
1 1
.names uut1.state[3] uut1.rx_data_SB_DFFER_Q_3_E_SB_LUT4_O_I3[1]
1 1
.names uut1.rx_sampling_counter_SB_DFFR_Q_2_D_SB_LUT4_O_I3[1] uut1.rx_sampling_start_SB_LUT4_I3_O[2]
1 1
.names uut2.tx_data[4] uut2.parity_bit_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
1 1
.names uut2.state[1] uut2.parity_bit_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
1 1
.names clk_count[1] CLKOS_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
1 1
.names clk_count[2] CLKOS_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
1 1
.names uut1.modem_serial_data uut1.rx_sampling_start_SB_DFFER_Q_D_SB_LUT4_O_I3[1]
1 1
.names rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[26] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
1 1
.names ir_tx_reg[3] test1_SB_LUT4_O_I2[0]
1 1
.names from_pc test1_SB_LUT4_O_I2[2]
1 1
.names bit_sample_en uut1.data_validation_SB_DFFER_Q_E_SB_LUT4_O_I1[2]
1 1
.names uut2.state[2] uut2.parity_bit_SB_LUT4_I1_O[2]
1 1
.names uut2.state[3] uut2.parity_bit_SB_LUT4_I1_O[3]
1 1
.names uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I0[2] uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I3[0]
1 1
.names uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I0[1] uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I3[1]
1 1
.names uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I0[0] uut2.state_SB_DFFER_Q_E_SB_LUT4_O_I3[2]
1 1
.names uut2.tx_data[4] uut2.check_bit_SB_DFFR_Q_D_SB_LUT4_O_I0[1]
1 1
.names uut2.tx_data[5] uut2.check_bit_SB_DFFR_Q_D_SB_LUT4_O_I0[2]
1 1
.names uut2.tx_data[6] uut2.check_bit_SB_DFFR_Q_D_SB_LUT4_O_I0[3]
1 1
.names uut1.state[0] uut1.rx_sampling_start_SB_LUT4_I3_I2[0]
1 1
.names uut1.state[1] uut1.rx_sampling_start_SB_LUT4_I3_I2[1]
1 1
.names uut1.rx_sampling_start uut1.rx_sampling_start_SB_LUT4_I3_I2[3]
1 1
.names test3 rst_count_SB_DFFE_Q_26_D[19]
1 1
.names $true test3_SB_CARRY_I1_CO[0]
1 1
.names rst_count_SB_DFFE_Q_26_D[0] test3_SB_CARRY_I1_CO[1]
1 1
.names rst_count_SB_DFFE_Q_26_D[0] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
1 1
.names test3_SB_CARRY_I1_CO[2] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
1 1
.names test3_SB_CARRY_I1_CO[3] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
1 1
.names test3_SB_CARRY_I1_CO[4] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
1 1
.names test3_SB_CARRY_I1_CO[5] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[4]
1 1
.names test3_SB_CARRY_I1_CO[6] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[5]
1 1
.names test3_SB_CARRY_I1_CO[7] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[6]
1 1
.names test3_SB_CARRY_I1_CO[8] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[7]
1 1
.names test3_SB_CARRY_I1_CO[9] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[8]
1 1
.names test3_SB_CARRY_I1_CO[10] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[9]
1 1
.names test3_SB_CARRY_I1_CO[11] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[10]
1 1
.names test3_SB_CARRY_I1_CO[12] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[11]
1 1
.names test3_SB_CARRY_I1_CO[13] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[12]
1 1
.names test3_SB_CARRY_I1_CO[14] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[13]
1 1
.names test3_SB_CARRY_I1_CO[15] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[14]
1 1
.names test3_SB_CARRY_I1_CO[16] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[15]
1 1
.names test3_SB_CARRY_I1_CO[17] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[16]
1 1
.names test3_SB_CARRY_I1_CO[18] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[17]
1 1
.names test3_SB_CARRY_I1_CO[19] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[18]
1 1
.names test3_SB_CARRY_I1_CO[20] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[19]
1 1
.names test3_SB_CARRY_I1_CO[21] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[20]
1 1
.names test3_SB_CARRY_I1_CO[22] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[21]
1 1
.names test3_SB_CARRY_I1_CO[23] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[22]
1 1
.names test3_SB_CARRY_I1_CO[24] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[23]
1 1
.names test3_SB_CARRY_I1_CO[25] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[24]
1 1
.names test3_SB_CARRY_I1_CO[26] rst_count_SB_DFFE_Q_E_SB_LUT4_O_I3[25]
1 1
.names $false count_SB_CARRY_CI_CO[0]
1 1
.names count[0] count_SB_CARRY_CI_CO[1]
1 1
.names $false rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names rst_count[0] rst_count_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names rst_count_SB_DFFE_Q_26_D[0] rst_count_SB_DFFE_Q_D[0]
1 1
.names $false clk_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
1 1
.names clk_count[0] clk_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
1 1
.names clk_count[1] clk_count_SB_DFFSR_Q_5_D[1]
1 1
.names clk_count[2] clk_count_SB_DFFSR_Q_5_D[2]
1 1
.names clk_count[3] clk_count_SB_DFFSR_Q_5_D[3]
1 1
.names clk_count[4] clk_count_SB_DFFSR_Q_5_D[4]
1 1
.names clk_count[5] clk_count_SB_DFFSR_Q_5_D[5]
1 1
.names clk_count_SB_DFFSR_Q_5_D[0] clk_count_SB_DFFSR_Q_D[0]
1 1
.names $false uut1.rx_sampling_counter_SB_DFFR_Q_D_SB_LUT4_O_I3[0]
1 1
.names uut1.rx_sampling_counter[0] uut1.rx_sampling_counter_SB_DFFR_Q_D_SB_LUT4_O_I3[1]
1 1
.names ice_pll_inst.PLLOUTCORE CLKOP
1 1
.names ice_pll_inst.PLLOUTGLOBAL PLLOUTGLOBAL
1 1
.names uut2.i_clk count[3]
1 1
.names test3 i_rst
1 1
.names uut2.i_start_tx i_start_tx
1 1
.names uut1.o_rx_data[0] i_tx_data[0]
1 1
.names uut1.o_rx_data[1] i_tx_data[1]
1 1
.names uut1.o_rx_data[2] i_tx_data[2]
1 1
.names uut1.o_rx_data[3] i_tx_data[3]
1 1
.names uut1.o_rx_data[4] i_tx_data[4]
1 1
.names uut2.i_tx_data[5] i_tx_data[5]
1 1
.names uut1.o_rx_data[6] i_tx_data[6]
1 1
.names $false i_tx_data[7]
1 1
.names clk_in ice_pll_inst.REFERENCECLK
1 1
.names $true ice_pll_inst.RESET
1 1
.names uut1.o_rx_data[0] o_rx_data[0]
1 1
.names uut1.o_rx_data[1] o_rx_data[1]
1 1
.names uut1.o_rx_data[2] o_rx_data[2]
1 1
.names uut1.o_rx_data[3] o_rx_data[3]
1 1
.names uut1.o_rx_data[4] o_rx_data[4]
1 1
.names uut1.o_rx_data[5] o_rx_data[5]
1 1
.names uut1.o_rx_data[6] o_rx_data[6]
1 1
.names $false o_rx_data[7]
1 1
.names uut2.serial_data o_serial_data
1 1
.names $false sd
1 1
.names from_pc test2
1 1
.names test1 to_ir
1 1
.names bit_sample_en uut1.bit_sample_en
1 1
.names $false uut1.clear_data_ready
1 1
.names $false uut1.i_clear_linestatusreg
1 1
.names $false uut1.i_clear_rxdataready
1 1
.names ice_pll_inst.PLLOUTCORE uut1.i_clk
1 1
.names $false uut1.i_loopback_en
1 1
.names $false uut1.i_no_of_data_bits[0]
1 1
.names $true uut1.i_no_of_data_bits[1]
1 1
.names $false uut1.i_parity_en
1 1
.names $false uut1.i_parity_even
1 1
.names test3 uut1.i_rst
1 1
.names CLKOS uut1.i_rx_clk
1 1
.names from_pc uut1.i_serial_data
1 1
.names $true uut1.i_start_rx
1 1
.names $false uut1.i_stick_parity_en
1 1
.names $false uut1.o_rx_data[7]
1 1
.names o_rx_data_ready uut1.o_rx_data_ready
1 1
.names $false uut1.receive_data[0]
1 1
.names uut1.rx_data[9] uut1.receive_data[1]
1 1
.names uut1.rx_data[8] uut1.receive_data[2]
1 1
.names uut1.rx_data[7] uut1.receive_data[3]
1 1
.names uut1.rx_data[6] uut1.receive_data[4]
1 1
.names uut1.rx_data[5] uut1.receive_data[5]
1 1
.names uut1.rx_data[4] uut1.receive_data[6]
1 1
.names uut1.rx_data[3] uut1.receive_data[7]
1 1
.names $undef uut1.receive_data[8]
1 1
.names $undef uut1.receive_data[9]
1 1
.names $undef uut1.receive_data[10]
1 1
.names $undef uut1.rx_data[0]
1 1
.names $undef uut1.rx_data[1]
1 1
.names $undef uut1.rx_data[2]
1 1
.names $false uut1.rx_data[10]
1 1
.names uut1.data_validation uut1.rx_data_ready1
1 1
.names bit_sample_en uut1.rx_sample_en
1 1
.names $false uut2.break_control_en
1 1
.names $false uut2.i_break_control
1 1
.names $false uut2.i_clear_linestatusreg
1 1
.names $false uut2.i_loopback_en
1 1
.names $true uut2.i_no_of_data_bits[0]
1 1
.names $true uut2.i_no_of_data_bits[1]
1 1
.names $false uut2.i_parity_en
1 1
.names $false uut2.i_parity_even
1 1
.names test3 uut2.i_rst
1 1
.names $false uut2.i_stick_parity_en
1 1
.names $false uut2.i_stop_bit_15
1 1
.names $false uut2.i_stop_bit_2
1 1
.names uut1.o_rx_data[0] uut2.i_tx_data[0]
1 1
.names uut1.o_rx_data[1] uut2.i_tx_data[1]
1 1
.names uut1.o_rx_data[2] uut2.i_tx_data[2]
1 1
.names uut1.o_rx_data[3] uut2.i_tx_data[3]
1 1
.names uut1.o_rx_data[4] uut2.i_tx_data[4]
1 1
.names uut1.o_rx_data[6] uut2.i_tx_data[6]
1 1
.names $false uut2.i_tx_data[7]
1 1
.names $true uut2.i_tx_en
1 1
.names $false uut2.i_tx_en_div2
1 1
.names uut2.serial_data uut2.o_int_serial_data
1 1
.names uut2.serial_data uut2.o_serial_data
1 1
.names $false uut2.tx_data[7]
1 1
.end
