Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_Otter_tb_behav xil_defaultlib.Pipeline_Otter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'FmuxB' [Z:/Desktop/CPE333/RetryOtter333 - Copy/RetryOtter333/RetryOtter333.srcs/sources_1/new/Pipeline_Otter.sv:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'JAL' [Z:/Desktop/CPE333/RetryOtter333 - Copy/RetryOtter333/RetryOtter333.srcs/sources_1/new/Pipeline_Otter.sv:84]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'PC_SEL' [Z:/Desktop/CPE333/RetryOtter333 - Copy/RetryOtter333/RetryOtter333.srcs/sources_1/new/Pipeline_Otter.sv:85]
WARNING: [VRFC 10-3823] variable 'execute_struct' might have multiple concurrent drivers [Z:/Desktop/CPE333/RetryOtter333 - Copy/RetryOtter333/RetryOtter333.srcs/sources_1/new/Pipeline_Otter.sv:392]
WARNING: [VRFC 10-3823] variable 'write_struct' might have multiple concurrent drivers [Z:/Desktop/CPE333/RetryOtter333 - Copy/RetryOtter333/RetryOtter333.srcs/sources_1/new/Pipeline_Otter.sv:446]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv_1867023204
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCTOP
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmedGen
Compiling module xil_defaultlib.MUXA
Compiling module xil_defaultlib.MUXB
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCondGen
Compiling module xil_defaultlib.BranchAddGen
Compiling module xil_defaultlib.RFMUX
Compiling module xil_defaultlib.Pipeline_Otter
Compiling module xil_defaultlib.Pipeline_Otter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipeline_Otter_tb_behav
