// Seed: 77171420
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input tri id_4,
    input wor id_5,
    input tri id_6
);
  assign id_8 = 1;
  always @(posedge 1'h0 or posedge 1'b0) begin
    wait (id_4);
  end
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input uwire id_2,
    output wand id_3,
    input wand id_4,
    output wire id_5,
    output tri id_6,
    output supply1 id_7,
    input wor id_8,
    output tri0 id_9,
    input wand id_10
);
  assign id_7 = id_8 ? id_8 < 1'h0 : id_1 & id_1 - id_4 ? 1 : id_8 - id_0;
  assign id_3 = id_2;
  module_0(
      id_2, id_2, id_1, id_2, id_8, id_1, id_10
  );
endmodule
