--
--	Conversion of TASBot.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Thu Oct 13 17:14:54 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__P1_D1_net_0 : bit;
SIGNAL Net_1999 : bit;
SIGNAL tmpFB_0__P1_D1_net_0 : bit;
SIGNAL tmpIO_0__P1_D1_net_0 : bit;
TERMINAL tmpSIOVREF__P1_D1_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__P1_D1_net_0 : bit;
SIGNAL tmpOE__P1_D0_net_0 : bit;
SIGNAL Net_2128 : bit;
SIGNAL tmpFB_0__P1_D0_net_0 : bit;
SIGNAL tmpIO_0__P1_D0_net_0 : bit;
TERMINAL tmpSIOVREF__P1_D0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_D0_net_0 : bit;
SIGNAL tmpOE__P2_Latch_net_0 : bit;
SIGNAL Net_2163 : bit;
SIGNAL tmpIO_0__P2_Latch_net_0 : bit;
TERMINAL tmpSIOVREF__P2_Latch_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P2_Latch_net_0 : bit;
SIGNAL tmpOE__P1_D2_net_0 : bit;
SIGNAL Net_2315 : bit;
SIGNAL tmpFB_0__P1_D2_net_0 : bit;
SIGNAL tmpIO_0__P1_D2_net_0 : bit;
TERMINAL tmpSIOVREF__P1_D2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_D2_net_0 : bit;
SIGNAL tmpOE__P2_Clock_net_0 : bit;
SIGNAL Net_2162 : bit;
SIGNAL tmpIO_0__P2_Clock_net_0 : bit;
TERMINAL tmpSIOVREF__P2_Clock_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P2_Clock_net_0 : bit;
SIGNAL \Timer_1:clk\ : bit;
SIGNAL \Timer_1:rst\ : bit;
SIGNAL Net_2180 : bit;
SIGNAL \Timer_1:control_out_0\ : bit;
SIGNAL Net_2214 : bit;
SIGNAL \Timer_1:control_out_1\ : bit;
SIGNAL Net_2215 : bit;
SIGNAL \Timer_1:control_out_2\ : bit;
SIGNAL Net_2216 : bit;
SIGNAL \Timer_1:control_out_3\ : bit;
SIGNAL Net_2218 : bit;
SIGNAL \Timer_1:control_out_4\ : bit;
SIGNAL Net_2219 : bit;
SIGNAL \Timer_1:control_out_5\ : bit;
SIGNAL Net_2220 : bit;
SIGNAL \Timer_1:control_out_6\ : bit;
SIGNAL Net_2221 : bit;
SIGNAL \Timer_1:control_out_7\ : bit;
SIGNAL \Timer_1:control_7\ : bit;
SIGNAL \Timer_1:control_6\ : bit;
SIGNAL \Timer_1:control_5\ : bit;
SIGNAL \Timer_1:control_4\ : bit;
SIGNAL \Timer_1:control_3\ : bit;
SIGNAL \Timer_1:control_2\ : bit;
SIGNAL \Timer_1:control_1\ : bit;
SIGNAL \Timer_1:control_0\ : bit;
SIGNAL \USBUART:Net_1010\ : bit;
SIGNAL \USBUART:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART:Net_597\ : bit;
SIGNAL \USBUART:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART:Net_1000\ : bit;
SIGNAL \USBUART:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_99 : bit;
SIGNAL \USBUART:Net_1889\ : bit;
SIGNAL \USBUART:Net_1876\ : bit;
SIGNAL \USBUART:ep_int_8\ : bit;
SIGNAL \USBUART:ep_int_7\ : bit;
SIGNAL \USBUART:ep_int_6\ : bit;
SIGNAL \USBUART:ep_int_5\ : bit;
SIGNAL \USBUART:ep_int_4\ : bit;
SIGNAL \USBUART:ep_int_3\ : bit;
SIGNAL \USBUART:ep_int_2\ : bit;
SIGNAL \USBUART:ep_int_1\ : bit;
SIGNAL \USBUART:ep_int_0\ : bit;
SIGNAL \USBUART:Net_95\ : bit;
SIGNAL \USBUART:dma_request_7\ : bit;
SIGNAL \USBUART:dma_request_6\ : bit;
SIGNAL \USBUART:dma_request_5\ : bit;
SIGNAL \USBUART:dma_request_4\ : bit;
SIGNAL \USBUART:dma_request_3\ : bit;
SIGNAL \USBUART:dma_request_2\ : bit;
SIGNAL \USBUART:dma_request_1\ : bit;
SIGNAL \USBUART:dma_request_0\ : bit;
SIGNAL \USBUART:dma_terminate\ : bit;
SIGNAL \USBUART:dma_complete_0\ : bit;
SIGNAL \USBUART:Net_1922\ : bit;
SIGNAL \USBUART:dma_complete_1\ : bit;
SIGNAL \USBUART:Net_1921\ : bit;
SIGNAL \USBUART:dma_complete_2\ : bit;
SIGNAL \USBUART:Net_1920\ : bit;
SIGNAL \USBUART:dma_complete_3\ : bit;
SIGNAL \USBUART:Net_1919\ : bit;
SIGNAL \USBUART:dma_complete_4\ : bit;
SIGNAL \USBUART:Net_1918\ : bit;
SIGNAL \USBUART:dma_complete_5\ : bit;
SIGNAL \USBUART:Net_1917\ : bit;
SIGNAL \USBUART:dma_complete_6\ : bit;
SIGNAL \USBUART:Net_1916\ : bit;
SIGNAL \USBUART:dma_complete_7\ : bit;
SIGNAL \USBUART:Net_1915\ : bit;
SIGNAL tmpOE__P1_Clock_net_0 : bit;
SIGNAL Net_2161 : bit;
SIGNAL tmpIO_0__P1_Clock_net_0 : bit;
TERMINAL tmpSIOVREF__P1_Clock_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_Clock_net_0 : bit;
SIGNAL Net_2165 : bit;
SIGNAL \ConsolePort_2:RegD0:Net_350\ : bit;
SIGNAL \ConsolePort_2:RegD0:Net_1\ : bit;
SIGNAL \ConsolePort_2:RegD0:Net_2\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:ctrl_clk_enable\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:control_0\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:ctrl_f0_full\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:control_1\ : bit;
SIGNAL \ConsolePort_2:Net_1926\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:clk_fin\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:control_7\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:control_6\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:control_5\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:control_4\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:control_3\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:control_2\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:status_2\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:status_0\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:final_load\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:status_1\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:status_3\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:f0_blk_stat_final\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:status_4\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:f0_bus_stat_final\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:status_5\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:f1_blk_stat_final\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:status_6\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:f1_bus_stat_final\ : bit;
SIGNAL \ConsolePort_2:Net_314\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:load_reg\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:f0_blk_stat_16_1\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:f0_bus_stat_16_1\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:f1_blk_stat_16_1\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:f1_bus_stat_16_1\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:reset\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:store\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:so_16_0\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:f0_bus_stat_16_0\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:f0_blk_stat_16_0\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:f1_bus_stat_16_0\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:f1_blk_stat_16_0\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:carry\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:sh_right\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:sh_left\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:msb\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_eq_1\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_eq_0\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_lt_1\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_lt_0\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_zero_1\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_zero_0\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_ff_1\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_ff_0\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cap_1\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cap_0\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cfb\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:so_16_1\ : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:Net_289\ : bit;
SIGNAL \ConsolePort_2:mux_1:tmp__mux_1_reg\ : bit;
SIGNAL Net_2193 : bit;
SIGNAL \ConsolePort_2:Net_1672\ : bit;
SIGNAL \ConsolePort_2:Net_119\ : bit;
SIGNAL Net_2167 : bit;
SIGNAL Net_2316 : bit;
SIGNAL \ConsolePort_2:Net_279\ : bit;
SIGNAL \ConsolePort_2:WinTimer:Net_260\ : bit;
SIGNAL \ConsolePort_2:WinTimer:Net_55\ : bit;
SIGNAL \ConsolePort_2:Net_319\ : bit;
SIGNAL \ConsolePort_2:WinTimer:Net_53\ : bit;
SIGNAL \ConsolePort_2:Net_831\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:control_7\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:control_6\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:control_5\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:control_4\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:control_3\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:control_2\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:control_1\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:control_0\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:capture_last\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:run_mode\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:status_tc\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:trigger_enable\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:per_zero\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:tc_i\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:hwEnable\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL \ConsolePort_2:Net_318\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:runmode_enable\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:trig_disable\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:trig_reg\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:status_6\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:status_5\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:status_4\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:status_0\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:status_1\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:status_2\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:fifo_full\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:status_3\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:zeros_3\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:zeros_2\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:nc0\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:nc3\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:nc4\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:WinTimer:Net_102\ : bit;
SIGNAL \ConsolePort_2:WinTimer:Net_266\ : bit;
SIGNAL \ConsolePort_2:RegD1:Net_350\ : bit;
SIGNAL \ConsolePort_2:RegD1:Net_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:Net_2\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:ctrl_clk_enable\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:control_0\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:ctrl_f0_full\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:control_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:clk_fin\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:control_7\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:control_6\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:control_5\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:control_4\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:control_3\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:control_2\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:status_2\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:status_0\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:final_load\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:status_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:status_3\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:f0_blk_stat_final\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:status_4\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:f0_bus_stat_final\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:status_5\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:f1_blk_stat_final\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:status_6\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:f1_bus_stat_final\ : bit;
SIGNAL \ConsolePort_2:Net_324\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:load_reg\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:f0_blk_stat_16_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:f0_bus_stat_16_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:f1_blk_stat_16_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:f1_bus_stat_16_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:reset\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:store\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:so_16_0\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:f0_bus_stat_16_0\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:f0_blk_stat_16_0\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:f1_bus_stat_16_0\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:f1_blk_stat_16_0\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:carry\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:sh_right\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:sh_left\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:msb\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_eq_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_eq_0\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_lt_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_lt_0\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_zero_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_zero_0\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_ff_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_ff_0\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cap_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cap_0\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cfb\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:so_16_1\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:Net_327\ : bit;
SIGNAL \ConsolePort_2:LatchFilter:op_clk\ : bit;
SIGNAL \ConsolePort_2:LatchFilter:genblk1[0]:or_term\ : bit;
SIGNAL \ConsolePort_2:LatchFilter:genblk1[0]:samples_2\ : bit;
SIGNAL \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\ : bit;
SIGNAL \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\ : bit;
SIGNAL \ConsolePort_2:LatchFilter:genblk1[0]:and_term\ : bit;
SIGNAL \ConsolePort_2:LatchFilter:genblk1[0]:last_state\ : bit;
SIGNAL \ConsolePort_2:RegD2:Net_350\ : bit;
SIGNAL \ConsolePort_2:RegD2:Net_1\ : bit;
SIGNAL \ConsolePort_2:RegD2:Net_2\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:ctrl_clk_enable\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:control_0\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:ctrl_f0_full\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:control_1\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:clk_fin\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:control_7\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:control_6\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:control_5\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:control_4\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:control_3\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:control_2\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:status_2\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:status_0\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:final_load\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:status_1\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:status_3\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:f0_blk_stat_final\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:status_4\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:f0_bus_stat_final\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:status_5\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:f1_blk_stat_final\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:status_6\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:f1_bus_stat_final\ : bit;
SIGNAL \ConsolePort_2:Net_457\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:load_reg\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:f0_blk_stat_16_1\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:f0_bus_stat_16_1\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:f1_blk_stat_16_1\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:f1_bus_stat_16_1\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:reset\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:store\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:so_16_0\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:f0_bus_stat_16_0\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:f0_blk_stat_16_0\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:f1_bus_stat_16_0\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:f1_blk_stat_16_0\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:carry\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:sh_right\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:sh_left\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:msb\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmp_eq_1\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmp_eq_0\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmp_lt_1\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmp_lt_0\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmp_zero_1\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmp_zero_0\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmp_ff_1\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmp_ff_0\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cap_1\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cap_0\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cfb\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:so_16_1\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_2:Net_441\ : bit;
SIGNAL Net_2307 : bit;
SIGNAL \ConsolePort_2:ClockFilter:op_clk\ : bit;
SIGNAL \ConsolePort_2:ClockFilter:genblk1[0]:or_term\ : bit;
SIGNAL \ConsolePort_2:ClockFilter:genblk1[0]:sample\ : bit;
SIGNAL \ConsolePort_2:ClockFilter:genblk1[0]:and_term\ : bit;
SIGNAL \ConsolePort_2:ClockFilter:genblk1[0]:last_state\ : bit;
SIGNAL tmpOE__P2_D0_net_0 : bit;
SIGNAL tmpFB_0__P2_D0_net_0 : bit;
SIGNAL tmpIO_0__P2_D0_net_0 : bit;
TERMINAL tmpSIOVREF__P2_D0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P2_D0_net_0 : bit;
SIGNAL tmpOE__P1_Latch_net_0 : bit;
SIGNAL Net_2130 : bit;
SIGNAL tmpIO_0__P1_Latch_net_0 : bit;
TERMINAL tmpSIOVREF__P1_Latch_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_Latch_net_0 : bit;
SIGNAL Net_2254 : bit;
SIGNAL \ConsolePort_1:RegD0:Net_350\ : bit;
SIGNAL \ConsolePort_1:RegD0:Net_1\ : bit;
SIGNAL \ConsolePort_1:RegD0:Net_2\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:ctrl_clk_enable\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:control_0\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:ctrl_f0_full\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:control_1\ : bit;
SIGNAL \ConsolePort_1:Net_1926\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:clk_fin\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:control_7\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:control_6\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:control_5\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:control_4\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:control_3\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:control_2\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:status_2\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:status_0\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:final_load\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:status_1\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:status_3\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:f0_blk_stat_final\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:status_4\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:f0_bus_stat_final\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:status_5\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:f1_blk_stat_final\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:status_6\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:f1_bus_stat_final\ : bit;
SIGNAL \ConsolePort_1:Net_314\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:load_reg\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:f0_blk_stat_16_1\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:f0_bus_stat_16_1\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:f1_blk_stat_16_1\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:f1_bus_stat_16_1\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:reset\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:store\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:so_16_0\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:f0_bus_stat_16_0\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:f0_blk_stat_16_0\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:f1_bus_stat_16_0\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:f1_blk_stat_16_0\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:carry\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:sh_right\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:sh_left\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:msb\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_eq_1\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_eq_0\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_lt_1\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_lt_0\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_zero_1\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_zero_0\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_ff_1\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_ff_0\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cap_1\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cap_0\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cfb\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:so_16_1\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:Net_289\ : bit;
SIGNAL \ConsolePort_1:mux_1:tmp__mux_1_reg\ : bit;
SIGNAL \ConsolePort_1:Net_1672\ : bit;
SIGNAL \ConsolePort_1:Net_119\ : bit;
SIGNAL \ConsolePort_1:Net_279\ : bit;
SIGNAL \ConsolePort_1:WinTimer:Net_260\ : bit;
SIGNAL \ConsolePort_1:WinTimer:Net_55\ : bit;
SIGNAL \ConsolePort_1:Net_319\ : bit;
SIGNAL \ConsolePort_1:WinTimer:Net_53\ : bit;
SIGNAL \ConsolePort_1:Net_831\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:control_7\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:control_6\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:control_5\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:control_4\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:control_3\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:control_2\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:control_1\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:control_0\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:capture_last\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:run_mode\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:status_tc\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:trigger_enable\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:per_zero\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:tc_i\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:hwEnable\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL \ConsolePort_1:Net_318\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:runmode_enable\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:trig_disable\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:trig_reg\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:status_6\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:status_5\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:status_4\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:status_0\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:status_1\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:status_2\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:fifo_full\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:status_3\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:zeros_3\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:zeros_2\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:nc0\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:nc3\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:nc4\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:WinTimer:Net_102\ : bit;
SIGNAL \ConsolePort_1:WinTimer:Net_266\ : bit;
SIGNAL \ConsolePort_1:RegD1:Net_350\ : bit;
SIGNAL \ConsolePort_1:RegD1:Net_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:Net_2\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:ctrl_clk_enable\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:control_0\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:ctrl_f0_full\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:control_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:clk_fin\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:control_7\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:control_6\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:control_5\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:control_4\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:control_3\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:control_2\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:status_2\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:status_0\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:final_load\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:status_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:status_3\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:f0_blk_stat_final\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:status_4\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:f0_bus_stat_final\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:status_5\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:f1_blk_stat_final\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:status_6\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:f1_bus_stat_final\ : bit;
SIGNAL \ConsolePort_1:Net_324\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:load_reg\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:f0_blk_stat_16_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:f0_bus_stat_16_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:f1_blk_stat_16_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:f1_bus_stat_16_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:reset\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:store\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:so_16_0\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:f0_bus_stat_16_0\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:f0_blk_stat_16_0\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:f1_bus_stat_16_0\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:f1_blk_stat_16_0\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:carry\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:sh_right\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:sh_left\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:msb\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_eq_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_eq_0\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_lt_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_lt_0\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_zero_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_zero_0\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_ff_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_ff_0\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cap_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cap_0\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cfb\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:so_16_1\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:Net_327\ : bit;
SIGNAL \ConsolePort_1:LatchFilter:op_clk\ : bit;
SIGNAL \ConsolePort_1:LatchFilter:genblk1[0]:or_term\ : bit;
SIGNAL \ConsolePort_1:LatchFilter:genblk1[0]:samples_2\ : bit;
SIGNAL \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\ : bit;
SIGNAL \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\ : bit;
SIGNAL \ConsolePort_1:LatchFilter:genblk1[0]:and_term\ : bit;
SIGNAL \ConsolePort_1:LatchFilter:genblk1[0]:last_state\ : bit;
SIGNAL \ConsolePort_1:RegD2:Net_350\ : bit;
SIGNAL \ConsolePort_1:RegD2:Net_1\ : bit;
SIGNAL \ConsolePort_1:RegD2:Net_2\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:ctrl_clk_enable\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:control_0\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:ctrl_f0_full\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:control_1\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:clk_fin\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:control_7\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:control_6\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:control_5\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:control_4\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:control_3\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:control_2\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:status_2\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:status_0\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:final_load\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:status_1\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:status_3\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:f0_blk_stat_final\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:status_4\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:f0_bus_stat_final\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:status_5\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:f1_blk_stat_final\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:status_6\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:f1_bus_stat_final\ : bit;
SIGNAL \ConsolePort_1:Net_457\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:load_reg\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:f0_blk_stat_16_1\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:f0_bus_stat_16_1\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:f1_blk_stat_16_1\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:f1_bus_stat_16_1\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:reset\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:store\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:so_16_0\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:f0_bus_stat_16_0\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:f0_blk_stat_16_0\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:f1_bus_stat_16_0\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:f1_blk_stat_16_0\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:carry\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:sh_right\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:sh_left\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:msb\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmp_eq_1\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmp_eq_0\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmp_lt_1\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmp_lt_0\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmp_zero_1\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmp_zero_0\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmp_ff_1\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmp_ff_0\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cap_1\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cap_0\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cfb\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:so_16_1\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ConsolePort_1:Net_441\ : bit;
SIGNAL \ConsolePort_1:ClockFilter:op_clk\ : bit;
SIGNAL \ConsolePort_1:ClockFilter:genblk1[0]:or_term\ : bit;
SIGNAL \ConsolePort_1:ClockFilter:genblk1[0]:sample\ : bit;
SIGNAL \ConsolePort_1:ClockFilter:genblk1[0]:and_term\ : bit;
SIGNAL \ConsolePort_1:ClockFilter:genblk1[0]:last_state\ : bit;
SIGNAL \Timer_2:clk\ : bit;
SIGNAL \Timer_2:rst\ : bit;
SIGNAL \Timer_2:control_out_0\ : bit;
SIGNAL Net_2224 : bit;
SIGNAL \Timer_2:control_out_1\ : bit;
SIGNAL Net_2225 : bit;
SIGNAL \Timer_2:control_out_2\ : bit;
SIGNAL Net_2226 : bit;
SIGNAL \Timer_2:control_out_3\ : bit;
SIGNAL Net_2228 : bit;
SIGNAL \Timer_2:control_out_4\ : bit;
SIGNAL Net_2229 : bit;
SIGNAL \Timer_2:control_out_5\ : bit;
SIGNAL Net_2230 : bit;
SIGNAL \Timer_2:control_out_6\ : bit;
SIGNAL Net_2231 : bit;
SIGNAL \Timer_2:control_out_7\ : bit;
SIGNAL \Timer_2:control_7\ : bit;
SIGNAL \Timer_2:control_6\ : bit;
SIGNAL \Timer_2:control_5\ : bit;
SIGNAL \Timer_2:control_4\ : bit;
SIGNAL \Timer_2:control_3\ : bit;
SIGNAL \Timer_2:control_2\ : bit;
SIGNAL \Timer_2:control_1\ : bit;
SIGNAL \Timer_2:control_0\ : bit;
SIGNAL tmpOE__P2_D2_net_0 : bit;
SIGNAL tmpFB_0__P2_D2_net_0 : bit;
SIGNAL tmpIO_0__P2_D2_net_0 : bit;
TERMINAL tmpSIOVREF__P2_D2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P2_D2_net_0 : bit;
SIGNAL tmpOE__P2_D1_net_0 : bit;
SIGNAL tmpFB_0__P2_D1_net_0 : bit;
SIGNAL tmpIO_0__P2_D1_net_0 : bit;
TERMINAL tmpSIOVREF__P2_D1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P2_D1_net_0 : bit;
SIGNAL \ConsolePort_2:RegD0:bSR:load_reg\\D\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \ConsolePort_2:WinTimer:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \ConsolePort_2:RegD1:bSR:load_reg\\D\ : bit;
SIGNAL \ConsolePort_2:LatchFilter:genblk1[0]:samples_2\\D\ : bit;
SIGNAL \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\\D\ : bit;
SIGNAL \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\\D\ : bit;
SIGNAL \ConsolePort_2:LatchFilter:genblk1[0]:last_state\\D\ : bit;
SIGNAL \ConsolePort_2:RegD2:bSR:load_reg\\D\ : bit;
SIGNAL \ConsolePort_2:ClockFilter:genblk1[0]:sample\\D\ : bit;
SIGNAL \ConsolePort_2:ClockFilter:genblk1[0]:last_state\\D\ : bit;
SIGNAL \ConsolePort_1:RegD0:bSR:load_reg\\D\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \ConsolePort_1:WinTimer:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \ConsolePort_1:RegD1:bSR:load_reg\\D\ : bit;
SIGNAL \ConsolePort_1:LatchFilter:genblk1[0]:samples_2\\D\ : bit;
SIGNAL \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\\D\ : bit;
SIGNAL \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\\D\ : bit;
SIGNAL \ConsolePort_1:LatchFilter:genblk1[0]:last_state\\D\ : bit;
SIGNAL \ConsolePort_1:RegD2:bSR:load_reg\\D\ : bit;
SIGNAL \ConsolePort_1:ClockFilter:genblk1[0]:sample\\D\ : bit;
SIGNAL \ConsolePort_1:ClockFilter:genblk1[0]:last_state\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__P1_D1_net_0 <=  ('1') ;

Net_2165 <= ((Net_2193 and \ConsolePort_2:Net_119\)
	OR (not Net_2193 and \ConsolePort_2:Net_1672\));

Net_2167 <= (not \ConsolePort_2:Net_289\);

Net_2316 <= (not \ConsolePort_2:Net_279\);

\ConsolePort_2:WinTimer:TimerUDB:status_tc\ <= ((\ConsolePort_2:WinTimer:TimerUDB:run_mode\ and \ConsolePort_2:WinTimer:TimerUDB:per_zero\));

\ConsolePort_2:WinTimer:TimerUDB:runmode_enable\\D\ <= ((not \ConsolePort_2:Net_1672\ and not \ConsolePort_2:WinTimer:TimerUDB:per_zero\ and not \ConsolePort_2:WinTimer:TimerUDB:trig_disable\ and \ConsolePort_2:WinTimer:TimerUDB:control_7\)
	OR (not \ConsolePort_2:Net_1672\ and not \ConsolePort_2:WinTimer:TimerUDB:run_mode\ and not \ConsolePort_2:WinTimer:TimerUDB:trig_disable\ and \ConsolePort_2:WinTimer:TimerUDB:control_7\)
	OR (not \ConsolePort_2:Net_1672\ and not \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ and not \ConsolePort_2:WinTimer:TimerUDB:trig_disable\ and \ConsolePort_2:WinTimer:TimerUDB:control_7\));

\ConsolePort_2:WinTimer:TimerUDB:trig_disable\\D\ <= ((not \ConsolePort_2:Net_1672\ and \ConsolePort_2:WinTimer:TimerUDB:timer_enable\ and \ConsolePort_2:WinTimer:TimerUDB:run_mode\ and \ConsolePort_2:WinTimer:TimerUDB:per_zero\)
	OR (not \ConsolePort_2:Net_1672\ and \ConsolePort_2:WinTimer:TimerUDB:trig_disable\));

\ConsolePort_2:LatchFilter:genblk1[0]:last_state\\D\ <= ((Net_2162 and \ConsolePort_2:LatchFilter:genblk1[0]:samples_2\ and \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\ and \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\)
	OR (\ConsolePort_2:Net_1672\ and \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\)
	OR (\ConsolePort_2:Net_1672\ and \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\)
	OR (\ConsolePort_2:Net_1672\ and \ConsolePort_2:LatchFilter:genblk1[0]:samples_2\)
	OR (Net_2162 and \ConsolePort_2:Net_1672\));

Net_2307 <= (not \ConsolePort_2:Net_441\);

\ConsolePort_2:ClockFilter:genblk1[0]:last_state\\D\ <= ((\ConsolePort_2:Net_1926\ and \ConsolePort_2:ClockFilter:genblk1[0]:sample\)
	OR (Net_2163 and \ConsolePort_2:ClockFilter:genblk1[0]:sample\)
	OR (Net_2163 and \ConsolePort_2:Net_1926\));

Net_2254 <= ((Net_2180 and \ConsolePort_1:Net_119\)
	OR (not Net_2180 and \ConsolePort_1:Net_1672\));

Net_2128 <= (not \ConsolePort_1:Net_289\);

Net_1999 <= (not \ConsolePort_1:Net_279\);

\ConsolePort_1:WinTimer:TimerUDB:status_tc\ <= ((\ConsolePort_1:WinTimer:TimerUDB:run_mode\ and \ConsolePort_1:WinTimer:TimerUDB:per_zero\));

\ConsolePort_1:WinTimer:TimerUDB:runmode_enable\\D\ <= ((not \ConsolePort_1:Net_1672\ and not \ConsolePort_1:WinTimer:TimerUDB:per_zero\ and not \ConsolePort_1:WinTimer:TimerUDB:trig_disable\ and \ConsolePort_1:WinTimer:TimerUDB:control_7\)
	OR (not \ConsolePort_1:Net_1672\ and not \ConsolePort_1:WinTimer:TimerUDB:run_mode\ and not \ConsolePort_1:WinTimer:TimerUDB:trig_disable\ and \ConsolePort_1:WinTimer:TimerUDB:control_7\)
	OR (not \ConsolePort_1:Net_1672\ and not \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ and not \ConsolePort_1:WinTimer:TimerUDB:trig_disable\ and \ConsolePort_1:WinTimer:TimerUDB:control_7\));

\ConsolePort_1:WinTimer:TimerUDB:trig_disable\\D\ <= ((not \ConsolePort_1:Net_1672\ and \ConsolePort_1:WinTimer:TimerUDB:timer_enable\ and \ConsolePort_1:WinTimer:TimerUDB:run_mode\ and \ConsolePort_1:WinTimer:TimerUDB:per_zero\)
	OR (not \ConsolePort_1:Net_1672\ and \ConsolePort_1:WinTimer:TimerUDB:trig_disable\));

\ConsolePort_1:LatchFilter:genblk1[0]:last_state\\D\ <= ((Net_2161 and \ConsolePort_1:LatchFilter:genblk1[0]:samples_2\ and \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\ and \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\)
	OR (\ConsolePort_1:Net_1672\ and \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\)
	OR (\ConsolePort_1:Net_1672\ and \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\)
	OR (\ConsolePort_1:Net_1672\ and \ConsolePort_1:LatchFilter:genblk1[0]:samples_2\)
	OR (Net_2161 and \ConsolePort_1:Net_1672\));

Net_2315 <= (not \ConsolePort_1:Net_441\);

\ConsolePort_1:ClockFilter:genblk1[0]:last_state\\D\ <= ((\ConsolePort_1:Net_1926\ and \ConsolePort_1:ClockFilter:genblk1[0]:sample\)
	OR (Net_2130 and \ConsolePort_1:ClockFilter:genblk1[0]:sample\)
	OR (Net_2130 and \ConsolePort_1:Net_1926\));

P1_D1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c16e28ed-8ab8-4d86-b9d8-5a923c863a3b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_0),
		y=>Net_1999,
		fb=>(tmpFB_0__P1_D1_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_D1_net_0),
		siovref=>(tmpSIOVREF__P1_D1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_D1_net_0);
P1_D0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_0),
		y=>Net_2128,
		fb=>(tmpFB_0__P1_D0_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_D0_net_0),
		siovref=>(tmpSIOVREF__P1_D0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_D0_net_0);
P2_Latch:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6b70201b-2912-4358-8469-5d3f3c69198a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_0),
		y=>(zero),
		fb=>Net_2163,
		analog=>(open),
		io=>(tmpIO_0__P2_Latch_net_0),
		siovref=>(tmpSIOVREF__P2_Latch_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P2_Latch_net_0);
P1_D2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9de4c9ab-0474-4a16-a2e5-a61cbae1d88e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_0),
		y=>Net_2315,
		fb=>(tmpFB_0__P1_D2_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_D2_net_0),
		siovref=>(tmpSIOVREF__P1_D2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_D2_net_0);
P2_Clock:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aef6bb17-7da9-46e2-a4aa-f45b81e63512",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_0),
		y=>(zero),
		fb=>Net_2162,
		analog=>(open),
		io=>(tmpIO_0__P2_Clock_net_0),
		siovref=>(tmpSIOVREF__P2_Clock_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P2_Clock_net_0);
\Timer_1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Timer_1:control_7\, \Timer_1:control_6\, \Timer_1:control_5\, \Timer_1:control_4\,
			\Timer_1:control_3\, \Timer_1:control_2\, \Timer_1:control_1\, Net_2180));
\USBUART:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_1010\);
\USBUART:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_0),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dm_net_0\),
		analog=>\USBUART:Net_597\,
		io=>(\USBUART:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_0,
		out_reset=>zero,
		interrupt=>\USBUART:tmpINTERRUPT_0__Dm_net_0\);
\USBUART:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_0),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dp_net_0\),
		analog=>\USBUART:Net_1000\,
		io=>(\USBUART:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_0,
		out_reset=>zero,
		interrupt=>\USBUART:Net_1010\);
\USBUART:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART:Net_1000\,
		dm=>\USBUART:Net_597\,
		sof_int=>Net_99,
		arb_int=>\USBUART:Net_1889\,
		usb_int=>\USBUART:Net_1876\,
		ept_int=>(\USBUART:ep_int_8\, \USBUART:ep_int_7\, \USBUART:ep_int_6\, \USBUART:ep_int_5\,
			\USBUART:ep_int_4\, \USBUART:ep_int_3\, \USBUART:ep_int_2\, \USBUART:ep_int_1\,
			\USBUART:ep_int_0\),
		ord_int=>\USBUART:Net_95\,
		dma_req=>(\USBUART:dma_request_7\, \USBUART:dma_request_6\, \USBUART:dma_request_5\, \USBUART:dma_request_4\,
			\USBUART:dma_request_3\, \USBUART:dma_request_2\, \USBUART:dma_request_1\, \USBUART:dma_request_0\),
		dma_termin=>\USBUART:dma_terminate\);
\USBUART:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ep_int_3\);
\USBUART:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ep_int_2\);
\USBUART:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ep_int_1\);
\USBUART:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ep_int_0\);
\USBUART:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_1876\);
\USBUART:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_1889\);
\USBUART:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_99);
P1_Clock:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_0),
		y=>(zero),
		fb=>Net_2161,
		analog=>(open),
		io=>(tmpIO_0__P1_Clock_net_0),
		siovref=>(tmpSIOVREF__P1_Clock_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_Clock_net_0);
P2_IRQ:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2165);
\ConsolePort_2:RegD0:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_2:Net_1926\,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\ConsolePort_2:RegD0:bSR:clk_fin\);
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_2:RegD0:bSR:clk_fin\,
		control=>(\ConsolePort_2:RegD0:bSR:control_7\, \ConsolePort_2:RegD0:bSR:control_6\, \ConsolePort_2:RegD0:bSR:control_5\, \ConsolePort_2:RegD0:bSR:control_4\,
			\ConsolePort_2:RegD0:bSR:control_3\, \ConsolePort_2:RegD0:bSR:control_2\, \ConsolePort_2:RegD0:bSR:control_1\, \ConsolePort_2:RegD0:bSR:ctrl_clk_enable\));
\ConsolePort_2:RegD0:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_2:RegD0:bSR:clk_fin\,
		status=>(\ConsolePort_2:RegD0:bSR:status_6\, \ConsolePort_2:RegD0:bSR:status_5\, \ConsolePort_2:RegD0:bSR:status_4\, \ConsolePort_2:RegD0:bSR:status_3\,
			zero, zero, zero),
		interrupt=>\ConsolePort_2:Net_314\);
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_2:RegD0:bSR:clk_fin\,
		cs_addr=>(\ConsolePort_2:RegD0:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ConsolePort_2:Net_289\,
		f0_bus_stat=>\ConsolePort_2:RegD0:bSR:f0_bus_stat_16_0\,
		f0_blk_stat=>\ConsolePort_2:RegD0:bSR:f0_blk_stat_16_0\,
		f1_bus_stat=>\ConsolePort_2:RegD0:bSR:f1_bus_stat_16_0\,
		f1_blk_stat=>\ConsolePort_2:RegD0:bSR:f1_blk_stat_16_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:sh_right\,
		sol=>\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:sh_left\,
		msbi=>\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_eq_1\, \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_lt_1\, \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_zero_1\, \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_ff_1\, \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cap_1\, \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cap_0\),
		cfbi=>zero,
		cfbo=>\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_2:RegD0:bSR:clk_fin\,
		cs_addr=>(\ConsolePort_2:RegD0:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ConsolePort_2:RegD0:bSR:so_16_1\,
		f0_bus_stat=>\ConsolePort_2:RegD0:bSR:status_4\,
		f0_blk_stat=>\ConsolePort_2:RegD0:bSR:status_3\,
		f1_bus_stat=>\ConsolePort_2:RegD0:bSR:status_6\,
		f1_blk_stat=>\ConsolePort_2:RegD0:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:carry\,
		co=>open,
		sir=>\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:sh_left\,
		sor=>\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:msb\,
		cei=>(\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_eq_1\, \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		ceo=>open,
		cli=>(\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_lt_1\, \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		clo=>open,
		zi=>(\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_zero_1\, \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		zo=>open,
		fi=>(\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_ff_1\, \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		fo=>open,
		capi=>(\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cap_1\, \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cap_0\),
		capo=>open,
		cfbi=>\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_2:WinTimer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_2:Net_831\,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\ConsolePort_2:WinTimer:TimerUDB:ClockOutFromEnBlock\);
\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_2:Net_831\,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\ConsolePort_2:WinTimer:TimerUDB:Clk_Ctl_i\);
\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_2:WinTimer:TimerUDB:Clk_Ctl_i\,
		control=>(\ConsolePort_2:WinTimer:TimerUDB:control_7\, \ConsolePort_2:WinTimer:TimerUDB:control_6\, \ConsolePort_2:WinTimer:TimerUDB:control_5\, \ConsolePort_2:WinTimer:TimerUDB:control_4\,
			\ConsolePort_2:WinTimer:TimerUDB:control_3\, \ConsolePort_2:WinTimer:TimerUDB:control_2\, \ConsolePort_2:WinTimer:TimerUDB:control_1\, \ConsolePort_2:WinTimer:TimerUDB:control_0\));
\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\ConsolePort_2:Net_1672\,
		clock=>\ConsolePort_2:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \ConsolePort_2:WinTimer:TimerUDB:status_3\,
			\ConsolePort_2:WinTimer:TimerUDB:status_2\, zero, \ConsolePort_2:WinTimer:TimerUDB:status_tc\),
		interrupt=>\ConsolePort_2:Net_119\);
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_2:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(\ConsolePort_2:Net_1672\, \ConsolePort_2:WinTimer:TimerUDB:timer_enable\, \ConsolePort_2:WinTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\ConsolePort_2:WinTimer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\ConsolePort_2:WinTimer:TimerUDB:nc3\,
		f0_blk_stat=>\ConsolePort_2:WinTimer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_eq_1\, \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_lt_1\, \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_zero_1\, \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_ff_1\, \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cap_1\, \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_2:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(\ConsolePort_2:Net_1672\, \ConsolePort_2:WinTimer:TimerUDB:timer_enable\, \ConsolePort_2:WinTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\ConsolePort_2:WinTimer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\ConsolePort_2:WinTimer:TimerUDB:status_3\,
		f0_blk_stat=>\ConsolePort_2:WinTimer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_eq_1\, \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_lt_1\, \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_zero_1\, \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_ff_1\, \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cap_1\, \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_2:RegD1:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_2:Net_1926\,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\ConsolePort_2:RegD1:bSR:clk_fin\);
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_2:RegD1:bSR:clk_fin\,
		control=>(\ConsolePort_2:RegD1:bSR:control_7\, \ConsolePort_2:RegD1:bSR:control_6\, \ConsolePort_2:RegD1:bSR:control_5\, \ConsolePort_2:RegD1:bSR:control_4\,
			\ConsolePort_2:RegD1:bSR:control_3\, \ConsolePort_2:RegD1:bSR:control_2\, \ConsolePort_2:RegD1:bSR:control_1\, \ConsolePort_2:RegD1:bSR:ctrl_clk_enable\));
\ConsolePort_2:RegD1:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_2:RegD1:bSR:clk_fin\,
		status=>(\ConsolePort_2:RegD1:bSR:status_6\, \ConsolePort_2:RegD1:bSR:status_5\, \ConsolePort_2:RegD1:bSR:status_4\, \ConsolePort_2:RegD1:bSR:status_3\,
			zero, zero, zero),
		interrupt=>\ConsolePort_2:Net_324\);
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_2:RegD1:bSR:clk_fin\,
		cs_addr=>(\ConsolePort_2:RegD1:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ConsolePort_2:Net_279\,
		f0_bus_stat=>\ConsolePort_2:RegD1:bSR:f0_bus_stat_16_0\,
		f0_blk_stat=>\ConsolePort_2:RegD1:bSR:f0_blk_stat_16_0\,
		f1_bus_stat=>\ConsolePort_2:RegD1:bSR:f1_bus_stat_16_0\,
		f1_blk_stat=>\ConsolePort_2:RegD1:bSR:f1_blk_stat_16_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:sh_right\,
		sol=>\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:sh_left\,
		msbi=>\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_eq_1\, \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_lt_1\, \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_zero_1\, \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_ff_1\, \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cap_1\, \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cap_0\),
		cfbi=>zero,
		cfbo=>\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_2:RegD1:bSR:clk_fin\,
		cs_addr=>(\ConsolePort_2:RegD1:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ConsolePort_2:RegD1:bSR:so_16_1\,
		f0_bus_stat=>\ConsolePort_2:RegD1:bSR:status_4\,
		f0_blk_stat=>\ConsolePort_2:RegD1:bSR:status_3\,
		f1_bus_stat=>\ConsolePort_2:RegD1:bSR:status_6\,
		f1_blk_stat=>\ConsolePort_2:RegD1:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:carry\,
		co=>open,
		sir=>\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:sh_left\,
		sor=>\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:msb\,
		cei=>(\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_eq_1\, \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		ceo=>open,
		cli=>(\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_lt_1\, \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		clo=>open,
		zi=>(\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_zero_1\, \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		zo=>open,
		fi=>(\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_ff_1\, \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		fo=>open,
		capi=>(\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cap_1\, \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cap_0\),
		capo=>open,
		cfbi=>\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_2:Clock_1\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"a13231ac-50d1-4854-b6ab-d6c4ef1a541f/e886e536-4dd3-4c58-98c4-82d8cdbeb64e",
		source_clock_id=>"CEF43CFB-0213-49b9-B980-2FFAB81C5B47",
		divisor=>4,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ConsolePort_2:Net_831\,
		dig_domain_out=>open);
\ConsolePort_2:LatchFilter:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_2:Net_327\,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\ConsolePort_2:LatchFilter:op_clk\);
\ConsolePort_2:Clock_2\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"a13231ac-50d1-4854-b6ab-d6c4ef1a541f/7ba21770-e2fc-4447-a313-61ae9ede2150",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ConsolePort_2:Net_327\,
		dig_domain_out=>open);
\ConsolePort_2:RegD2:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_2:Net_1926\,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\ConsolePort_2:RegD2:bSR:clk_fin\);
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_2:RegD2:bSR:clk_fin\,
		control=>(\ConsolePort_2:RegD2:bSR:control_7\, \ConsolePort_2:RegD2:bSR:control_6\, \ConsolePort_2:RegD2:bSR:control_5\, \ConsolePort_2:RegD2:bSR:control_4\,
			\ConsolePort_2:RegD2:bSR:control_3\, \ConsolePort_2:RegD2:bSR:control_2\, \ConsolePort_2:RegD2:bSR:control_1\, \ConsolePort_2:RegD2:bSR:ctrl_clk_enable\));
\ConsolePort_2:RegD2:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_2:RegD2:bSR:clk_fin\,
		status=>(\ConsolePort_2:RegD2:bSR:status_6\, \ConsolePort_2:RegD2:bSR:status_5\, \ConsolePort_2:RegD2:bSR:status_4\, \ConsolePort_2:RegD2:bSR:status_3\,
			zero, zero, zero),
		interrupt=>\ConsolePort_2:Net_457\);
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_2:RegD2:bSR:clk_fin\,
		cs_addr=>(\ConsolePort_2:RegD2:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ConsolePort_2:Net_441\,
		f0_bus_stat=>\ConsolePort_2:RegD2:bSR:f0_bus_stat_16_0\,
		f0_blk_stat=>\ConsolePort_2:RegD2:bSR:f0_blk_stat_16_0\,
		f1_bus_stat=>\ConsolePort_2:RegD2:bSR:f1_bus_stat_16_0\,
		f1_blk_stat=>\ConsolePort_2:RegD2:bSR:f1_blk_stat_16_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:sh_right\,
		sol=>\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:sh_left\,
		msbi=>\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmp_eq_1\, \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmp_lt_1\, \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmp_zero_1\, \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmp_ff_1\, \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cap_1\, \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cap_0\),
		cfbi=>zero,
		cfbo=>\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_2:RegD2:bSR:clk_fin\,
		cs_addr=>(\ConsolePort_2:RegD2:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ConsolePort_2:RegD2:bSR:so_16_1\,
		f0_bus_stat=>\ConsolePort_2:RegD2:bSR:status_4\,
		f0_blk_stat=>\ConsolePort_2:RegD2:bSR:status_3\,
		f1_bus_stat=>\ConsolePort_2:RegD2:bSR:status_6\,
		f1_blk_stat=>\ConsolePort_2:RegD2:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:carry\,
		co=>open,
		sir=>\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:sh_left\,
		sor=>\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:msb\,
		cei=>(\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmp_eq_1\, \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		ceo=>open,
		cli=>(\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmp_lt_1\, \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		clo=>open,
		zi=>(\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmp_zero_1\, \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		zo=>open,
		fi=>(\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmp_ff_1\, \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		fo=>open,
		capi=>(\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cap_1\, \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cap_0\),
		capo=>open,
		cfbi=>\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_2:ClockFilter:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_2:Net_327\,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\ConsolePort_2:ClockFilter:op_clk\);
P2_D0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"64656013-0a66-4df0-8943-b95b8eb9d117",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_0),
		y=>Net_2167,
		fb=>(tmpFB_0__P2_D0_net_0),
		analog=>(open),
		io=>(tmpIO_0__P2_D0_net_0),
		siovref=>(tmpSIOVREF__P2_D0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P2_D0_net_0);
P1_Latch:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4866e61e-55e2-40c8-a247-444096a1130b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_0),
		y=>(zero),
		fb=>Net_2130,
		analog=>(open),
		io=>(tmpIO_0__P1_Latch_net_0),
		siovref=>(tmpSIOVREF__P1_Latch_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_Latch_net_0);
P1_IRQ:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2254);
\ConsolePort_1:RegD0:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_1:Net_1926\,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\ConsolePort_1:RegD0:bSR:clk_fin\);
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_1:RegD0:bSR:clk_fin\,
		control=>(\ConsolePort_1:RegD0:bSR:control_7\, \ConsolePort_1:RegD0:bSR:control_6\, \ConsolePort_1:RegD0:bSR:control_5\, \ConsolePort_1:RegD0:bSR:control_4\,
			\ConsolePort_1:RegD0:bSR:control_3\, \ConsolePort_1:RegD0:bSR:control_2\, \ConsolePort_1:RegD0:bSR:control_1\, \ConsolePort_1:RegD0:bSR:ctrl_clk_enable\));
\ConsolePort_1:RegD0:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_1:RegD0:bSR:clk_fin\,
		status=>(\ConsolePort_1:RegD0:bSR:status_6\, \ConsolePort_1:RegD0:bSR:status_5\, \ConsolePort_1:RegD0:bSR:status_4\, \ConsolePort_1:RegD0:bSR:status_3\,
			zero, zero, zero),
		interrupt=>\ConsolePort_1:Net_314\);
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_1:RegD0:bSR:clk_fin\,
		cs_addr=>(\ConsolePort_1:RegD0:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ConsolePort_1:Net_289\,
		f0_bus_stat=>\ConsolePort_1:RegD0:bSR:f0_bus_stat_16_0\,
		f0_blk_stat=>\ConsolePort_1:RegD0:bSR:f0_blk_stat_16_0\,
		f1_bus_stat=>\ConsolePort_1:RegD0:bSR:f1_bus_stat_16_0\,
		f1_blk_stat=>\ConsolePort_1:RegD0:bSR:f1_blk_stat_16_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:sh_right\,
		sol=>\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:sh_left\,
		msbi=>\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_eq_1\, \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_lt_1\, \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_zero_1\, \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_ff_1\, \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cap_1\, \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cap_0\),
		cfbi=>zero,
		cfbo=>\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_1:RegD0:bSR:clk_fin\,
		cs_addr=>(\ConsolePort_1:RegD0:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ConsolePort_1:RegD0:bSR:so_16_1\,
		f0_bus_stat=>\ConsolePort_1:RegD0:bSR:status_4\,
		f0_blk_stat=>\ConsolePort_1:RegD0:bSR:status_3\,
		f1_bus_stat=>\ConsolePort_1:RegD0:bSR:status_6\,
		f1_blk_stat=>\ConsolePort_1:RegD0:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:carry\,
		co=>open,
		sir=>\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:sh_left\,
		sor=>\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:msb\,
		cei=>(\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_eq_1\, \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		ceo=>open,
		cli=>(\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_lt_1\, \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		clo=>open,
		zi=>(\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_zero_1\, \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		zo=>open,
		fi=>(\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_ff_1\, \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		fo=>open,
		capi=>(\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cap_1\, \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cap_0\),
		capo=>open,
		cfbi=>\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_1:WinTimer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_1:Net_831\,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\ConsolePort_1:WinTimer:TimerUDB:ClockOutFromEnBlock\);
\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_1:Net_831\,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\ConsolePort_1:WinTimer:TimerUDB:Clk_Ctl_i\);
\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_1:WinTimer:TimerUDB:Clk_Ctl_i\,
		control=>(\ConsolePort_1:WinTimer:TimerUDB:control_7\, \ConsolePort_1:WinTimer:TimerUDB:control_6\, \ConsolePort_1:WinTimer:TimerUDB:control_5\, \ConsolePort_1:WinTimer:TimerUDB:control_4\,
			\ConsolePort_1:WinTimer:TimerUDB:control_3\, \ConsolePort_1:WinTimer:TimerUDB:control_2\, \ConsolePort_1:WinTimer:TimerUDB:control_1\, \ConsolePort_1:WinTimer:TimerUDB:control_0\));
\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\ConsolePort_1:Net_1672\,
		clock=>\ConsolePort_1:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \ConsolePort_1:WinTimer:TimerUDB:status_3\,
			\ConsolePort_1:WinTimer:TimerUDB:status_2\, zero, \ConsolePort_1:WinTimer:TimerUDB:status_tc\),
		interrupt=>\ConsolePort_1:Net_119\);
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_1:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(\ConsolePort_1:Net_1672\, \ConsolePort_1:WinTimer:TimerUDB:timer_enable\, \ConsolePort_1:WinTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\ConsolePort_1:WinTimer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\ConsolePort_1:WinTimer:TimerUDB:nc3\,
		f0_blk_stat=>\ConsolePort_1:WinTimer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_eq_1\, \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_lt_1\, \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_zero_1\, \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_ff_1\, \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cap_1\, \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_1:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(\ConsolePort_1:Net_1672\, \ConsolePort_1:WinTimer:TimerUDB:timer_enable\, \ConsolePort_1:WinTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\ConsolePort_1:WinTimer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\ConsolePort_1:WinTimer:TimerUDB:status_3\,
		f0_blk_stat=>\ConsolePort_1:WinTimer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_eq_1\, \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_lt_1\, \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_zero_1\, \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_ff_1\, \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cap_1\, \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_1:RegD1:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_1:Net_1926\,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\ConsolePort_1:RegD1:bSR:clk_fin\);
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_1:RegD1:bSR:clk_fin\,
		control=>(\ConsolePort_1:RegD1:bSR:control_7\, \ConsolePort_1:RegD1:bSR:control_6\, \ConsolePort_1:RegD1:bSR:control_5\, \ConsolePort_1:RegD1:bSR:control_4\,
			\ConsolePort_1:RegD1:bSR:control_3\, \ConsolePort_1:RegD1:bSR:control_2\, \ConsolePort_1:RegD1:bSR:control_1\, \ConsolePort_1:RegD1:bSR:ctrl_clk_enable\));
\ConsolePort_1:RegD1:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_1:RegD1:bSR:clk_fin\,
		status=>(\ConsolePort_1:RegD1:bSR:status_6\, \ConsolePort_1:RegD1:bSR:status_5\, \ConsolePort_1:RegD1:bSR:status_4\, \ConsolePort_1:RegD1:bSR:status_3\,
			zero, zero, zero),
		interrupt=>\ConsolePort_1:Net_324\);
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_1:RegD1:bSR:clk_fin\,
		cs_addr=>(\ConsolePort_1:RegD1:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ConsolePort_1:Net_279\,
		f0_bus_stat=>\ConsolePort_1:RegD1:bSR:f0_bus_stat_16_0\,
		f0_blk_stat=>\ConsolePort_1:RegD1:bSR:f0_blk_stat_16_0\,
		f1_bus_stat=>\ConsolePort_1:RegD1:bSR:f1_bus_stat_16_0\,
		f1_blk_stat=>\ConsolePort_1:RegD1:bSR:f1_blk_stat_16_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:sh_right\,
		sol=>\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:sh_left\,
		msbi=>\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_eq_1\, \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_lt_1\, \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_zero_1\, \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_ff_1\, \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cap_1\, \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cap_0\),
		cfbi=>zero,
		cfbo=>\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_1:RegD1:bSR:clk_fin\,
		cs_addr=>(\ConsolePort_1:RegD1:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ConsolePort_1:RegD1:bSR:so_16_1\,
		f0_bus_stat=>\ConsolePort_1:RegD1:bSR:status_4\,
		f0_blk_stat=>\ConsolePort_1:RegD1:bSR:status_3\,
		f1_bus_stat=>\ConsolePort_1:RegD1:bSR:status_6\,
		f1_blk_stat=>\ConsolePort_1:RegD1:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:carry\,
		co=>open,
		sir=>\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:sh_left\,
		sor=>\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:msb\,
		cei=>(\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_eq_1\, \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		ceo=>open,
		cli=>(\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_lt_1\, \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		clo=>open,
		zi=>(\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_zero_1\, \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		zo=>open,
		fi=>(\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_ff_1\, \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		fo=>open,
		capi=>(\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cap_1\, \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cap_0\),
		capo=>open,
		cfbi=>\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_1:Clock_1\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"08982a33-a9f1-470f-b9bd-0e6f94960949/e886e536-4dd3-4c58-98c4-82d8cdbeb64e",
		source_clock_id=>"CEF43CFB-0213-49b9-B980-2FFAB81C5B47",
		divisor=>4,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ConsolePort_1:Net_831\,
		dig_domain_out=>open);
\ConsolePort_1:LatchFilter:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_1:Net_327\,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\ConsolePort_1:LatchFilter:op_clk\);
\ConsolePort_1:Clock_2\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"08982a33-a9f1-470f-b9bd-0e6f94960949/7ba21770-e2fc-4447-a313-61ae9ede2150",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ConsolePort_1:Net_327\,
		dig_domain_out=>open);
\ConsolePort_1:RegD2:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_1:Net_1926\,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\ConsolePort_1:RegD2:bSR:clk_fin\);
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_1:RegD2:bSR:clk_fin\,
		control=>(\ConsolePort_1:RegD2:bSR:control_7\, \ConsolePort_1:RegD2:bSR:control_6\, \ConsolePort_1:RegD2:bSR:control_5\, \ConsolePort_1:RegD2:bSR:control_4\,
			\ConsolePort_1:RegD2:bSR:control_3\, \ConsolePort_1:RegD2:bSR:control_2\, \ConsolePort_1:RegD2:bSR:control_1\, \ConsolePort_1:RegD2:bSR:ctrl_clk_enable\));
\ConsolePort_1:RegD2:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\ConsolePort_1:RegD2:bSR:clk_fin\,
		status=>(\ConsolePort_1:RegD2:bSR:status_6\, \ConsolePort_1:RegD2:bSR:status_5\, \ConsolePort_1:RegD2:bSR:status_4\, \ConsolePort_1:RegD2:bSR:status_3\,
			zero, zero, zero),
		interrupt=>\ConsolePort_1:Net_457\);
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_1:RegD2:bSR:clk_fin\,
		cs_addr=>(\ConsolePort_1:RegD2:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ConsolePort_1:Net_441\,
		f0_bus_stat=>\ConsolePort_1:RegD2:bSR:f0_bus_stat_16_0\,
		f0_blk_stat=>\ConsolePort_1:RegD2:bSR:f0_blk_stat_16_0\,
		f1_bus_stat=>\ConsolePort_1:RegD2:bSR:f1_bus_stat_16_0\,
		f1_blk_stat=>\ConsolePort_1:RegD2:bSR:f1_blk_stat_16_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:sh_right\,
		sol=>\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:sh_left\,
		msbi=>\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmp_eq_1\, \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmp_lt_1\, \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmp_zero_1\, \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmp_ff_1\, \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cap_1\, \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cap_0\),
		cfbi=>zero,
		cfbo=>\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ConsolePort_1:RegD2:bSR:clk_fin\,
		cs_addr=>(\ConsolePort_1:RegD2:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ConsolePort_1:RegD2:bSR:so_16_1\,
		f0_bus_stat=>\ConsolePort_1:RegD2:bSR:status_4\,
		f0_blk_stat=>\ConsolePort_1:RegD2:bSR:status_3\,
		f1_bus_stat=>\ConsolePort_1:RegD2:bSR:status_6\,
		f1_blk_stat=>\ConsolePort_1:RegD2:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:carry\,
		co=>open,
		sir=>\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:sh_left\,
		sor=>\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:msb\,
		cei=>(\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmp_eq_1\, \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmp_eq_0\),
		ceo=>open,
		cli=>(\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmp_lt_1\, \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmp_lt_0\),
		clo=>open,
		zi=>(\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmp_zero_1\, \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmp_zero_0\),
		zo=>open,
		fi=>(\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmp_ff_1\, \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cmp_ff_0\),
		fo=>open,
		capi=>(\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cap_1\, \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cap_0\),
		capo=>open,
		cfbi=>\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ConsolePort_1:ClockFilter:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ConsolePort_1:Net_327\,
		enable=>tmpOE__P1_D1_net_0,
		clock_out=>\ConsolePort_1:ClockFilter:op_clk\);
\Timer_2:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Timer_2:control_7\, \Timer_2:control_6\, \Timer_2:control_5\, \Timer_2:control_4\,
			\Timer_2:control_3\, \Timer_2:control_2\, \Timer_2:control_1\, Net_2193));
P2_D2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"eaa7e9cc-411b-41d8-888e-306f37d7b617",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_0),
		y=>Net_2307,
		fb=>(tmpFB_0__P2_D2_net_0),
		analog=>(open),
		io=>(tmpIO_0__P2_D2_net_0),
		siovref=>(tmpSIOVREF__P2_D2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P2_D2_net_0);
P2_D1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d58c20e3-ba2e-4c1c-b077-9dfa3cecf7b7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__P1_D1_net_0),
		y=>Net_2316,
		fb=>(tmpFB_0__P2_D1_net_0),
		analog=>(open),
		io=>(tmpIO_0__P2_D1_net_0),
		siovref=>(tmpSIOVREF__P2_D1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__P1_D1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__P1_D1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P2_D1_net_0);
\ConsolePort_2:RegD0:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ConsolePort_2:RegD0:bSR:clk_fin\,
		q=>\ConsolePort_2:RegD0:bSR:load_reg\);
\ConsolePort_2:WinTimer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ConsolePort_2:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_2:WinTimer:TimerUDB:capture_last\);
\ConsolePort_2:WinTimer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\ConsolePort_2:WinTimer:TimerUDB:control_7\,
		clk=>\ConsolePort_2:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_2:WinTimer:TimerUDB:run_mode\);
\ConsolePort_2:WinTimer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\ConsolePort_2:WinTimer:TimerUDB:status_tc\,
		clk=>\ConsolePort_2:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_2:WinTimer:TimerUDB:tc_reg_i\);
\ConsolePort_2:WinTimer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ConsolePort_2:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_2:WinTimer:TimerUDB:capture_out_reg_i\);
\ConsolePort_2:WinTimer:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\ConsolePort_2:WinTimer:TimerUDB:runmode_enable\\D\,
		clk=>\ConsolePort_2:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_2:WinTimer:TimerUDB:timer_enable\);
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\ConsolePort_2:WinTimer:TimerUDB:trig_disable\\D\,
		clk=>\ConsolePort_2:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_2:WinTimer:TimerUDB:trig_disable\);
\ConsolePort_2:RegD1:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ConsolePort_2:RegD1:bSR:clk_fin\,
		q=>\ConsolePort_2:RegD1:bSR:load_reg\);
\ConsolePort_2:LatchFilter:genblk1[0]:samples_2\:cy_dff
	PORT MAP(d=>\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\,
		clk=>\ConsolePort_2:LatchFilter:op_clk\,
		q=>\ConsolePort_2:LatchFilter:genblk1[0]:samples_2\);
\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\:cy_dff
	PORT MAP(d=>\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\,
		clk=>\ConsolePort_2:LatchFilter:op_clk\,
		q=>\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\);
\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\:cy_dff
	PORT MAP(d=>Net_2162,
		clk=>\ConsolePort_2:LatchFilter:op_clk\,
		q=>\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\);
\ConsolePort_2:LatchFilter:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\ConsolePort_2:LatchFilter:genblk1[0]:last_state\\D\,
		clk=>\ConsolePort_2:LatchFilter:op_clk\,
		q=>\ConsolePort_2:Net_1672\);
\ConsolePort_2:RegD2:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ConsolePort_2:RegD2:bSR:clk_fin\,
		q=>\ConsolePort_2:RegD2:bSR:load_reg\);
\ConsolePort_2:ClockFilter:genblk1[0]:sample\:cy_dff
	PORT MAP(d=>Net_2163,
		clk=>\ConsolePort_2:ClockFilter:op_clk\,
		q=>\ConsolePort_2:ClockFilter:genblk1[0]:sample\);
\ConsolePort_2:ClockFilter:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\ConsolePort_2:ClockFilter:genblk1[0]:last_state\\D\,
		clk=>\ConsolePort_2:ClockFilter:op_clk\,
		q=>\ConsolePort_2:Net_1926\);
\ConsolePort_1:RegD0:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ConsolePort_1:RegD0:bSR:clk_fin\,
		q=>\ConsolePort_1:RegD0:bSR:load_reg\);
\ConsolePort_1:WinTimer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ConsolePort_1:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_1:WinTimer:TimerUDB:capture_last\);
\ConsolePort_1:WinTimer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\ConsolePort_1:WinTimer:TimerUDB:control_7\,
		clk=>\ConsolePort_1:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_1:WinTimer:TimerUDB:run_mode\);
\ConsolePort_1:WinTimer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\ConsolePort_1:WinTimer:TimerUDB:status_tc\,
		clk=>\ConsolePort_1:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_1:WinTimer:TimerUDB:tc_reg_i\);
\ConsolePort_1:WinTimer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ConsolePort_1:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_1:WinTimer:TimerUDB:capture_out_reg_i\);
\ConsolePort_1:WinTimer:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\ConsolePort_1:WinTimer:TimerUDB:runmode_enable\\D\,
		clk=>\ConsolePort_1:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_1:WinTimer:TimerUDB:timer_enable\);
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\ConsolePort_1:WinTimer:TimerUDB:trig_disable\\D\,
		clk=>\ConsolePort_1:WinTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\ConsolePort_1:WinTimer:TimerUDB:trig_disable\);
\ConsolePort_1:RegD1:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ConsolePort_1:RegD1:bSR:clk_fin\,
		q=>\ConsolePort_1:RegD1:bSR:load_reg\);
\ConsolePort_1:LatchFilter:genblk1[0]:samples_2\:cy_dff
	PORT MAP(d=>\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\,
		clk=>\ConsolePort_1:LatchFilter:op_clk\,
		q=>\ConsolePort_1:LatchFilter:genblk1[0]:samples_2\);
\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\:cy_dff
	PORT MAP(d=>\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\,
		clk=>\ConsolePort_1:LatchFilter:op_clk\,
		q=>\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\);
\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\:cy_dff
	PORT MAP(d=>Net_2161,
		clk=>\ConsolePort_1:LatchFilter:op_clk\,
		q=>\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\);
\ConsolePort_1:LatchFilter:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\ConsolePort_1:LatchFilter:genblk1[0]:last_state\\D\,
		clk=>\ConsolePort_1:LatchFilter:op_clk\,
		q=>\ConsolePort_1:Net_1672\);
\ConsolePort_1:RegD2:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ConsolePort_1:RegD2:bSR:clk_fin\,
		q=>\ConsolePort_1:RegD2:bSR:load_reg\);
\ConsolePort_1:ClockFilter:genblk1[0]:sample\:cy_dff
	PORT MAP(d=>Net_2130,
		clk=>\ConsolePort_1:ClockFilter:op_clk\,
		q=>\ConsolePort_1:ClockFilter:genblk1[0]:sample\);
\ConsolePort_1:ClockFilter:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\ConsolePort_1:ClockFilter:genblk1[0]:last_state\\D\,
		clk=>\ConsolePort_1:ClockFilter:op_clk\,
		q=>\ConsolePort_1:Net_1926\);

END R_T_L;
