

================================================================
== Vivado HLS Report for 'WriteHit'
================================================================
* Date:           Wed Apr 17 12:02:47 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        LRUCache
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k325tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.199|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     329|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      26|
|Register         |        -|      -|      33|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      33|     355|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |or_cond1_fu_418_p2            |    and   |      0|  0|   2|           1|           1|
    |or_cond2_fu_438_p2            |    and   |      0|  0|   2|           1|           1|
    |or_cond3_fu_458_p2            |    and   |      0|  0|   2|           1|           1|
    |or_cond5_fu_492_p2            |    and   |      0|  0|   2|           1|           1|
    |or_cond8_fu_378_p2            |    and   |      0|  0|   2|           1|           1|
    |or_cond9_fu_398_p2            |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_358_p2             |    and   |      0|  0|   2|           1|           1|
    |sel_tmp12_fu_665_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp14_fu_654_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp2_fu_526_p2            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp3_fu_602_p2            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp5_fu_584_p2            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp7_fu_544_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp7_fu_648_p2                |    and   |      0|  0|   2|           1|           1|
    |tmp_10_1_fu_372_p2            |   icmp   |      0|  0|  18|          24|          24|
    |tmp_10_2_fu_392_p2            |   icmp   |      0|  0|  18|          24|          24|
    |tmp_10_3_fu_412_p2            |   icmp   |      0|  0|  18|          24|          24|
    |tmp_10_4_fu_432_p2            |   icmp   |      0|  0|  18|          24|          24|
    |tmp_10_5_fu_452_p2            |   icmp   |      0|  0|  18|          24|          24|
    |tmp_10_6_fu_472_p2            |   icmp   |      0|  0|  18|          24|          24|
    |tmp_10_7_fu_486_p2            |   icmp   |      0|  0|  18|          24|          24|
    |tmp_1_fu_352_p2               |   icmp   |      0|  0|  18|          24|          24|
    |tmp_s_fu_707_p2               |   icmp   |      0|  0|  11|           8|           2|
    |val_assign_1_fu_718_p2        |   icmp   |      0|  0|  11|           8|           1|
    |val_assign_2_fu_723_p2        |   icmp   |      0|  0|  11|           8|           2|
    |val_assign_3_fu_728_p2        |   icmp   |      0|  0|  11|           8|           2|
    |val_assign_4_fu_733_p2        |   icmp   |      0|  0|  11|           8|           3|
    |val_assign_5_fu_738_p2        |   icmp   |      0|  0|  11|           8|           3|
    |val_assign_6_fu_743_p2        |   icmp   |      0|  0|  11|           8|           3|
    |val_assign_7_fu_748_p2        |   icmp   |      0|  0|  11|           8|           3|
    |val_assign_fu_713_p2          |   icmp   |      0|  0|  11|           8|           1|
    |sel_tmp13_demorgan_fu_572_p2  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp22_demorgan_fu_590_p2  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp33_demorgan_fu_630_p2  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp46_demorgan_fu_636_p2  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp6_demorgan_fu_532_p2   |    or    |      0|  0|   2|           1|           1|
    |tmp_4_fu_506_p2               |    or    |      0|  0|   2|           1|           1|
    |tmp_5_fu_558_p2               |    or    |      0|  0|   2|           1|           1|
    |tmp_6_fu_616_p2               |    or    |      0|  0|   2|           1|           1|
    |tmp_8_fu_677_p2               |    or    |      0|  0|   2|           1|           1|
    |evictWay_lcssa_fu_682_p3      |  select  |      0|  0|   4|           1|           4|
    |p_cast_fu_498_p3              |  select  |      0|  0|   3|           1|           1|
    |sel_tmp10_fu_622_p3           |  select  |      0|  0|   4|           1|           4|
    |sel_tmp11_cast_fu_608_p3      |  select  |      0|  0|   3|           1|           3|
    |sel_tmp17_cast_fu_670_p3      |  select  |      0|  0|   3|           1|           3|
    |sel_tmp3_cast_fu_550_p3       |  select  |      0|  0|   2|           1|           2|
    |sel_tmp8_fu_564_p3            |  select  |      0|  0|   4|           1|           4|
    |sel_tmp_fu_512_p3             |  select  |      0|  0|   5|           1|           4|
    |sel_tmp11_fu_660_p2           |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp13_fu_642_p2           |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp1_fu_520_p2            |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp4_fu_578_p2            |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp6_fu_538_p2            |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp9_fu_596_p2            |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 329|         301|         272|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  13|          3|    1|          3|
    |mruArray_V_2_address0  |  13|          3|    8|         24|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  26|          6|    9|         27|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                   |  2|   0|    2|          0|
    |indexReg_V_reg_774          |  8|   0|    8|          0|
    |mruArray_V_1_addr_reg_798   |  8|   0|    8|          0|
    |or_cond3_reg_803            |  1|   0|    1|          0|
    |sel_tmp10_reg_808           |  4|   0|    4|          0|
    |sel_tmp14_reg_818           |  1|   0|    1|          0|
    |sel_tmp33_demorgan_reg_813  |  1|   0|    1|          0|
    |tmp_reg_786                 |  8|   0|   64|         56|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 33|   0|   89|         56|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    WriteHit   | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    WriteHit   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    WriteHit   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    WriteHit   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    WriteHit   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    WriteHit   | return value |
|i_addr_V                |  in |   32|   ap_none  |    i_addr_V   |    scalar    |
|i_wdata_V               |  in |  512|   ap_none  |   i_wdata_V   |    scalar    |
|valid_V                 |  in |    8|   ap_none  |    valid_V    |    scalar    |
|tag_0_V_read            |  in |   24|   ap_none  |  tag_0_V_read |    scalar    |
|tag_1_V_read            |  in |   24|   ap_none  |  tag_1_V_read |    scalar    |
|tag_2_V_read            |  in |   24|   ap_none  |  tag_2_V_read |    scalar    |
|tag_3_V_read            |  in |   24|   ap_none  |  tag_3_V_read |    scalar    |
|tag_4_V_read            |  in |   24|   ap_none  |  tag_4_V_read |    scalar    |
|tag_5_V_read            |  in |   24|   ap_none  |  tag_5_V_read |    scalar    |
|tag_6_V_read            |  in |   24|   ap_none  |  tag_6_V_read |    scalar    |
|tag_7_V_read            |  in |   24|   ap_none  |  tag_7_V_read |    scalar    |
|dataArray_0_V_address0  | out |    8|  ap_memory | dataArray_0_V |     array    |
|dataArray_0_V_ce0       | out |    1|  ap_memory | dataArray_0_V |     array    |
|dataArray_0_V_we0       | out |    1|  ap_memory | dataArray_0_V |     array    |
|dataArray_0_V_d0        | out |  512|  ap_memory | dataArray_0_V |     array    |
|dataArray_1_V_address0  | out |    8|  ap_memory | dataArray_1_V |     array    |
|dataArray_1_V_ce0       | out |    1|  ap_memory | dataArray_1_V |     array    |
|dataArray_1_V_we0       | out |    1|  ap_memory | dataArray_1_V |     array    |
|dataArray_1_V_d0        | out |  512|  ap_memory | dataArray_1_V |     array    |
|dataArray_2_V_address0  | out |    8|  ap_memory | dataArray_2_V |     array    |
|dataArray_2_V_ce0       | out |    1|  ap_memory | dataArray_2_V |     array    |
|dataArray_2_V_we0       | out |    1|  ap_memory | dataArray_2_V |     array    |
|dataArray_2_V_d0        | out |  512|  ap_memory | dataArray_2_V |     array    |
|dataArray_3_V_address0  | out |    8|  ap_memory | dataArray_3_V |     array    |
|dataArray_3_V_ce0       | out |    1|  ap_memory | dataArray_3_V |     array    |
|dataArray_3_V_we0       | out |    1|  ap_memory | dataArray_3_V |     array    |
|dataArray_3_V_d0        | out |  512|  ap_memory | dataArray_3_V |     array    |
|dataArray_4_V_address0  | out |    8|  ap_memory | dataArray_4_V |     array    |
|dataArray_4_V_ce0       | out |    1|  ap_memory | dataArray_4_V |     array    |
|dataArray_4_V_we0       | out |    1|  ap_memory | dataArray_4_V |     array    |
|dataArray_4_V_d0        | out |  512|  ap_memory | dataArray_4_V |     array    |
|dataArray_5_V_address0  | out |    8|  ap_memory | dataArray_5_V |     array    |
|dataArray_5_V_ce0       | out |    1|  ap_memory | dataArray_5_V |     array    |
|dataArray_5_V_we0       | out |    1|  ap_memory | dataArray_5_V |     array    |
|dataArray_5_V_d0        | out |  512|  ap_memory | dataArray_5_V |     array    |
|dataArray_6_V_address0  | out |    8|  ap_memory | dataArray_6_V |     array    |
|dataArray_6_V_ce0       | out |    1|  ap_memory | dataArray_6_V |     array    |
|dataArray_6_V_we0       | out |    1|  ap_memory | dataArray_6_V |     array    |
|dataArray_6_V_d0        | out |  512|  ap_memory | dataArray_6_V |     array    |
|dataArray_7_V_address0  | out |    8|  ap_memory | dataArray_7_V |     array    |
|dataArray_7_V_ce0       | out |    1|  ap_memory | dataArray_7_V |     array    |
|dataArray_7_V_we0       | out |    1|  ap_memory | dataArray_7_V |     array    |
|dataArray_7_V_d0        | out |  512|  ap_memory | dataArray_7_V |     array    |
|mruArray_V_2_address0   | out |    8|  ap_memory |  mruArray_V_2 |     array    |
|mruArray_V_2_ce0        | out |    1|  ap_memory |  mruArray_V_2 |     array    |
|mruArray_V_2_we0        | out |    1|  ap_memory |  mruArray_V_2 |     array    |
|mruArray_V_2_d0         | out |    8|  ap_memory |  mruArray_V_2 |     array    |
|mruArray_V_2_q0         |  in |    8|  ap_memory |  mruArray_V_2 |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

