// Seed: 2235733138
module module_0;
  specify
    (id_1 => id_2) = (1  : id_2  : 1, 1);
    (id_3 => id_4) = 0;
    (id_5 => id_6) = 1;
  endspecify
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input supply1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    output wire id_5,
    input uwire id_6,
    input uwire id_7,
    output supply0 id_8,
    input wor id_9,
    input tri0 id_10,
    input uwire id_11,
    output wand id_12,
    output tri1 id_13,
    input supply0 id_14,
    output tri0 id_15,
    output wire id_16,
    input wire id_17,
    input supply0 id_18,
    input tri id_19,
    input tri id_20,
    output tri0 id_21,
    output tri1 id_22,
    input tri0 id_23
    , id_26,
    input tri0 id_24
);
  wire id_27;
  wire id_28;
  module_0();
endmodule
