# release: pcb 20140316

# To read pcb files, the pcb version (or the git source date) must be >= the file version
FileVersion[20091103]

PCB["minimal_test" 200.00mil 200.00mil]

Grid[1000.000000 0.0000 0.0000 0]
PolyArea[3100.006200]
Thermal[0.500000]
DRC[10.00mil 10.00mil 10.00mil 10.00mil 15.00mil 10.00mil]
Flags("nameonpcb,uniquename,clearnew,snappin")
Groups("1,c:2,s:3:4:5:6:7:8")
Styles["Signal,10.00mil,36.00mil,20.00mil,10.00mil:Power,25.00mil,60.00mil,35.00mil,10.00mil:Fat,40.00mil,60.00mil,35.00mil,10.00mil:Skinny,6.00mil,24.02mil,11.81mil,6.00mil"]

Symbol[' ' 18.00mil]
(
)

Element["" "0805" "R1" "10k" 5000 5000 -2000 -3000 0 100 ""]
(
	Attribute("device" "RESISTOR")
	Pad[-393 -2755 393 -2755 2952 2000 3552 "1" "1" "square"]
	Pad[-393 2755 393 2755 2952 2000 3552 "2" "2" "square"]
	ElementLine [-1969 -3937 -1969 3937 800]
	ElementLine [-1969 3937 1969 3937 800]
	ElementLine [1969 3937 1969 -3937 800]
	ElementLine [1969 -3937 -1969 -3937 800]

	)

Element["" "0603" "C1" "100nF" 15000 5000 -2000 -3000 0 100 ""]
(
	Attribute("device" "CAPACITOR")
	Pad[-492 -2559 492 -2559 2952 2000 3552 "1" "1" "square"]
	Pad[-492 2559 492 2559 2952 2000 3552 "2" "2" "square"]
	ElementLine [-1574 -3543 -1574 3543 800]
	ElementLine [-1574 3543 1574 3543 800]
	ElementLine [1574 3543 1574 -3543 800]
	ElementLine [1574 -3543 -1574 -3543 800]

	)

Via[10000 5000 3600 2000 0 2000 "" ""]

Layer(1 "component")
(
	Line[5000 2245 10000 2245 1000 2000 "clearline"]
	Line[10000 2245 10000 5000 1000 2000 "clearline"]
)
Layer(2 "solder")
(
	Line[10000 5000 15000 5000 1000 2000 "clearline"]
	Line[15000 5000 15000 2441 1000 2000 "clearline"]
)
Layer(3 "GND")
(
)
Layer(4 "power")
(
)
Layer(5 "signal1")
(
)
Layer(6 "signal2")
(
)
Layer(7 "outline")
(
)
Layer(8 "spare")
(
)
Layer(9 "silk")
(
)
Layer(10 "silk")
(
)
NetList()
(
	Net("INPUT" "(unknown)")
	(
		Connect("R1-1")
	)
	Net("MID" "(unknown)")
	(
		Connect("R1-2")
		Connect("C1-1")
	)
	Net("GND" "(unknown)")
	(
		Connect("C1-2")
	)
)
