(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (bvule (bvxor (bvnand bv_4 bv_1) (bvashr #x2b19d293  bv_1)) (bvadd (bvsrem bv_0 bv_3) (bvudiv bv_4 #xf699485b ))))
(assert (bvule (bvudiv (bvshl #xbbca2e0c  bv_3) (bvudiv bv_1 bv_2)) (bvsub (bvlshr #xcc8eafa8  #x872ca7a6 ) (bvor #x3789a65c  bv_3))))
(assert (bvsge (bvand (bvor #x0f252ee2  bv_3) (bvsdiv #xef54d216  #x70d8204a )) (bvsdiv (bvshl #xfc92b1f5  #xeaa4ac1c ) (bvmul #xb33cb244  bv_3))))
(assert (and (or (or false true) (bvuge bv_1 bv_3)) (bvsle (bvlshr bv_2 #xde60aec8 ) (bvsmod bv_4 #xc80faffa ))))
(assert (=> (bvsle (bvshl bv_2 #x75499bee ) (bvsmod bv_0 #xc48421ce )) (bvsle (bvadd #x7955d492  #xeb6ca7c5 ) (bvsdiv #x787bc49a  bv_3))))
(check-sat)
(exit)
