#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0386bf18 .scope module, "testbench" "testbench" 2 10;
 .timescale -9 -12;
v0389cfb8_0 .var "clk", 0 0;
v0389d278_0 .var/i "count", 31 0;
v0389d2d0_0 .var/i "fp_w", 31 0;
v0389c988_0 .var "rst_n", 0 0;
S_0384e508 .scope module, "cpu" "Simple_Single_CPU" 2 17, 3 7 0, S_0386bf18;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
L_0389d9a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0389bb70_0 .net "ALUOp", 1 0, L_0389d9a0;  1 drivers
L_0389d928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0389bcd0_0 .net "ALUSrc", 0 0, L_0389d928;  1 drivers
v0389be88_0 .net "ALU_control", 3 0, v038445e8_0;  1 drivers
v0389bee0_0 .net "ALUresult", 31 0, v0389bd28_0;  1 drivers
v0389bf38_0 .net "RSdata_o", 31 0, L_0385cec0;  1 drivers
v0389d380_0 .net "RTdata_o", 31 0, L_0385d1d8;  1 drivers
L_0389d950 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0389d7f8_0 .net "RegWrite", 0 0, L_0389d950;  1 drivers
v0389d640_0 .net *"_s11", 0 0, L_0389d010;  1 drivers
v0389d3d8_0 .net *"_s13", 2 0, L_0389d0c0;  1 drivers
L_0389d900 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0389d978 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
RS_0386c094 .resolv tri, L_0389d900, L_0389d978;
v0389d7a0_0 .net8 "branch", 0 0, RS_0386c094;  2 drivers
v0389d430_0 .net "clk_i", 0 0, v0389cfb8_0;  1 drivers
v0389d698_0 .net "cout", 0 0, v0389bc20_0;  1 drivers
L_0389d860 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0389d6f0_0 .net "imm_4", 31 0, L_0389d860;  1 drivers
v0389d748_0 .net "instr", 31 0, L_0385cbf0;  1 drivers
v0389d488_0 .net "overflow", 0 0, v0389bfe8_0;  1 drivers
o0386c214 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0389d5e8_0 .net "pc_i", 31 0, o0386c214;  0 drivers
v0389d4e0_0 .net "pc_o", 31 0, v0389b648_0;  1 drivers
v0389d538_0 .net "rst_i", 0 0, v0389c988_0;  1 drivers
v0389d590_0 .net "zero", 0 0, v0389be30_0;  1 drivers
L_0389d170 .part L_0385cbf0, 15, 5;
L_0389cd50 .part L_0385cbf0, 20, 5;
L_0389c880 .part L_0385cbf0, 7, 5;
L_0389d010 .part L_0385cbf0, 30, 1;
L_0389d0c0 .part L_0385cbf0, 12, 3;
L_0389ca90 .concat [ 3 1 0 0], L_0389d0c0, L_0389d010;
S_0384e5d8 .scope module, "ALU_Ctrl" "ALU_Ctrl" 3 68, 4 8 0, S_0384e508;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "instr"
    .port_info 1 /INPUT 2 "ALUOp"
    .port_info 2 /OUTPUT 4 "ALU_Ctrl_o"
v03844c70_0 .net "ALUOp", 1 0, L_0389d9a0;  alias, 1 drivers
v038445e8_0 .var "ALU_Ctrl_o", 3 0;
v03844698_0 .net "instr", 3 0, L_0389ca90;  1 drivers
E_0384c9a0 .event edge, v03844698_0;
S_038516f0 .scope module, "Decoder" "Decoder" 3 52, 5 8 0, S_0384e508;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /OUTPUT 1 "ALUSrc"
    .port_info 2 /OUTPUT 1 "RegWrite"
    .port_info 3 /OUTPUT 1 "Branch"
    .port_info 4 /OUTPUT 2 "ALUOp"
v038446f0_0 .net "ALUOp", 1 0, L_0389d9a0;  alias, 1 drivers
v03844748_0 .net "ALUSrc", 0 0, L_0389d928;  alias, 1 drivers
v038447a0_0 .net8 "Branch", 0 0, RS_0386c094;  alias, 2 drivers
v03844850_0 .net "RegWrite", 0 0, L_0389d950;  alias, 1 drivers
v0389b0c8_0 .net "instr_i", 31 0, L_0385cbf0;  alias, 1 drivers
S_03862088 .scope module, "IM" "Instr_Memory" 3 33, 6 8 0, S_0384e508;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0385cbf0 .functor BUFZ 32, L_0389d068, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0389bb18_0 .net *"_s0", 31 0, L_0389d068;  1 drivers
L_0389d888 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0389b1d0_0 .net/2u *"_s2", 31 0, L_0389d888;  1 drivers
v0389b8b0_0 .net *"_s4", 31 0, L_0389cc48;  1 drivers
v0389b280_0 .net "addr_i", 31 0, v0389b648_0;  alias, 1 drivers
v0389b2d8_0 .var/i "i", 31 0;
v0389b178_0 .net "instr_o", 31 0, L_0385cbf0;  alias, 1 drivers
v0389b120 .array "instruction_file", 31 0, 31 0;
L_0389d068 .array/port v0389b120, L_0389cc48;
L_0389cc48 .arith/div 32, v0389b648_0, L_0389d888;
S_03862158 .scope module, "PC" "ProgramCounter" 3 26, 7 8 0, S_0384e508;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "pc_i"
    .port_info 3 /OUTPUT 32 "pc_o"
v0389b330_0 .net "clk_i", 0 0, v0389cfb8_0;  alias, 1 drivers
v0389b960_0 .net "pc_i", 31 0, o0386c214;  alias, 0 drivers
v0389b648_0 .var "pc_o", 31 0;
v0389b9b8_0 .net "rst_i", 0 0, v0389c988_0;  alias, 1 drivers
E_0384c518 .event posedge, v0389b330_0;
S_009453f0 .scope module, "PC_plus_4_Adder" "Adder" 3 60, 8 8 0, S_0384e508;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0389bac0_0 .net *"_s0", 31 0, L_0389ca38;  1 drivers
v0389b388_0 .net "src1_i", 31 0, v0389b648_0;  alias, 1 drivers
v0389b3e0_0 .net "src2_i", 31 0, L_0389d860;  alias, 1 drivers
v0389b908_0 .net "srcm_o", 0 0, L_0389ce00;  1 drivers
v0389b598_0 .net "sum_o", 31 0, o0386c214;  alias, 0 drivers
L_0389ca38 .arith/sum 32, v0389b648_0, L_0389d860;
L_0389ce00 .part L_0389ca38, 0, 1;
S_009454c0 .scope module, "RF" "Reg_File" 3 38, 9 8 0, S_0384e508;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 5 "RSaddr_i"
    .port_info 3 /INPUT 5 "RTaddr_i"
    .port_info 4 /INPUT 5 "RDaddr_i"
    .port_info 5 /INPUT 32 "RDdata_i"
    .port_info 6 /INPUT 1 "RegWrite_i"
    .port_info 7 /OUTPUT 32 "RSdata_o"
    .port_info 8 /OUTPUT 32 "RTdata_o"
L_0385cec0 .functor BUFZ 32, L_0389d118, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0385d1d8 .functor BUFZ 32, L_0389c9e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0389b540_0 .net "RDaddr_i", 4 0, L_0389c880;  1 drivers
v0389b070_0 .net "RDdata_i", 31 0, v0389bd28_0;  alias, 1 drivers
v0389ba10_0 .net "RSaddr_i", 4 0, L_0389d170;  1 drivers
v0389b228_0 .net "RSdata_o", 31 0, L_0385cec0;  alias, 1 drivers
v0389b438_0 .net "RTaddr_i", 4 0, L_0389cd50;  1 drivers
v0389ba68_0 .net "RTdata_o", 31 0, L_0385d1d8;  alias, 1 drivers
v0389b490_0 .net "RegWrite_i", 0 0, L_0389d950;  alias, 1 drivers
v0389b4e8 .array/s "Reg_File", 31 0, 31 0;
v0389b7a8_0 .net *"_s0", 31 0, L_0389d118;  1 drivers
v0389b5f0_0 .net *"_s10", 6 0, L_0389cda8;  1 drivers
L_0389d8d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0389b6a0_0 .net *"_s13", 1 0, L_0389d8d8;  1 drivers
v0389b6f8_0 .net *"_s2", 6 0, L_0389d328;  1 drivers
L_0389d8b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0389b800_0 .net *"_s5", 1 0, L_0389d8b0;  1 drivers
v0389b750_0 .net *"_s8", 31 0, L_0389c9e0;  1 drivers
v0389b858_0 .net "clk_i", 0 0, v0389cfb8_0;  alias, 1 drivers
v0389bd80_0 .net "rst_i", 0 0, v0389c988_0;  alias, 1 drivers
L_0389d118 .array/port v0389b4e8, L_0389d328;
L_0389d328 .concat [ 5 2 0 0], L_0389d170, L_0389d8b0;
L_0389c9e0 .array/port v0389b4e8, L_0389cda8;
L_0389cda8 .concat [ 5 2 0 0], L_0389cd50, L_0389d8d8;
S_0385ee20 .scope module, "alu" "alu" 3 74, 10 7 0, S_0384e508;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_n"
    .port_info 1 /INPUT 32 "src1"
    .port_info 2 /INPUT 32 "src2"
    .port_info 3 /INPUT 4 "ALU_control"
    .port_info 4 /OUTPUT 32 "result"
    .port_info 5 /OUTPUT 1 "zero"
    .port_info 6 /OUTPUT 1 "cout"
    .port_info 7 /OUTPUT 1 "overflow"
v0389bf90_0 .net "ALU_control", 3 0, v038445e8_0;  alias, 1 drivers
v0389bc20_0 .var "cout", 0 0;
v0389bfe8_0 .var "overflow", 0 0;
v0389bd28_0 .var "result", 31 0;
v0389bbc8_0 .net "rst_n", 0 0, v0389c988_0;  alias, 1 drivers
v0389bc78_0 .net/s "src1", 31 0, L_0385cec0;  alias, 1 drivers
v0389bdd8_0 .net/s "src2", 31 0, L_0385d1d8;  alias, 1 drivers
v0389be30_0 .var "zero", 0 0;
E_0384c298 .event edge, v0389b9b8_0, v038445e8_0, v0389b228_0, v0389ba68_0;
    .scope S_03862158;
T_0 ;
    %wait E_0384c518;
    %load/vec4 v0389b9b8_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0389b648_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0389b960_0;
    %assign/vec4 v0389b648_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_03862088;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0389b2d8_0, 0, 32;
T_1.0 ;
    %load/vec4 v0389b2d8_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0389b2d8_0;
    %store/vec4a v0389b120, 4, 0;
    %load/vec4 v0389b2d8_0;
    %addi 1, 0, 32;
    %store/vec4 v0389b2d8_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 6 19 "$readmemb", "CO_test_data10.txt", v0389b120 {0 0 0};
    %end;
    .thread T_1;
    .scope S_009454c0;
T_2 ;
    %wait E_0384c518;
    %load/vec4 v0389bd80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0389b490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0389b070_0;
    %load/vec4 v0389b540_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0389b540_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0389b4e8, 4;
    %load/vec4 v0389b540_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0389b4e8, 0, 4;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0384e5d8;
T_3 ;
    %wait E_0384c9a0;
    %load/vec4 v03844698_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v038445e8_0, 0, 4;
    %jmp T_3.8;
T_3.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v038445e8_0, 0, 4;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v038445e8_0, 0, 4;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v038445e8_0, 0, 4;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v038445e8_0, 0, 4;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v038445e8_0, 0, 4;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v038445e8_0, 0, 4;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v038445e8_0, 0, 4;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0385ee20;
T_4 ;
    %wait E_0384c298;
    %load/vec4 v0389bbc8_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0389bf90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0389bd28_0, 0, 32;
    %jmp T_4.11;
T_4.2 ;
    %load/vec4 v0389bc78_0;
    %load/vec4 v0389bdd8_0;
    %and;
    %store/vec4 v0389bd28_0, 0, 32;
    %jmp T_4.11;
T_4.3 ;
    %load/vec4 v0389bc78_0;
    %load/vec4 v0389bdd8_0;
    %or;
    %store/vec4 v0389bd28_0, 0, 32;
    %jmp T_4.11;
T_4.4 ;
    %load/vec4 v0389bc78_0;
    %load/vec4 v0389bdd8_0;
    %add;
    %store/vec4 v0389bd28_0, 0, 32;
    %jmp T_4.11;
T_4.5 ;
    %load/vec4 v0389bc78_0;
    %load/vec4 v0389bdd8_0;
    %sub;
    %store/vec4 v0389bd28_0, 0, 32;
    %jmp T_4.11;
T_4.6 ;
    %load/vec4 v0389bc78_0;
    %load/vec4 v0389bdd8_0;
    %xor;
    %store/vec4 v0389bd28_0, 0, 32;
    %jmp T_4.11;
T_4.7 ;
    %load/vec4 v0389bc78_0;
    %load/vec4 v0389bdd8_0;
    %cmp/s;
    %jmp/0xz  T_4.12, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0389bd28_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0389bd28_0, 0, 32;
T_4.13 ;
    %jmp T_4.11;
T_4.8 ;
    %load/vec4 v0389bc78_0;
    %load/vec4 v0389bdd8_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0389bd28_0, 0, 32;
    %jmp T_4.11;
T_4.9 ;
    %load/vec4 v0389bc78_0;
    %load/vec4 v0389bdd8_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0389bd28_0, 0, 32;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0389be30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0389bc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0389bfe8_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0386bf18;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0389cfb8_0;
    %inv;
    %store/vec4 v0389cfb8_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0386bf18;
T_6 ;
    %vpi_call 2 25 "$dumpfile", "lab3.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0386bf18 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0386bf18;
T_7 ;
    %vpi_func 2 30 "$fopen" 32, "CO_Result.txt" {0 0 0};
    %store/vec4 v0389d2d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0389cfb8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0389c988_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0389d278_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0389c988_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 35 "$fclose", v0389d2d0_0 {0 0 0};
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0386bf18;
T_8 ;
    %wait E_0384c518;
    %load/vec4 v0389d278_0;
    %addi 1, 0, 32;
    %store/vec4 v0389d278_0, 0, 32;
    %load/vec4 v0389d278_0;
    %cmpi/e 100, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 2 41 "$fdisplay", v0389d2d0_0, "r0 = %3d, r1 = %3d, r2 = %3d, r3 = %3d, \012r4 = %3d, r5 = %3d, r6 = %3d, r7 = %3d, \012r8 = %3d, r9 = %3d, r10 = %2d, r11 = %2d", &A<v0389b4e8, 0>, &A<v0389b4e8, 1>, &A<v0389b4e8, 2>, &A<v0389b4e8, 3>, &A<v0389b4e8, 4>, &A<v0389b4e8, 5>, &A<v0389b4e8, 6>, &A<v0389b4e8, 7>, &A<v0389b4e8, 8>, &A<v0389b4e8, 9>, &A<v0389b4e8, 10>, &A<v0389b4e8, 11> {0 0 0};
    %vpi_call 2 46 "$display", "r0 = %3d, r1 = %3d, r2 = %3d, r3 = %3d, \012r4 = %3d, r5 = %3d, r6 = %3d, r7 = %3d, \012r8 = %3d, r9 = %3d, r10 = %2d, r11 = %2d", &A<v0389b4e8, 0>, &A<v0389b4e8, 1>, &A<v0389b4e8, 2>, &A<v0389b4e8, 3>, &A<v0389b4e8, 4>, &A<v0389b4e8, 5>, &A<v0389b4e8, 6>, &A<v0389b4e8, 7>, &A<v0389b4e8, 8>, &A<v0389b4e8, 9>, &A<v0389b4e8, 10>, &A<v0389b4e8, 11> {0 0 0};
T_8.0 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Simple_Single_CPU.v";
    "ALU_Ctrl.v";
    "Decoder.v";
    "Instr_Memory.v";
    "ProgramCounter.v";
    "Adder.v";
    "Reg_File.v";
    "alu.v";
