{"vcs1":{"timestamp_begin":1686126822.300366811, "rt":2.70, "ut":0.42, "st":0.06}}
{"vcselab":{"timestamp_begin":1686126825.030707541, "rt":0.64, "ut":0.18, "st":0.01}}
{"link":{"timestamp_begin":1686126825.696831176, "rt":0.13, "ut":0.11, "st":0.02}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1686126821.967372812}
{"VCS_COMP_START_TIME": 1686126821.967372812}
{"VCS_COMP_END_TIME": 1686126829.900611476}
{"VCS_USER_OPTIONS": "-R -sverilog tb.sv LASER_syn.v +define+USECOLOR+SDF +access+r +vcs+fsdbon +fsdb+mda +fsdbfile+LASER.fsdb -v /cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +maxdelays"}
{"vcs1": {"peak_mem": 16614}}
{"stitch_vcselab": {"peak_mem": 16657}}
