

================================================================
== Vitis HLS Report for 'conv1_tile_Pipeline_STREAM_OUT_CONV1_VITIS_LOOP_80_3_VITIS_LOOP_81_4'
================================================================
* Date:           Tue Oct 28 17:21:34 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.647 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    18498|    18498|  0.185 ms|  0.185 ms|  18498|  18498|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- STREAM_OUT_CONV1_VITIS_LOOP_80_3_VITIS_LOOP_81_4  |    18496|    18496|         2|          1|          1|  18496|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     206|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     273|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|      47|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      47|     560|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-----------------+---------+----+---+-----+-----+
    |        Instance       |      Module     | BRAM_18K| DSP| FF| LUT | URAM|
    +-----------------------+-----------------+---------+----+---+-----+-----+
    |mux_64_6_32_1_1_U1198  |mux_64_6_32_1_1  |        0|   0|  0|  273|    0|
    +-----------------------+-----------------+---------+----+---+-----+-----+
    |Total                  |                 |        0|   0|  0|  273|    0|
    +-----------------------+-----------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln79_1_fu_1085_p2      |         +|   0|  0|  22|          15|           1|
    |add_ln79_fu_1299_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln80_1_fu_1262_p2      |         +|   0|  0|  17|          10|           1|
    |add_ln80_fu_1132_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln81_fu_1256_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln82_1_fu_1182_p2      |         +|   0|  0|  18|           9|           9|
    |add_ln82_fu_1172_p2        |         +|   0|  0|  18|           9|           9|
    |and_ln79_fu_1126_p2        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln79_fu_1079_p2       |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln80_fu_1100_p2       |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln81_fu_1120_p2       |      icmp|   0|  0|  12|           5|           5|
    |or_ln80_fu_1138_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln79_1_fu_1305_p3   |    select|   0|  0|   7|           1|           7|
    |select_ln79_fu_1106_p3     |    select|   0|  0|   5|           1|           1|
    |select_ln80_1_fu_1152_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln80_2_fu_1268_p3   |    select|   0|  0|  10|           1|           1|
    |select_ln80_fu_1144_p3     |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln79_fu_1114_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 206|         100|          74|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |conv1_to_conv2_blk_n      |   9|          2|    1|          2|
    |feat_fu_204               |   9|          2|    7|         14|
    |indvar_flatten479_fu_200  |   9|          2|   10|         20|
    |indvar_flatten492_fu_208  |   9|          2|   15|         30|
    |th_1_fu_196               |   9|          2|    5|         10|
    |tw_fu_192                 |   9|          2|    5|         10|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  81|         18|   46|         92|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |feat_fu_204               |   7|   0|    7|          0|
    |icmp_ln80_reg_1498        |   1|   0|    1|          0|
    |indvar_flatten479_fu_200  |  10|   0|   10|          0|
    |indvar_flatten492_fu_208  |  15|   0|   15|          0|
    |th_1_fu_196               |   5|   0|    5|          0|
    |tw_fu_192                 |   5|   0|    5|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  47|   0|   47|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+--------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  conv1_tile_Pipeline_STREAM_OUT_CONV1_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  conv1_tile_Pipeline_STREAM_OUT_CONV1_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  conv1_tile_Pipeline_STREAM_OUT_CONV1_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  conv1_tile_Pipeline_STREAM_OUT_CONV1_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  conv1_tile_Pipeline_STREAM_OUT_CONV1_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  conv1_tile_Pipeline_STREAM_OUT_CONV1_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|conv1_to_conv2_din              |  out|   32|     ap_fifo|                                                        conv1_to_conv2|       pointer|
|conv1_to_conv2_full_n           |   in|    1|     ap_fifo|                                                        conv1_to_conv2|       pointer|
|conv1_to_conv2_write            |  out|    1|     ap_fifo|                                                        conv1_to_conv2|       pointer|
|layer1_output_tile_address0     |  out|    9|   ap_memory|                                                    layer1_output_tile|         array|
|layer1_output_tile_ce0          |  out|    1|   ap_memory|                                                    layer1_output_tile|         array|
|layer1_output_tile_q0           |   in|   32|   ap_memory|                                                    layer1_output_tile|         array|
|layer1_output_tile_1_address0   |  out|    9|   ap_memory|                                                  layer1_output_tile_1|         array|
|layer1_output_tile_1_ce0        |  out|    1|   ap_memory|                                                  layer1_output_tile_1|         array|
|layer1_output_tile_1_q0         |   in|   32|   ap_memory|                                                  layer1_output_tile_1|         array|
|layer1_output_tile_2_address0   |  out|    9|   ap_memory|                                                  layer1_output_tile_2|         array|
|layer1_output_tile_2_ce0        |  out|    1|   ap_memory|                                                  layer1_output_tile_2|         array|
|layer1_output_tile_2_q0         |   in|   32|   ap_memory|                                                  layer1_output_tile_2|         array|
|layer1_output_tile_3_address0   |  out|    9|   ap_memory|                                                  layer1_output_tile_3|         array|
|layer1_output_tile_3_ce0        |  out|    1|   ap_memory|                                                  layer1_output_tile_3|         array|
|layer1_output_tile_3_q0         |   in|   32|   ap_memory|                                                  layer1_output_tile_3|         array|
|layer1_output_tile_4_address0   |  out|    9|   ap_memory|                                                  layer1_output_tile_4|         array|
|layer1_output_tile_4_ce0        |  out|    1|   ap_memory|                                                  layer1_output_tile_4|         array|
|layer1_output_tile_4_q0         |   in|   32|   ap_memory|                                                  layer1_output_tile_4|         array|
|layer1_output_tile_5_address0   |  out|    9|   ap_memory|                                                  layer1_output_tile_5|         array|
|layer1_output_tile_5_ce0        |  out|    1|   ap_memory|                                                  layer1_output_tile_5|         array|
|layer1_output_tile_5_q0         |   in|   32|   ap_memory|                                                  layer1_output_tile_5|         array|
|layer1_output_tile_6_address0   |  out|    9|   ap_memory|                                                  layer1_output_tile_6|         array|
|layer1_output_tile_6_ce0        |  out|    1|   ap_memory|                                                  layer1_output_tile_6|         array|
|layer1_output_tile_6_q0         |   in|   32|   ap_memory|                                                  layer1_output_tile_6|         array|
|layer1_output_tile_7_address0   |  out|    9|   ap_memory|                                                  layer1_output_tile_7|         array|
|layer1_output_tile_7_ce0        |  out|    1|   ap_memory|                                                  layer1_output_tile_7|         array|
|layer1_output_tile_7_q0         |   in|   32|   ap_memory|                                                  layer1_output_tile_7|         array|
|layer1_output_tile_8_address0   |  out|    9|   ap_memory|                                                  layer1_output_tile_8|         array|
|layer1_output_tile_8_ce0        |  out|    1|   ap_memory|                                                  layer1_output_tile_8|         array|
|layer1_output_tile_8_q0         |   in|   32|   ap_memory|                                                  layer1_output_tile_8|         array|
|layer1_output_tile_9_address0   |  out|    9|   ap_memory|                                                  layer1_output_tile_9|         array|
|layer1_output_tile_9_ce0        |  out|    1|   ap_memory|                                                  layer1_output_tile_9|         array|
|layer1_output_tile_9_q0         |   in|   32|   ap_memory|                                                  layer1_output_tile_9|         array|
|layer1_output_tile_10_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_10|         array|
|layer1_output_tile_10_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_10|         array|
|layer1_output_tile_10_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_10|         array|
|layer1_output_tile_11_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_11|         array|
|layer1_output_tile_11_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_11|         array|
|layer1_output_tile_11_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_11|         array|
|layer1_output_tile_12_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_12|         array|
|layer1_output_tile_12_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_12|         array|
|layer1_output_tile_12_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_12|         array|
|layer1_output_tile_13_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_13|         array|
|layer1_output_tile_13_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_13|         array|
|layer1_output_tile_13_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_13|         array|
|layer1_output_tile_14_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_14|         array|
|layer1_output_tile_14_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_14|         array|
|layer1_output_tile_14_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_14|         array|
|layer1_output_tile_15_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_15|         array|
|layer1_output_tile_15_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_15|         array|
|layer1_output_tile_15_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_15|         array|
|layer1_output_tile_16_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_16|         array|
|layer1_output_tile_16_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_16|         array|
|layer1_output_tile_16_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_16|         array|
|layer1_output_tile_17_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_17|         array|
|layer1_output_tile_17_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_17|         array|
|layer1_output_tile_17_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_17|         array|
|layer1_output_tile_18_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_18|         array|
|layer1_output_tile_18_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_18|         array|
|layer1_output_tile_18_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_18|         array|
|layer1_output_tile_19_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_19|         array|
|layer1_output_tile_19_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_19|         array|
|layer1_output_tile_19_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_19|         array|
|layer1_output_tile_20_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_20|         array|
|layer1_output_tile_20_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_20|         array|
|layer1_output_tile_20_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_20|         array|
|layer1_output_tile_21_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_21|         array|
|layer1_output_tile_21_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_21|         array|
|layer1_output_tile_21_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_21|         array|
|layer1_output_tile_22_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_22|         array|
|layer1_output_tile_22_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_22|         array|
|layer1_output_tile_22_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_22|         array|
|layer1_output_tile_23_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_23|         array|
|layer1_output_tile_23_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_23|         array|
|layer1_output_tile_23_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_23|         array|
|layer1_output_tile_24_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_24|         array|
|layer1_output_tile_24_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_24|         array|
|layer1_output_tile_24_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_24|         array|
|layer1_output_tile_25_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_25|         array|
|layer1_output_tile_25_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_25|         array|
|layer1_output_tile_25_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_25|         array|
|layer1_output_tile_26_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_26|         array|
|layer1_output_tile_26_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_26|         array|
|layer1_output_tile_26_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_26|         array|
|layer1_output_tile_27_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_27|         array|
|layer1_output_tile_27_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_27|         array|
|layer1_output_tile_27_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_27|         array|
|layer1_output_tile_28_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_28|         array|
|layer1_output_tile_28_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_28|         array|
|layer1_output_tile_28_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_28|         array|
|layer1_output_tile_29_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_29|         array|
|layer1_output_tile_29_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_29|         array|
|layer1_output_tile_29_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_29|         array|
|layer1_output_tile_30_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_30|         array|
|layer1_output_tile_30_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_30|         array|
|layer1_output_tile_30_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_30|         array|
|layer1_output_tile_31_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_31|         array|
|layer1_output_tile_31_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_31|         array|
|layer1_output_tile_31_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_31|         array|
|layer1_output_tile_32_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_32|         array|
|layer1_output_tile_32_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_32|         array|
|layer1_output_tile_32_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_32|         array|
|layer1_output_tile_33_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_33|         array|
|layer1_output_tile_33_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_33|         array|
|layer1_output_tile_33_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_33|         array|
|layer1_output_tile_34_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_34|         array|
|layer1_output_tile_34_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_34|         array|
|layer1_output_tile_34_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_34|         array|
|layer1_output_tile_35_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_35|         array|
|layer1_output_tile_35_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_35|         array|
|layer1_output_tile_35_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_35|         array|
|layer1_output_tile_36_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_36|         array|
|layer1_output_tile_36_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_36|         array|
|layer1_output_tile_36_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_36|         array|
|layer1_output_tile_37_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_37|         array|
|layer1_output_tile_37_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_37|         array|
|layer1_output_tile_37_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_37|         array|
|layer1_output_tile_38_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_38|         array|
|layer1_output_tile_38_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_38|         array|
|layer1_output_tile_38_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_38|         array|
|layer1_output_tile_39_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_39|         array|
|layer1_output_tile_39_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_39|         array|
|layer1_output_tile_39_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_39|         array|
|layer1_output_tile_40_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_40|         array|
|layer1_output_tile_40_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_40|         array|
|layer1_output_tile_40_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_40|         array|
|layer1_output_tile_41_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_41|         array|
|layer1_output_tile_41_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_41|         array|
|layer1_output_tile_41_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_41|         array|
|layer1_output_tile_42_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_42|         array|
|layer1_output_tile_42_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_42|         array|
|layer1_output_tile_42_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_42|         array|
|layer1_output_tile_43_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_43|         array|
|layer1_output_tile_43_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_43|         array|
|layer1_output_tile_43_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_43|         array|
|layer1_output_tile_44_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_44|         array|
|layer1_output_tile_44_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_44|         array|
|layer1_output_tile_44_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_44|         array|
|layer1_output_tile_45_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_45|         array|
|layer1_output_tile_45_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_45|         array|
|layer1_output_tile_45_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_45|         array|
|layer1_output_tile_46_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_46|         array|
|layer1_output_tile_46_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_46|         array|
|layer1_output_tile_46_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_46|         array|
|layer1_output_tile_47_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_47|         array|
|layer1_output_tile_47_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_47|         array|
|layer1_output_tile_47_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_47|         array|
|layer1_output_tile_48_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_48|         array|
|layer1_output_tile_48_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_48|         array|
|layer1_output_tile_48_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_48|         array|
|layer1_output_tile_49_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_49|         array|
|layer1_output_tile_49_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_49|         array|
|layer1_output_tile_49_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_49|         array|
|layer1_output_tile_50_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_50|         array|
|layer1_output_tile_50_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_50|         array|
|layer1_output_tile_50_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_50|         array|
|layer1_output_tile_51_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_51|         array|
|layer1_output_tile_51_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_51|         array|
|layer1_output_tile_51_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_51|         array|
|layer1_output_tile_52_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_52|         array|
|layer1_output_tile_52_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_52|         array|
|layer1_output_tile_52_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_52|         array|
|layer1_output_tile_53_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_53|         array|
|layer1_output_tile_53_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_53|         array|
|layer1_output_tile_53_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_53|         array|
|layer1_output_tile_54_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_54|         array|
|layer1_output_tile_54_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_54|         array|
|layer1_output_tile_54_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_54|         array|
|layer1_output_tile_55_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_55|         array|
|layer1_output_tile_55_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_55|         array|
|layer1_output_tile_55_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_55|         array|
|layer1_output_tile_56_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_56|         array|
|layer1_output_tile_56_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_56|         array|
|layer1_output_tile_56_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_56|         array|
|layer1_output_tile_57_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_57|         array|
|layer1_output_tile_57_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_57|         array|
|layer1_output_tile_57_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_57|         array|
|layer1_output_tile_58_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_58|         array|
|layer1_output_tile_58_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_58|         array|
|layer1_output_tile_58_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_58|         array|
|layer1_output_tile_59_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_59|         array|
|layer1_output_tile_59_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_59|         array|
|layer1_output_tile_59_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_59|         array|
|layer1_output_tile_60_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_60|         array|
|layer1_output_tile_60_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_60|         array|
|layer1_output_tile_60_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_60|         array|
|layer1_output_tile_61_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_61|         array|
|layer1_output_tile_61_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_61|         array|
|layer1_output_tile_61_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_61|         array|
|layer1_output_tile_62_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_62|         array|
|layer1_output_tile_62_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_62|         array|
|layer1_output_tile_62_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_62|         array|
|layer1_output_tile_63_address0  |  out|    9|   ap_memory|                                                 layer1_output_tile_63|         array|
|layer1_output_tile_63_ce0       |  out|    1|   ap_memory|                                                 layer1_output_tile_63|         array|
|layer1_output_tile_63_q0        |   in|   32|   ap_memory|                                                 layer1_output_tile_63|         array|
+--------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

