// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_operator_2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read4,
        p_read5,
        p_read6,
        p_read47,
        p_read58,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        grp_fu_4214_p_din0,
        grp_fu_4214_p_din1,
        grp_fu_4214_p_dout0,
        grp_fu_4214_p_ce,
        grp_fu_12750_p_din0,
        grp_fu_12750_p_din1,
        grp_fu_12750_p_opcode,
        grp_fu_12750_p_dout0,
        grp_fu_12750_p_ce,
        grp_fu_4223_p_din0,
        grp_fu_4223_p_din1,
        grp_fu_4223_p_opcode,
        grp_fu_4223_p_dout0,
        grp_fu_4223_p_ce,
        grp_p_mul_161_fu_3805_p_din1,
        grp_p_mul_161_fu_3805_p_din2,
        grp_p_mul_161_fu_3805_p_din3,
        grp_p_mul_161_fu_3805_p_din4,
        grp_p_mul_161_fu_3805_p_din5,
        grp_p_mul_161_fu_3805_p_din6,
        grp_p_mul_161_fu_3805_p_din7,
        grp_p_mul_161_fu_3805_p_din8,
        grp_p_mul_161_fu_3805_p_din9,
        grp_p_mul_161_fu_3805_p_dout0_0,
        grp_p_mul_161_fu_3805_p_dout0_1,
        grp_p_mul_161_fu_3805_p_dout0_2,
        grp_p_mul_161_fu_3805_p_start,
        grp_p_mul_161_fu_3805_p_ready,
        grp_p_mul_161_fu_3805_p_done,
        grp_p_mul_161_fu_3805_p_idle
);

parameter    ap_ST_fsm_state1 = 32'd1;
parameter    ap_ST_fsm_state2 = 32'd2;
parameter    ap_ST_fsm_state3 = 32'd4;
parameter    ap_ST_fsm_state4 = 32'd8;
parameter    ap_ST_fsm_state5 = 32'd16;
parameter    ap_ST_fsm_state6 = 32'd32;
parameter    ap_ST_fsm_state7 = 32'd64;
parameter    ap_ST_fsm_state8 = 32'd128;
parameter    ap_ST_fsm_state9 = 32'd256;
parameter    ap_ST_fsm_state10 = 32'd512;
parameter    ap_ST_fsm_state11 = 32'd1024;
parameter    ap_ST_fsm_state12 = 32'd2048;
parameter    ap_ST_fsm_state13 = 32'd4096;
parameter    ap_ST_fsm_state14 = 32'd8192;
parameter    ap_ST_fsm_state15 = 32'd16384;
parameter    ap_ST_fsm_state16 = 32'd32768;
parameter    ap_ST_fsm_state17 = 32'd65536;
parameter    ap_ST_fsm_state18 = 32'd131072;
parameter    ap_ST_fsm_state19 = 32'd262144;
parameter    ap_ST_fsm_state20 = 32'd524288;
parameter    ap_ST_fsm_state21 = 32'd1048576;
parameter    ap_ST_fsm_state22 = 32'd2097152;
parameter    ap_ST_fsm_state23 = 32'd4194304;
parameter    ap_ST_fsm_state24 = 32'd8388608;
parameter    ap_ST_fsm_state25 = 32'd16777216;
parameter    ap_ST_fsm_state26 = 32'd33554432;
parameter    ap_ST_fsm_state27 = 32'd67108864;
parameter    ap_ST_fsm_state28 = 32'd134217728;
parameter    ap_ST_fsm_state29 = 32'd268435456;
parameter    ap_ST_fsm_state30 = 32'd536870912;
parameter    ap_ST_fsm_state31 = 32'd1073741824;
parameter    ap_ST_fsm_state32 = 32'd2147483648;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read;
input  [31:0] p_read4;
input  [31:0] p_read5;
input  [31:0] p_read6;
input  [31:0] p_read47;
input  [31:0] p_read58;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] grp_fu_4214_p_din0;
output  [31:0] grp_fu_4214_p_din1;
input  [31:0] grp_fu_4214_p_dout0;
output   grp_fu_4214_p_ce;
output  [31:0] grp_fu_12750_p_din0;
output  [31:0] grp_fu_12750_p_din1;
output  [4:0] grp_fu_12750_p_opcode;
input  [0:0] grp_fu_12750_p_dout0;
output   grp_fu_12750_p_ce;
output  [31:0] grp_fu_4223_p_din0;
output  [31:0] grp_fu_4223_p_din1;
output  [4:0] grp_fu_4223_p_opcode;
input  [0:0] grp_fu_4223_p_dout0;
output   grp_fu_4223_p_ce;
output  [31:0] grp_p_mul_161_fu_3805_p_din1;
output  [31:0] grp_p_mul_161_fu_3805_p_din2;
output  [31:0] grp_p_mul_161_fu_3805_p_din3;
output  [31:0] grp_p_mul_161_fu_3805_p_din4;
output  [31:0] grp_p_mul_161_fu_3805_p_din5;
output  [31:0] grp_p_mul_161_fu_3805_p_din6;
output  [31:0] grp_p_mul_161_fu_3805_p_din7;
output  [31:0] grp_p_mul_161_fu_3805_p_din8;
output  [31:0] grp_p_mul_161_fu_3805_p_din9;
input  [31:0] grp_p_mul_161_fu_3805_p_dout0_0;
input  [31:0] grp_p_mul_161_fu_3805_p_dout0_1;
input  [31:0] grp_p_mul_161_fu_3805_p_dout0_2;
output   grp_p_mul_161_fu_3805_p_start;
input   grp_p_mul_161_fu_3805_p_ready;
input   grp_p_mul_161_fu_3805_p_done;
input   grp_p_mul_161_fu_3805_p_idle;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_357;
wire    ap_CS_fsm_state4;
wire    grp_p_mul_161_fu_250_ap_ready;
wire    grp_p_mul_161_fu_250_ap_done;
wire    ap_CS_fsm_state9;
reg   [31:0] reg_365;
reg   [31:0] reg_373;
wire   [31:0] grp_fu_307_p2;
reg   [31:0] reg_381;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state15;
wire   [31:0] grp_fu_311_p2;
reg   [31:0] reg_387;
wire   [31:0] grp_fu_315_p2;
reg   [31:0] reg_393;
wire    ap_CS_fsm_state3;
reg   [31:0] eps_tmp_0_reg_692;
wire    ap_CS_fsm_state8;
reg   [31:0] eps_tmp_1_reg_698;
reg   [31:0] eps_tmp_2_reg_704;
reg   [31:0] tmp_36_reg_710;
wire    ap_CS_fsm_state24;
wire   [31:0] grp_fu_323_p2;
reg   [31:0] tmp_37_reg_720;
wire   [31:0] grp_fu_327_p2;
reg   [31:0] tmp_38_reg_728;
wire   [0:0] and_ln75_fu_450_p2;
reg   [0:0] and_ln75_reg_736;
wire    ap_CS_fsm_state26;
wire   [1:0] empty_fu_459_p1;
reg   [1:0] empty_reg_740;
wire    ap_CS_fsm_state28;
wire   [0:0] icmp_ln90_fu_464_p2;
reg   [0:0] icmp_ln90_reg_746;
wire   [1:0] xor_ln90_fu_470_p2;
reg   [1:0] xor_ln90_reg_750;
wire   [1:0] tmp_39_fu_501_p2;
wire    ap_CS_fsm_state30;
wire   [0:0] icmp_ln102_fu_507_p2;
reg   [0:0] icmp_ln102_reg_770;
wire   [2:0] select_ln102_fu_529_p3;
reg   [2:0] select_ln102_reg_774;
wire    grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_ap_start;
wire    grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_ap_done;
wire    grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_ap_idle;
wire    grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_ap_ready;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_den_norm_1_020_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_den_norm_1_020_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_den_norm_2_019_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_den_norm_2_019_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_den_norm_28_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_den_norm_28_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_den_norm_17_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_den_norm_17_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_grp_fu_319_p_din0;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_grp_fu_319_p_din1;
wire    grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_grp_fu_319_p_ce;
reg   [31:0] grp_p_mul_161_fu_250_num_a_0_read;
reg   [31:0] grp_p_mul_161_fu_250_num_a_1_read;
reg   [31:0] grp_p_mul_161_fu_250_num_a_2_read;
reg   [31:0] grp_p_mul_161_fu_250_num_b_0_read;
reg   [31:0] grp_p_mul_161_fu_250_num_b_1_read;
reg   [31:0] grp_p_mul_161_fu_250_num_b_2_read;
reg   [31:0] grp_p_mul_161_fu_250_num_res_0_read;
reg   [31:0] grp_p_mul_161_fu_250_num_res_1_read;
reg   [31:0] grp_p_mul_161_fu_250_num_res_2_read;
wire    grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_ap_start;
wire    grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_ap_done;
wire    grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_ap_idle;
wire    grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_ap_ready;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_idx_tmp_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_idx_tmp_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_grp_fu_779_p_din0;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_grp_fu_779_p_din1;
wire   [4:0] grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_grp_fu_779_p_opcode;
wire    grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_grp_fu_779_p_ce;
wire    grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_ap_start;
wire    grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_ap_done;
wire    grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_ap_idle;
wire    grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_ap_ready;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_agg_result_1_2_021_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_agg_result_1_2_021_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_agg_result_1_1_015_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_agg_result_1_1_015_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_agg_result_1_0_09_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_agg_result_1_0_09_out_ap_vld;
wire    grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_ap_start;
wire    grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_ap_done;
wire    grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_ap_idle;
wire    grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_ap_ready;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_agg_result_1_2_018_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_agg_result_1_2_018_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_agg_result_1_1_012_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_agg_result_1_1_012_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_agg_result_1_0_06_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_agg_result_1_0_06_out_ap_vld;
reg   [31:0] agg_result_1_2_019_reg_136;
reg   [31:0] agg_result_1_1_013_reg_146;
reg   [31:0] agg_result_1_0_07_reg_156;
reg   [1:0] ap_phi_mux_base_0_lcssa_i2527_phi_fu_170_p4;
reg   [1:0] base_0_lcssa_i2527_reg_166;
wire   [1:0] base_fu_494_p2;
reg   [1:0] empty_32_reg_178;
reg   [31:0] ap_phi_mux_agg_result_1_2_0_phi_fu_192_p6;
reg   [31:0] agg_result_1_2_0_reg_189;
wire    ap_CS_fsm_state32;
reg   [31:0] ap_phi_mux_agg_result_1_1_0_phi_fu_203_p6;
reg   [31:0] agg_result_1_1_0_reg_200;
reg   [31:0] ap_phi_mux_agg_result_1_0_0_phi_fu_214_p6;
reg   [31:0] agg_result_1_0_0_reg_211;
reg   [1:0] ap_phi_mux_c_p_1_phi_fu_226_p6;
reg   [1:0] c_p_1_reg_222;
reg    grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_p_mul_161_fu_250_ap_start_reg;
reg    grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_ap_start_reg;
wire    ap_CS_fsm_state27;
reg    grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_ap_start_reg;
wire    ap_CS_fsm_state29;
reg    grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_ap_start_reg;
wire    ap_CS_fsm_state31;
reg   [31:0] grp_fu_307_p0;
reg   [31:0] grp_fu_307_p1;
wire    ap_CS_fsm_state12;
reg   [31:0] grp_fu_311_p0;
reg   [31:0] grp_fu_311_p1;
reg   [31:0] grp_fu_315_p0;
reg   [31:0] grp_fu_315_p1;
reg   [31:0] grp_fu_319_p0;
reg   [31:0] grp_fu_319_p1;
wire    ap_CS_fsm_state16;
wire   [31:0] bitcast_ln75_fu_415_p1;
wire   [7:0] tmp_s_fu_418_p4;
wire   [22:0] trunc_ln75_fu_428_p1;
wire   [0:0] icmp_ln75_1_fu_438_p2;
wire   [0:0] icmp_ln75_fu_432_p2;
wire   [0:0] or_ln75_fu_444_p2;
wire   [1:0] sub_ln90_fu_489_p2;
wire   [2:0] zext_ln102_fu_513_p1;
wire   [0:0] icmp_ln102_1_fu_517_p2;
wire   [2:0] add_ln102_fu_523_p2;
wire  signed [31:0] sext_ln268_fu_550_p1;
reg    grp_fu_307_ce;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
reg    grp_fu_311_ce;
reg    grp_fu_315_ce;
reg    grp_fu_319_ce;
reg    grp_fu_779_ce;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [31:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
reg    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
reg    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 32'd1;
#0 grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_ap_start_reg = 1'b0;
#0 grp_p_mul_161_fu_250_ap_start_reg = 1'b0;
#0 grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_ap_start_reg = 1'b0;
#0 grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_ap_start_reg = 1'b0;
#0 grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

main_operator_2_Pipeline_VITIS_LOOP_213_1 grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_ap_start),
    .ap_done(grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_ap_done),
    .ap_idle(grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_ap_idle),
    .ap_ready(grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_ap_ready),
    .p_read47(p_read47),
    .p_read58(p_read58),
    .p_read6(p_read6),
    .den_norm_1_020_out(grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_den_norm_1_020_out),
    .den_norm_1_020_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_den_norm_1_020_out_ap_vld),
    .den_norm_2_019_out(grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_den_norm_2_019_out),
    .den_norm_2_019_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_den_norm_2_019_out_ap_vld),
    .den_norm_28_out(grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_den_norm_28_out),
    .den_norm_28_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_den_norm_28_out_ap_vld),
    .den_norm_17_out(grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_den_norm_17_out),
    .den_norm_17_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_den_norm_17_out_ap_vld),
    .grp_fu_319_p_din0(grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_grp_fu_319_p_din0),
    .grp_fu_319_p_din1(grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_grp_fu_319_p_din1),
    .grp_fu_319_p_dout0(grp_fu_4214_p_dout0),
    .grp_fu_319_p_ce(grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_grp_fu_319_p_ce)
);

main_operator_2_Pipeline_VITIS_LOOP_82_1_s grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_ap_start),
    .ap_done(grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_ap_done),
    .ap_idle(grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_ap_idle),
    .ap_ready(grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_ap_ready),
    .tmp_36(tmp_36_reg_710),
    .tmp_37(tmp_37_reg_720),
    .tmp_38(tmp_38_reg_728),
    .idx_tmp_out(grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_idx_tmp_out_ap_vld),
    .grp_fu_779_p_din0(grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_grp_fu_779_p_din0),
    .grp_fu_779_p_din1(grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_grp_fu_779_p_din1),
    .grp_fu_779_p_opcode(grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_grp_fu_779_p_opcode),
    .grp_fu_779_p_dout0(grp_fu_4223_p_dout0),
    .grp_fu_779_p_ce(grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_grp_fu_779_p_ce)
);

main_operator_2_Pipeline_VITIS_LOOP_90_2_s grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_ap_start),
    .ap_done(grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_ap_done),
    .ap_idle(grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_ap_idle),
    .ap_ready(grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_ap_ready),
    .tmp_38(tmp_38_reg_728),
    .tmp_37(tmp_37_reg_720),
    .tmp_36(tmp_36_reg_710),
    .zext_ln90(empty_reg_740),
    .xor_ln90(xor_ln90_reg_750),
    .agg_result_1_2_021_out(grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_agg_result_1_2_021_out),
    .agg_result_1_2_021_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_agg_result_1_2_021_out_ap_vld),
    .agg_result_1_1_015_out(grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_agg_result_1_1_015_out),
    .agg_result_1_1_015_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_agg_result_1_1_015_out_ap_vld),
    .agg_result_1_0_09_out(grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_agg_result_1_0_09_out),
    .agg_result_1_0_09_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_agg_result_1_0_09_out_ap_vld)
);

main_operator_2_Pipeline_VITIS_LOOP_102_3_s grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_ap_start),
    .ap_done(grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_ap_done),
    .ap_idle(grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_ap_idle),
    .ap_ready(grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_ap_ready),
    .agg_result_1_2_019(agg_result_1_2_019_reg_136),
    .agg_result_1_1_013(agg_result_1_1_013_reg_146),
    .agg_result_1_0_07(agg_result_1_0_07_reg_156),
    .zext_ln102(base_0_lcssa_i2527_reg_166),
    .zext_ln102_2(select_ln102_reg_774),
    .agg_result_1_2_018_out(grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_agg_result_1_2_018_out),
    .agg_result_1_2_018_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_agg_result_1_2_018_out_ap_vld),
    .agg_result_1_1_012_out(grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_agg_result_1_1_012_out),
    .agg_result_1_1_012_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_agg_result_1_1_012_out_ap_vld),
    .agg_result_1_0_06_out(grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_agg_result_1_0_06_out),
    .agg_result_1_0_06_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_agg_result_1_0_06_out_ap_vld)
);

main_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U892(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_307_p0),
    .din1(grp_fu_307_p1),
    .ce(grp_fu_307_ce),
    .dout(grp_fu_307_p2)
);

main_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U893(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_311_p0),
    .din1(grp_fu_311_p1),
    .ce(grp_fu_311_ce),
    .dout(grp_fu_311_p2)
);

main_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U894(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_315_p0),
    .din1(grp_fu_315_p1),
    .ce(grp_fu_315_ce),
    .dout(grp_fu_315_p2)
);

main_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U896(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_387),
    .din1(p_read6),
    .ce(1'b1),
    .dout(grp_fu_323_p2)
);

main_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U897(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_393),
    .din1(p_read6),
    .ce(1'b1),
    .dout(grp_fu_327_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state32)) begin
            ap_return_0_preg <= sext_ln268_fu_550_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state32)) begin
            ap_return_1_preg <= ap_phi_mux_agg_result_1_0_0_phi_fu_214_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state32)) begin
            ap_return_2_preg <= ap_phi_mux_agg_result_1_1_0_phi_fu_203_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state32)) begin
            ap_return_3_preg <= ap_phi_mux_agg_result_1_2_0_phi_fu_192_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state30) & ((icmp_ln102_fu_507_p2 == 1'd0) | (icmp_ln90_reg_746 == 1'd0)))) begin
            grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_ap_start_reg <= 1'b1;
        end else if ((grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_ap_ready == 1'b1)) begin
            grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_ap_start_reg <= 1'b1;
        end else if ((grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_ap_ready == 1'b1)) begin
            grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state26) & (1'd1 == and_ln75_fu_450_p2))) begin
            grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_ap_start_reg <= 1'b1;
        end else if ((grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_ap_ready == 1'b1)) begin
            grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state28) & (icmp_ln90_fu_464_p2 == 1'd1))) begin
            grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_ap_start_reg <= 1'b1;
        end else if ((grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_ap_ready == 1'b1)) begin
            grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_mul_161_fu_250_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state3) | ((grp_p_mul_161_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
            grp_p_mul_161_fu_250_ap_start_reg <= 1'b1;
        end else if ((grp_p_mul_161_fu_250_ap_ready == 1'b1)) begin
            grp_p_mul_161_fu_250_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln102_fu_507_p2 == 1'd0) & (icmp_ln90_reg_746 == 1'd1))) begin
        agg_result_1_0_07_reg_156 <= grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_agg_result_1_0_09_out;
    end else if (((1'b1 == ap_CS_fsm_state28) & (icmp_ln90_fu_464_p2 == 1'd0))) begin
        agg_result_1_0_07_reg_156 <= tmp_36_reg_710;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln102_fu_507_p2 == 1'd1) & (icmp_ln90_reg_746 == 1'd1))) begin
        agg_result_1_0_0_reg_211 <= grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_agg_result_1_0_09_out;
    end else if (((1'b1 == ap_CS_fsm_state26) & (1'd0 == and_ln75_fu_450_p2))) begin
        agg_result_1_0_0_reg_211 <= tmp_36_reg_710;
    end else if (((1'b1 == ap_CS_fsm_state32) & (((icmp_ln102_reg_770 == 1'd0) & (1'd1 == and_ln75_reg_736)) | ((1'd1 == and_ln75_reg_736) & (icmp_ln90_reg_746 == 1'd0))))) begin
        agg_result_1_0_0_reg_211 <= grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_agg_result_1_0_06_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln102_fu_507_p2 == 1'd0) & (icmp_ln90_reg_746 == 1'd1))) begin
        agg_result_1_1_013_reg_146 <= grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_agg_result_1_1_015_out;
    end else if (((1'b1 == ap_CS_fsm_state28) & (icmp_ln90_fu_464_p2 == 1'd0))) begin
        agg_result_1_1_013_reg_146 <= tmp_37_reg_720;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln102_fu_507_p2 == 1'd1) & (icmp_ln90_reg_746 == 1'd1))) begin
        agg_result_1_1_0_reg_200 <= grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_agg_result_1_1_015_out;
    end else if (((1'b1 == ap_CS_fsm_state26) & (1'd0 == and_ln75_fu_450_p2))) begin
        agg_result_1_1_0_reg_200 <= tmp_37_reg_720;
    end else if (((1'b1 == ap_CS_fsm_state32) & (((icmp_ln102_reg_770 == 1'd0) & (1'd1 == and_ln75_reg_736)) | ((1'd1 == and_ln75_reg_736) & (icmp_ln90_reg_746 == 1'd0))))) begin
        agg_result_1_1_0_reg_200 <= grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_agg_result_1_1_012_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln102_fu_507_p2 == 1'd0) & (icmp_ln90_reg_746 == 1'd1))) begin
        agg_result_1_2_019_reg_136 <= grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_agg_result_1_2_021_out;
    end else if (((1'b1 == ap_CS_fsm_state28) & (icmp_ln90_fu_464_p2 == 1'd0))) begin
        agg_result_1_2_019_reg_136 <= tmp_38_reg_728;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln102_fu_507_p2 == 1'd1) & (icmp_ln90_reg_746 == 1'd1))) begin
        agg_result_1_2_0_reg_189 <= grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_agg_result_1_2_021_out;
    end else if (((1'b1 == ap_CS_fsm_state26) & (1'd0 == and_ln75_fu_450_p2))) begin
        agg_result_1_2_0_reg_189 <= tmp_38_reg_728;
    end else if (((1'b1 == ap_CS_fsm_state32) & (((icmp_ln102_reg_770 == 1'd0) & (1'd1 == and_ln75_reg_736)) | ((1'd1 == and_ln75_reg_736) & (icmp_ln90_reg_746 == 1'd0))))) begin
        agg_result_1_2_0_reg_189 <= grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_agg_result_1_2_018_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln102_fu_507_p2 == 1'd0) & (icmp_ln90_reg_746 == 1'd1))) begin
        base_0_lcssa_i2527_reg_166 <= base_fu_494_p2;
    end else if (((1'b1 == ap_CS_fsm_state28) & (icmp_ln90_fu_464_p2 == 1'd0))) begin
        base_0_lcssa_i2527_reg_166 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln102_fu_507_p2 == 1'd1) & (icmp_ln90_reg_746 == 1'd1))) begin
        c_p_1_reg_222 <= tmp_39_fu_501_p2;
    end else if (((1'b1 == ap_CS_fsm_state26) & (1'd0 == and_ln75_fu_450_p2))) begin
        c_p_1_reg_222 <= 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state32) & (((icmp_ln102_reg_770 == 1'd0) & (1'd1 == and_ln75_reg_736)) | ((1'd1 == and_ln75_reg_736) & (icmp_ln90_reg_746 == 1'd0))))) begin
        c_p_1_reg_222 <= empty_32_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln102_fu_507_p2 == 1'd0) & (icmp_ln90_reg_746 == 1'd1))) begin
        empty_32_reg_178 <= tmp_39_fu_501_p2;
    end else if (((1'b1 == ap_CS_fsm_state28) & (icmp_ln90_fu_464_p2 == 1'd0))) begin
        empty_32_reg_178 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        and_ln75_reg_736 <= and_ln75_fu_450_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        empty_reg_740 <= empty_fu_459_p1;
        icmp_ln90_reg_746 <= icmp_ln90_fu_464_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        eps_tmp_0_reg_692 <= grp_p_mul_161_fu_3805_p_dout0_0;
        eps_tmp_1_reg_698 <= grp_p_mul_161_fu_3805_p_dout0_1;
        eps_tmp_2_reg_704 <= grp_p_mul_161_fu_3805_p_dout0_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln90_reg_746 == 1'd1))) begin
        icmp_ln102_reg_770 <= icmp_ln102_fu_507_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_p_mul_161_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((grp_p_mul_161_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        reg_357 <= grp_p_mul_161_fu_3805_p_dout0_0;
        reg_365 <= grp_p_mul_161_fu_3805_p_dout0_1;
        reg_373 <= grp_p_mul_161_fu_3805_p_dout0_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state15))) begin
        reg_381 <= grp_fu_307_p2;
        reg_387 <= grp_fu_311_p2;
        reg_393 <= grp_fu_315_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & ((icmp_ln102_fu_507_p2 == 1'd0) | (icmp_ln90_reg_746 == 1'd0)))) begin
        select_ln102_reg_774 <= select_ln102_fu_529_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        tmp_36_reg_710 <= grp_fu_4214_p_dout0;
        tmp_37_reg_720 <= grp_fu_323_p2;
        tmp_38_reg_728 <= grp_fu_327_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (icmp_ln90_fu_464_p2 == 1'd1))) begin
        xor_ln90_reg_750 <= xor_ln90_fu_470_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_ap_done == 1'b0)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_ap_done == 1'b0)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_ap_done == 1'b0)) begin
        ap_ST_fsm_state31_blk = 1'b1;
    end else begin
        ap_ST_fsm_state31_blk = 1'b0;
    end
end

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_p_mul_161_fu_250_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_p_mul_161_fu_250_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_p_mul_161_fu_250_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) & (((icmp_ln102_reg_770 == 1'd0) & (1'd1 == and_ln75_reg_736)) | ((1'd1 == and_ln75_reg_736) & (icmp_ln90_reg_746 == 1'd0))))) begin
        ap_phi_mux_agg_result_1_0_0_phi_fu_214_p6 = grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_agg_result_1_0_06_out;
    end else begin
        ap_phi_mux_agg_result_1_0_0_phi_fu_214_p6 = agg_result_1_0_0_reg_211;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) & (((icmp_ln102_reg_770 == 1'd0) & (1'd1 == and_ln75_reg_736)) | ((1'd1 == and_ln75_reg_736) & (icmp_ln90_reg_746 == 1'd0))))) begin
        ap_phi_mux_agg_result_1_1_0_phi_fu_203_p6 = grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_agg_result_1_1_012_out;
    end else begin
        ap_phi_mux_agg_result_1_1_0_phi_fu_203_p6 = agg_result_1_1_0_reg_200;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) & (((icmp_ln102_reg_770 == 1'd0) & (1'd1 == and_ln75_reg_736)) | ((1'd1 == and_ln75_reg_736) & (icmp_ln90_reg_746 == 1'd0))))) begin
        ap_phi_mux_agg_result_1_2_0_phi_fu_192_p6 = grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_agg_result_1_2_018_out;
    end else begin
        ap_phi_mux_agg_result_1_2_0_phi_fu_192_p6 = agg_result_1_2_0_reg_189;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln102_fu_507_p2 == 1'd0) & (icmp_ln90_reg_746 == 1'd1))) begin
        ap_phi_mux_base_0_lcssa_i2527_phi_fu_170_p4 = base_fu_494_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i2527_phi_fu_170_p4 = base_0_lcssa_i2527_reg_166;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) & (((icmp_ln102_reg_770 == 1'd0) & (1'd1 == and_ln75_reg_736)) | ((1'd1 == and_ln75_reg_736) & (icmp_ln90_reg_746 == 1'd0))))) begin
        ap_phi_mux_c_p_1_phi_fu_226_p6 = empty_32_reg_178;
    end else begin
        ap_phi_mux_c_p_1_phi_fu_226_p6 = c_p_1_reg_222;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        ap_return_0 = sext_ln268_fu_550_p1;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        ap_return_1 = ap_phi_mux_agg_result_1_0_0_phi_fu_214_p6;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        ap_return_2 = ap_phi_mux_agg_result_1_1_0_phi_fu_203_p6;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        ap_return_3 = ap_phi_mux_agg_result_1_2_0_phi_fu_192_p6;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state15) | ((grp_p_mul_161_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((grp_p_mul_161_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((grp_p_mul_161_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        grp_fu_307_ce = 1'b1;
    end else begin
        grp_fu_307_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_fu_307_p0 = reg_381;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_307_p0 = grp_p_mul_161_fu_3805_p_dout0_0;
    end else begin
        grp_fu_307_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_307_p1 = reg_357;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_307_p1 = grp_p_mul_161_fu_3805_p_dout0_0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_307_p1 = p_read;
    end else begin
        grp_fu_307_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state15) | ((grp_p_mul_161_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((grp_p_mul_161_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((grp_p_mul_161_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        grp_fu_311_ce = 1'b1;
    end else begin
        grp_fu_311_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_fu_311_p0 = reg_387;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_311_p0 = grp_p_mul_161_fu_3805_p_dout0_1;
    end else begin
        grp_fu_311_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_311_p1 = reg_365;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_311_p1 = grp_p_mul_161_fu_3805_p_dout0_1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_311_p1 = p_read4;
    end else begin
        grp_fu_311_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state15) | ((grp_p_mul_161_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((grp_p_mul_161_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((grp_p_mul_161_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        grp_fu_315_ce = 1'b1;
    end else begin
        grp_fu_315_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_fu_315_p0 = reg_393;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_315_p0 = grp_p_mul_161_fu_3805_p_dout0_2;
    end else begin
        grp_fu_315_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_315_p1 = reg_373;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_315_p1 = grp_p_mul_161_fu_3805_p_dout0_2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_315_p1 = p_read5;
    end else begin
        grp_fu_315_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_319_ce = grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_grp_fu_319_p_ce;
    end else begin
        grp_fu_319_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_319_p0 = grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_grp_fu_319_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_319_p0 = reg_381;
    end else begin
        grp_fu_319_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_319_p1 = grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_grp_fu_319_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_319_p1 = p_read6;
    end else begin
        grp_fu_319_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_779_ce = grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_grp_fu_779_p_ce;
    end else begin
        grp_fu_779_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_p_mul_161_fu_250_num_a_0_read = eps_tmp_0_reg_692;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_p_mul_161_fu_250_num_a_0_read = reg_357;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_p_mul_161_fu_250_num_a_0_read = 32'd0;
    end else begin
        grp_p_mul_161_fu_250_num_a_0_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_p_mul_161_fu_250_num_a_1_read = eps_tmp_1_reg_698;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_p_mul_161_fu_250_num_a_1_read = reg_365;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_p_mul_161_fu_250_num_a_1_read = grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_den_norm_1_020_out;
    end else begin
        grp_p_mul_161_fu_250_num_a_1_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_p_mul_161_fu_250_num_a_2_read = eps_tmp_2_reg_704;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_p_mul_161_fu_250_num_a_2_read = reg_373;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_p_mul_161_fu_250_num_a_2_read = grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_den_norm_2_019_out;
    end else begin
        grp_p_mul_161_fu_250_num_a_2_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_p_mul_161_fu_250_num_b_0_read = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_p_mul_161_fu_250_num_b_0_read = p_read;
    end else begin
        grp_p_mul_161_fu_250_num_b_0_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_p_mul_161_fu_250_num_b_1_read = grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_den_norm_17_out;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_p_mul_161_fu_250_num_b_1_read = p_read4;
    end else begin
        grp_p_mul_161_fu_250_num_b_1_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_p_mul_161_fu_250_num_b_2_read = grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_den_norm_28_out;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_p_mul_161_fu_250_num_b_2_read = p_read5;
    end else begin
        grp_p_mul_161_fu_250_num_b_2_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_p_mul_161_fu_250_num_res_0_read = reg_357;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_p_mul_161_fu_250_num_res_0_read = 32'd0;
    end else begin
        grp_p_mul_161_fu_250_num_res_0_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_p_mul_161_fu_250_num_res_1_read = reg_365;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_p_mul_161_fu_250_num_res_1_read = 32'd0;
    end else begin
        grp_p_mul_161_fu_250_num_res_1_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_p_mul_161_fu_250_num_res_2_read = reg_373;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_p_mul_161_fu_250_num_res_2_read = 32'd0;
    end else begin
        grp_p_mul_161_fu_250_num_res_2_read = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_p_mul_161_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_p_mul_161_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((grp_p_mul_161_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((1'b1 == ap_CS_fsm_state26) & (1'd0 == and_ln75_fu_450_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_CS_fsm_state28) & (icmp_ln90_fu_464_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln102_fu_507_p2 == 1'd1) & (icmp_ln90_reg_746 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln102_fu_523_p2 = (zext_ln102_fu_513_p1 + 3'd1);

assign and_ln75_fu_450_p2 = (or_ln75_fu_444_p2 & grp_fu_12750_p_dout0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign base_fu_494_p2 = (sub_ln90_fu_489_p2 + 2'd1);

assign bitcast_ln75_fu_415_p1 = tmp_36_reg_710;

assign empty_fu_459_p1 = grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_idx_tmp_out[1:0];

assign grp_fu_12750_p_ce = 1'b1;

assign grp_fu_12750_p_din0 = tmp_36_reg_710;

assign grp_fu_12750_p_din1 = 32'd0;

assign grp_fu_12750_p_opcode = 5'd1;

assign grp_fu_4214_p_ce = grp_fu_319_ce;

assign grp_fu_4214_p_din0 = grp_fu_319_p0;

assign grp_fu_4214_p_din1 = grp_fu_319_p1;

assign grp_fu_4223_p_ce = grp_fu_779_ce;

assign grp_fu_4223_p_din0 = grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_grp_fu_779_p_din0;

assign grp_fu_4223_p_din1 = grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_grp_fu_779_p_din1;

assign grp_fu_4223_p_opcode = grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_grp_fu_779_p_opcode;

assign grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_ap_start = grp_operator_2_Pipeline_VITIS_LOOP_102_3_s_fu_291_ap_start_reg;

assign grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_ap_start = grp_operator_2_Pipeline_VITIS_LOOP_213_1_fu_236_ap_start_reg;

assign grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_ap_start = grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_ap_start_reg;

assign grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_ap_start = grp_operator_2_Pipeline_VITIS_LOOP_90_2_s_fu_279_ap_start_reg;

assign grp_p_mul_161_fu_250_ap_done = grp_p_mul_161_fu_3805_p_done;

assign grp_p_mul_161_fu_250_ap_ready = grp_p_mul_161_fu_3805_p_ready;

assign grp_p_mul_161_fu_3805_p_din1 = grp_p_mul_161_fu_250_num_a_0_read;

assign grp_p_mul_161_fu_3805_p_din2 = grp_p_mul_161_fu_250_num_a_1_read;

assign grp_p_mul_161_fu_3805_p_din3 = grp_p_mul_161_fu_250_num_a_2_read;

assign grp_p_mul_161_fu_3805_p_din4 = grp_p_mul_161_fu_250_num_b_0_read;

assign grp_p_mul_161_fu_3805_p_din5 = grp_p_mul_161_fu_250_num_b_1_read;

assign grp_p_mul_161_fu_3805_p_din6 = grp_p_mul_161_fu_250_num_b_2_read;

assign grp_p_mul_161_fu_3805_p_din7 = grp_p_mul_161_fu_250_num_res_0_read;

assign grp_p_mul_161_fu_3805_p_din8 = grp_p_mul_161_fu_250_num_res_1_read;

assign grp_p_mul_161_fu_3805_p_din9 = grp_p_mul_161_fu_250_num_res_2_read;

assign grp_p_mul_161_fu_3805_p_start = grp_p_mul_161_fu_250_ap_start_reg;

assign icmp_ln102_1_fu_517_p2 = ((ap_phi_mux_base_0_lcssa_i2527_phi_fu_170_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln102_fu_507_p2 = ((base_fu_494_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln75_1_fu_438_p2 = ((trunc_ln75_fu_428_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_432_p2 = ((tmp_s_fu_418_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_464_p2 = ((grp_operator_2_Pipeline_VITIS_LOOP_82_1_s_fu_271_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln75_fu_444_p2 = (icmp_ln75_fu_432_p2 | icmp_ln75_1_fu_438_p2);

assign select_ln102_fu_529_p3 = ((icmp_ln102_1_fu_517_p2[0:0] == 1'b1) ? 3'd3 : add_ln102_fu_523_p2);

assign sext_ln268_fu_550_p1 = $signed(ap_phi_mux_c_p_1_phi_fu_226_p6);

assign sub_ln90_fu_489_p2 = ($signed(2'd2) - $signed(empty_reg_740));

assign tmp_39_fu_501_p2 = ($signed(sub_ln90_fu_489_p2) + $signed(2'd3));

assign tmp_s_fu_418_p4 = {{bitcast_ln75_fu_415_p1[30:23]}};

assign trunc_ln75_fu_428_p1 = bitcast_ln75_fu_415_p1[22:0];

assign xor_ln90_fu_470_p2 = (empty_fu_459_p1 ^ 2'd3);

assign zext_ln102_fu_513_p1 = ap_phi_mux_base_0_lcssa_i2527_phi_fu_170_p4;

endmodule //main_operator_2_s
