A Rep for my third year project.

This bench is only for Verilog code.
