#! /Users/fjpolo/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-20-g14375567c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/Users/fjpolo/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/fjpolo/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/fjpolo/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/fjpolo/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/fjpolo/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x7fd96c005750 .scope module, "testbench" "testbench" 2 32;
 .timescale -12 -12;
v0x7fd96c01cdc0_0 .var "i_clk", 0 0;
v0x7fd96c01ce60_0 .var "i_data", 7 0;
v0x7fd96c01cf10_0 .var "i_reset_n", 0 0;
v0x7fd96c01cfe0_0 .net "o_data", 7 0, v0x7fd96c01ccb0_0;  1 drivers
S_0x7fd96c0081e0 .scope module, "uut" "tlulMaster" 2 43, 3 32 0, S_0x7fd96c005750;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset_n";
    .port_info 2 /INPUT 8 "i_data";
    .port_info 3 /OUTPUT 8 "o_data";
v0x7fd96c008350_0 .net "i_clk", 0 0, v0x7fd96c01cdc0_0;  1 drivers
v0x7fd96c01cb40_0 .net "i_data", 7 0, v0x7fd96c01ce60_0;  1 drivers
v0x7fd96c01cbf0_0 .net "i_reset_n", 0 0, v0x7fd96c01cf10_0;  1 drivers
v0x7fd96c01ccb0_0 .var "o_data", 7 0;
E_0x7fd96c006da0 .event posedge, v0x7fd96c008350_0;
    .scope S_0x7fd96c0081e0;
T_0 ;
    %wait E_0x7fd96c006da0;
    %load/vec4 v0x7fd96c01cbf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd96c01ccb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fd96c01cb40_0;
    %assign/vec4 v0x7fd96c01ccb0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fd96c005750;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd96c01cdc0_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v0x7fd96c01cdc0_0;
    %inv;
    %store/vec4 v0x7fd96c01cdc0_0, 0, 1;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x7fd96c005750;
T_2 ;
    %vpi_call 2 58 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fd96c005750 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fd96c005750;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd96c01cf10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd96c01ce60_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd96c01cf10_0, 0, 1;
    %vpi_call 2 96 "$display", "PASS: All tests passed." {0 0 0};
    %vpi_call 2 97 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fd96c005750;
T_4 ;
    %delay 100, 0;
    %vpi_call 2 103 "$display", "ERROR: Simulation timed out." {0 0 0};
    %vpi_call 2 104 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "/Users/fjpolo/Workspace/project_creator/tlulMaster/test_rtl/simulation/icarus/tlulMaster/../../../../rtl/tlulMaster.v";
