Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Dec 10 01:42:08 2021
| Host         : LAPTOP-GEBOS300 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_top_timing_summary_routed.rpt -pb FIR_top_timing_summary_routed.pb -rpx FIR_top_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.528        0.000                      0                  413        0.119        0.000                      0                  413        4.500        0.000                       0                   199  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.528        0.000                      0                  288        0.119        0.000                      0                  288        4.500        0.000                       0                   199  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      3.423        0.000                      0                  125        1.468        0.000                      0                  125  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 FIR_OUT_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_OUT[15]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 3.177ns (58.584%)  route 2.246ns (41.416%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.200ns
  Clock Path Skew:        -5.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.833     5.214    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  FIR_OUT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     5.670 r  FIR_OUT_reg[15]/Q
                         net (fo=1, routed)           2.246     7.916    FIR_OUT_OBUF[15]
    U7                   OBUF (Prop_obuf_I_O)         2.721    10.637 r  FIR_OUT_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.637    FIR_OUT[15]
    U7                                                                r  FIR_OUT[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 2.200    12.165    
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -10.637    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 FIR_OUT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_OUT[16]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 3.088ns (57.033%)  route 2.327ns (42.967%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.200ns
  Clock Path Skew:        -5.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.831     5.212    clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  FIR_OUT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.456     5.668 r  FIR_OUT_reg[16]/Q
                         net (fo=1, routed)           2.327     7.994    FIR_OUT_OBUF[16]
    V5                   OBUF (Prop_obuf_I_O)         2.632    10.627 r  FIR_OUT_OBUF[16]_inst/O
                         net (fo=0)                   0.000    10.627    FIR_OUT[16]
    V5                                                                r  FIR_OUT[16] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 2.200    12.165    
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.681ns  (required time - arrival time)
  Source:                 FIR_OUT_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_OUT[14]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 3.170ns (60.151%)  route 2.100ns (39.849%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.200ns
  Clock Path Skew:        -5.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.833     5.214    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  FIR_OUT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     5.670 r  FIR_OUT_reg[14]/Q
                         net (fo=1, routed)           2.100     7.770    FIR_OUT_OBUF[14]
    V7                   OBUF (Prop_obuf_I_O)         2.714    10.483 r  FIR_OUT_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.483    FIR_OUT[14]
    V7                                                                r  FIR_OUT[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 2.200    12.165    
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -10.483    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.763ns  (required time - arrival time)
  Source:                 FIR_OUT_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_OUT[7]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.187ns  (logic 3.171ns (61.125%)  route 2.017ns (38.875%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.200ns
  Clock Path Skew:        -5.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.834     5.215    clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  FIR_OUT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.671 r  FIR_OUT_reg[7]/Q
                         net (fo=1, routed)           2.017     7.687    FIR_OUT_OBUF[7]
    V8                   OBUF (Prop_obuf_I_O)         2.715    10.402 r  FIR_OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.402    FIR_OUT[7]
    V8                                                                r  FIR_OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 2.200    12.165    
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.764ns  (required time - arrival time)
  Source:                 FIR_OUT_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_OUT[12]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.187ns  (logic 3.111ns (59.974%)  route 2.076ns (40.026%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.200ns
  Clock Path Skew:        -5.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.833     5.214    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  FIR_OUT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     5.670 r  FIR_OUT_reg[12]/Q
                         net (fo=1, routed)           2.076     7.746    FIR_OUT_OBUF[12]
    U10                  OBUF (Prop_obuf_I_O)         2.655    10.400 r  FIR_OUT_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.400    FIR_OUT[12]
    U10                                                               r  FIR_OUT[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 2.200    12.165    
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -10.400    
  -------------------------------------------------------------------
                         slack                                  1.764    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 FIR_OUT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_OUT[11]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 3.117ns (60.264%)  route 2.055ns (39.736%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.200ns
  Clock Path Skew:        -5.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.833     5.214    clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  FIR_OUT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.670 r  FIR_OUT_reg[11]/Q
                         net (fo=1, routed)           2.055     7.725    FIR_OUT_OBUF[11]
    Y7                   OBUF (Prop_obuf_I_O)         2.661    10.385 r  FIR_OUT_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.385    FIR_OUT[11]
    Y7                                                                r  FIR_OUT[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 2.200    12.165    
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -10.385    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 FIR_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_OUT[10]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 3.102ns (60.045%)  route 2.064ns (39.955%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.200ns
  Clock Path Skew:        -5.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.833     5.214    clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  FIR_OUT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.670 r  FIR_OUT_reg[10]/Q
                         net (fo=1, routed)           2.064     7.734    FIR_OUT_OBUF[10]
    Y6                   OBUF (Prop_obuf_I_O)         2.646    10.380 r  FIR_OUT_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.380    FIR_OUT[10]
    Y6                                                                r  FIR_OUT[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 2.200    12.165    
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -10.380    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 FIR_OUT_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_OUT[9]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 3.149ns (62.163%)  route 1.917ns (37.837%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.200ns
  Clock Path Skew:        -5.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.833     5.214    clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  FIR_OUT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.670 r  FIR_OUT_reg[9]/Q
                         net (fo=1, routed)           1.917     7.586    FIR_OUT_OBUF[9]
    Y9                   OBUF (Prop_obuf_I_O)         2.693    10.280 r  FIR_OUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.280    FIR_OUT[9]
    Y9                                                                r  FIR_OUT[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 2.200    12.165    
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.893ns  (required time - arrival time)
  Source:                 FIR_OUT_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_OUT[13]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 3.108ns (61.453%)  route 1.950ns (38.547%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.200ns
  Clock Path Skew:        -5.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.833     5.214    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  FIR_OUT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     5.670 r  FIR_OUT_reg[13]/Q
                         net (fo=1, routed)           1.950     7.619    FIR_OUT_OBUF[13]
    T9                   OBUF (Prop_obuf_I_O)         2.652    10.272 r  FIR_OUT_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.272    FIR_OUT[13]
    T9                                                                r  FIR_OUT[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 2.200    12.165    
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                  1.893    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 FIR_OUT_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_OUT[6]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 3.171ns (62.899%)  route 1.870ns (37.101%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.200ns
  Clock Path Skew:        -5.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.834     5.215    clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  FIR_OUT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.671 r  FIR_OUT_reg[6]/Q
                         net (fo=1, routed)           1.870     7.541    FIR_OUT_OBUF[6]
    W8                   OBUF (Prop_obuf_I_O)         2.715    10.256 r  FIR_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.256    FIR_OUT[6]
    W8                                                                r  FIR_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 2.200    12.165    
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  1.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 delay_pipeline5_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tem_5_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.624     1.626    clk_IBUF_BUFG
    SLICE_X5Y8           FDCE                                         r  delay_pipeline5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.141     1.767 r  delay_pipeline5_reg[1]/Q
                         net (fo=1, routed)           0.056     1.823    delay_pipeline5[1]
    SLICE_X5Y8           FDCE                                         r  tem_5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.893     2.145    clk_IBUF_BUFG
    SLICE_X5Y8           FDCE                                         r  tem_5_reg[1]/C
                         clock pessimism             -0.519     1.626    
    SLICE_X5Y8           FDCE (Hold_fdce_C_D)         0.078     1.704    tem_5_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 delay_pipeline8_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline9_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.736%)  route 0.126ns (47.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.625     1.627    clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  delay_pipeline8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.141     1.768 r  delay_pipeline8_reg[1]/Q
                         net (fo=2, routed)           0.126     1.894    delay_pipeline8[1]
    SLICE_X3Y6           FDCE                                         r  delay_pipeline9_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.895     2.147    clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  delay_pipeline9_reg[1]/C
                         clock pessimism             -0.483     1.664    
    SLICE_X3Y6           FDCE (Hold_fdce_C_D)         0.071     1.735    delay_pipeline9_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 delay_pipeline3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline4_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.228%)  route 0.129ns (47.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.624     1.626    clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  delay_pipeline3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     1.767 r  delay_pipeline3_reg[0]/Q
                         net (fo=3, routed)           0.129     1.896    delay_pipeline3[0]
    SLICE_X4Y8           FDCE                                         r  delay_pipeline4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.893     2.145    clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  delay_pipeline4_reg[0]/C
                         clock pessimism             -0.483     1.662    
    SLICE_X4Y8           FDCE (Hold_fdce_C_D)         0.064     1.726    delay_pipeline4_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 delay_pipeline5_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tem_5_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.624     1.626    clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  delay_pipeline5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.141     1.767 r  delay_pipeline5_reg[2]/Q
                         net (fo=1, routed)           0.110     1.877    delay_pipeline5[2]
    SLICE_X6Y8           FDCE                                         r  tem_5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.893     2.145    clk_IBUF_BUFG
    SLICE_X6Y8           FDCE                                         r  tem_5_reg[2]/C
                         clock pessimism             -0.506     1.639    
    SLICE_X6Y8           FDCE (Hold_fdce_C_D)         0.063     1.702    tem_5_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 delay_pipeline5_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tem_5_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.624     1.626    clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  delay_pipeline5_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.141     1.767 r  delay_pipeline5_reg[5]/Q
                         net (fo=1, routed)           0.110     1.877    delay_pipeline5[5]
    SLICE_X3Y9           FDCE                                         r  tem_5_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.894     2.146    clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  tem_5_reg[5]/C
                         clock pessimism             -0.520     1.626    
    SLICE_X3Y9           FDCE (Hold_fdce_C_D)         0.072     1.698    tem_5_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 delay_pipeline1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.624     1.626    clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  delay_pipeline1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.164     1.790 r  delay_pipeline1_reg[7]/Q
                         net (fo=3, routed)           0.068     1.858    delay_pipeline1[7]
    SLICE_X2Y7           FDCE                                         r  delay_pipeline2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.894     2.146    clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  delay_pipeline2_reg[7]/C
                         clock pessimism             -0.520     1.626    
    SLICE_X2Y7           FDCE (Hold_fdce_C_D)         0.053     1.679    delay_pipeline2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 delay_pipeline1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.624     1.626    clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  delay_pipeline1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164     1.790 r  delay_pipeline1_reg[5]/Q
                         net (fo=3, routed)           0.120     1.910    delay_pipeline1[5]
    SLICE_X3Y8           FDCE                                         r  delay_pipeline2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.894     2.146    clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  delay_pipeline2_reg[5]/C
                         clock pessimism             -0.504     1.642    
    SLICE_X3Y8           FDCE (Hold_fdce_C_D)         0.075     1.717    delay_pipeline2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 tem_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.024%)  route 0.145ns (40.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.625     1.627    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  tem_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.164     1.791 r  tem_1_reg[2]/Q
                         net (fo=7, routed)           0.145     1.936    multiplier1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/A[2]
    SLICE_X4Y6           LUT6 (Prop_lut6_I2_O)        0.045     1.981 r  multiplier1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b5/O
                         net (fo=1, routed)           0.000     1.981    multiplier1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rom_o_output[5]
    SLICE_X4Y6           FDRE                                         r  multiplier1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.894     2.146    multiplier1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/CLK
    SLICE_X4Y6           FDRE                                         r  multiplier1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[5]/C
                         clock pessimism             -0.483     1.663    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.121     1.784    multiplier1/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 tem_2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplier2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.179%)  route 0.151ns (44.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.624     1.626    clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  tem_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.141     1.767 r  tem_2_reg[7]/Q
                         net (fo=6, routed)           0.151     1.918    multiplier2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/A[7]
    SLICE_X0Y8           LUT4 (Prop_lut4_I2_O)        0.045     1.963 r  multiplier2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.963    multiplier2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/s_i[1]
    SLICE_X0Y8           FDRE                                         r  multiplier2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.894     2.146    multiplier2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/CLK
    SLICE_X0Y8           FDRE                                         r  multiplier2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[1]/C
                         clock pessimism             -0.504     1.642    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.120     1.762    multiplier2/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 delay_pipeline2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.222%)  route 0.123ns (42.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.624     1.626    clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  delay_pipeline2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_fdce_C_Q)         0.164     1.790 r  delay_pipeline2_reg[2]/Q
                         net (fo=3, routed)           0.123     1.913    delay_pipeline2[2]
    SLICE_X5Y8           FDCE                                         r  delay_pipeline3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.893     2.145    clk_IBUF_BUFG
    SLICE_X5Y8           FDCE                                         r  delay_pipeline3_reg[2]/C
                         clock pessimism             -0.483     1.662    
    SLICE_X5Y8           FDCE (Hold_fdce_C_D)         0.046     1.708    delay_pipeline3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14     FIR_OUT_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14     FIR_OUT_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14     FIR_OUT_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14     FIR_OUT_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15     FIR_OUT_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11     FIR_OUT_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11     FIR_OUT_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11     FIR_OUT_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12     FIR_OUT_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14     FIR_OUT_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14     FIR_OUT_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14     FIR_OUT_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14     FIR_OUT_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15     FIR_OUT_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11     FIR_OUT_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11     FIR_OUT_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11     FIR_OUT_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12     FIR_OUT_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12     FIR_OUT_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14     FIR_OUT_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14     FIR_OUT_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14     FIR_OUT_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14     FIR_OUT_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12     FIR_OUT_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12     FIR_OUT_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12     FIR_OUT_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12     FIR_OUT_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13     FIR_OUT_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13     FIR_OUT_reg[9]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline8_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.832ns  (logic 1.095ns (10.113%)  route 9.737ns (89.887%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 14.695 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T19                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.909     6.881    rst_n_IBUF
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.005 f  multiplier1_i_1/O
                         net (fo=198, routed)         3.827    10.832    multiplier1_i_1_n_0
    SLICE_X5Y6           FDCE                                         f  delay_pipeline8_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.658    14.695    clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  delay_pipeline8_reg[0]/C
                         clock pessimism              0.000    14.695    
                         clock uncertainty           -0.035    14.660    
    SLICE_X5Y6           FDCE (Recov_fdce_C_CLR)     -0.405    14.255    delay_pipeline8_reg[0]
  -------------------------------------------------------------------
                         required time                         14.255    
                         arrival time                         -10.832    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline8_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.832ns  (logic 1.095ns (10.113%)  route 9.737ns (89.887%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 14.695 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T19                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.909     6.881    rst_n_IBUF
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.005 f  multiplier1_i_1/O
                         net (fo=198, routed)         3.827    10.832    multiplier1_i_1_n_0
    SLICE_X5Y6           FDCE                                         f  delay_pipeline8_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.658    14.695    clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  delay_pipeline8_reg[1]/C
                         clock pessimism              0.000    14.695    
                         clock uncertainty           -0.035    14.660    
    SLICE_X5Y6           FDCE (Recov_fdce_C_CLR)     -0.405    14.255    delay_pipeline8_reg[1]
  -------------------------------------------------------------------
                         required time                         14.255    
                         arrival time                         -10.832    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline4_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.816ns  (logic 1.095ns (10.128%)  route 9.721ns (89.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T19                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.909     6.881    rst_n_IBUF
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.005 f  multiplier1_i_1/O
                         net (fo=198, routed)         3.811    10.816    multiplier1_i_1_n_0
    SLICE_X3Y9           FDCE                                         f  delay_pipeline4_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.657    14.694    clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  delay_pipeline4_reg[4]/C
                         clock pessimism              0.000    14.694    
                         clock uncertainty           -0.035    14.659    
    SLICE_X3Y9           FDCE (Recov_fdce_C_CLR)     -0.405    14.254    delay_pipeline4_reg[4]
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline5_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.816ns  (logic 1.095ns (10.128%)  route 9.721ns (89.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T19                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.909     6.881    rst_n_IBUF
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.005 f  multiplier1_i_1/O
                         net (fo=198, routed)         3.811    10.816    multiplier1_i_1_n_0
    SLICE_X3Y9           FDCE                                         f  delay_pipeline5_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.657    14.694    clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  delay_pipeline5_reg[5]/C
                         clock pessimism              0.000    14.694    
                         clock uncertainty           -0.035    14.659    
    SLICE_X3Y9           FDCE (Recov_fdce_C_CLR)     -0.405    14.254    delay_pipeline5_reg[5]
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline8_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.816ns  (logic 1.095ns (10.128%)  route 9.721ns (89.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T19                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.909     6.881    rst_n_IBUF
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.005 f  multiplier1_i_1/O
                         net (fo=198, routed)         3.811    10.816    multiplier1_i_1_n_0
    SLICE_X3Y9           FDCE                                         f  delay_pipeline8_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.657    14.694    clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  delay_pipeline8_reg[7]/C
                         clock pessimism              0.000    14.694    
                         clock uncertainty           -0.035    14.659    
    SLICE_X3Y9           FDCE (Recov_fdce_C_CLR)     -0.405    14.254    delay_pipeline8_reg[7]
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tem_5_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.816ns  (logic 1.095ns (10.128%)  route 9.721ns (89.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T19                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.909     6.881    rst_n_IBUF
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.005 f  multiplier1_i_1/O
                         net (fo=198, routed)         3.811    10.816    multiplier1_i_1_n_0
    SLICE_X3Y9           FDCE                                         f  tem_5_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.657    14.694    clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  tem_5_reg[5]/C
                         clock pessimism              0.000    14.694    
                         clock uncertainty           -0.035    14.659    
    SLICE_X3Y9           FDCE (Recov_fdce_C_CLR)     -0.405    14.254    tem_5_reg[5]
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline3_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.781ns  (logic 1.095ns (10.161%)  route 9.686ns (89.839%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 14.695 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T19                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.909     6.881    rst_n_IBUF
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.005 f  multiplier1_i_1/O
                         net (fo=198, routed)         3.776    10.781    multiplier1_i_1_n_0
    SLICE_X3Y7           FDCE                                         f  delay_pipeline3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.658    14.695    clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  delay_pipeline3_reg[7]/C
                         clock pessimism              0.000    14.695    
                         clock uncertainty           -0.035    14.660    
    SLICE_X3Y7           FDCE (Recov_fdce_C_CLR)     -0.405    14.255    delay_pipeline3_reg[7]
  -------------------------------------------------------------------
                         required time                         14.255    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline9_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.781ns  (logic 1.095ns (10.161%)  route 9.686ns (89.839%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 14.695 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T19                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.909     6.881    rst_n_IBUF
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.005 f  multiplier1_i_1/O
                         net (fo=198, routed)         3.776    10.781    multiplier1_i_1_n_0
    SLICE_X3Y7           FDCE                                         f  delay_pipeline9_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.658    14.695    clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  delay_pipeline9_reg[5]/C
                         clock pessimism              0.000    14.695    
                         clock uncertainty           -0.035    14.660    
    SLICE_X3Y7           FDCE (Recov_fdce_C_CLR)     -0.405    14.255    delay_pipeline9_reg[5]
  -------------------------------------------------------------------
                         required time                         14.255    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline9_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.781ns  (logic 1.095ns (10.161%)  route 9.686ns (89.839%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 14.695 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T19                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.909     6.881    rst_n_IBUF
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.005 f  multiplier1_i_1/O
                         net (fo=198, routed)         3.776    10.781    multiplier1_i_1_n_0
    SLICE_X3Y7           FDCE                                         f  delay_pipeline9_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.658    14.695    clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  delay_pipeline9_reg[6]/C
                         clock pessimism              0.000    14.695    
                         clock uncertainty           -0.035    14.660    
    SLICE_X3Y7           FDCE (Recov_fdce_C_CLR)     -0.405    14.255    delay_pipeline9_reg[6]
  -------------------------------------------------------------------
                         required time                         14.255    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline9_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.781ns  (logic 1.095ns (10.161%)  route 9.686ns (89.839%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 14.695 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T19                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.909     6.881    rst_n_IBUF
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.005 f  multiplier1_i_1/O
                         net (fo=198, routed)         3.776    10.781    multiplier1_i_1_n_0
    SLICE_X3Y7           FDCE                                         f  delay_pipeline9_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.658    14.695    clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  delay_pipeline9_reg[7]/C
                         clock pessimism              0.000    14.695    
                         clock uncertainty           -0.035    14.660    
    SLICE_X3Y7           FDCE (Recov_fdce_C_CLR)     -0.405    14.255    delay_pipeline9_reg[7]
  -------------------------------------------------------------------
                         required time                         14.255    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  3.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.468ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline5_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.245ns (6.015%)  route 3.832ns (93.985%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    T19                                               0.000    -0.500 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.500    rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.200    -0.300 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.614     2.315    rst_n_IBUF
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.360 f  multiplier1_i_1/O
                         net (fo=198, routed)         1.218     3.578    multiplier1_i_1_n_0
    SLICE_X6Y13          FDCE                                         f  delay_pipeline5_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.889     2.141    clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  delay_pipeline5_reg[6]/C
                         clock pessimism              0.000     2.141    
                         clock uncertainty            0.035     2.177    
    SLICE_X6Y13          FDCE (Remov_fdce_C_CLR)     -0.067     2.110    delay_pipeline5_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           3.578    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.468ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline5_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.245ns (6.015%)  route 3.832ns (93.985%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    T19                                               0.000    -0.500 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.500    rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.200    -0.300 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.614     2.315    rst_n_IBUF
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.360 f  multiplier1_i_1/O
                         net (fo=198, routed)         1.218     3.578    multiplier1_i_1_n_0
    SLICE_X6Y13          FDCE                                         f  delay_pipeline5_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.889     2.141    clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  delay_pipeline5_reg[7]/C
                         clock pessimism              0.000     2.141    
                         clock uncertainty            0.035     2.177    
    SLICE_X6Y13          FDCE (Remov_fdce_C_CLR)     -0.067     2.110    delay_pipeline5_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           3.578    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.468ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tem_5_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.245ns (6.015%)  route 3.832ns (93.985%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    T19                                               0.000    -0.500 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.500    rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.200    -0.300 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.614     2.315    rst_n_IBUF
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.360 f  multiplier1_i_1/O
                         net (fo=198, routed)         1.218     3.578    multiplier1_i_1_n_0
    SLICE_X6Y13          FDCE                                         f  tem_5_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.889     2.141    clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  tem_5_reg[6]/C
                         clock pessimism              0.000     2.141    
                         clock uncertainty            0.035     2.177    
    SLICE_X6Y13          FDCE (Remov_fdce_C_CLR)     -0.067     2.110    tem_5_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           3.578    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.468ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tem_5_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.245ns (6.015%)  route 3.832ns (93.985%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    T19                                               0.000    -0.500 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.500    rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.200    -0.300 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.614     2.315    rst_n_IBUF
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.360 f  multiplier1_i_1/O
                         net (fo=198, routed)         1.218     3.578    multiplier1_i_1_n_0
    SLICE_X6Y13          FDCE                                         f  tem_5_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.889     2.141    clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  tem_5_reg[7]/C
                         clock pessimism              0.000     2.141    
                         clock uncertainty            0.035     2.177    
    SLICE_X6Y13          FDCE (Remov_fdce_C_CLR)     -0.067     2.110    tem_5_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           3.578    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.573ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_OUT_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.245ns (5.896%)  route 3.915ns (94.104%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    T19                                               0.000    -0.500 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.500    rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.200    -0.300 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.614     2.315    rst_n_IBUF
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.360 f  multiplier1_i_1/O
                         net (fo=198, routed)         1.300     3.660    multiplier1_i_1_n_0
    SLICE_X1Y12          FDCE                                         f  FIR_OUT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.891     2.143    clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  FIR_OUT_reg[4]/C
                         clock pessimism              0.000     2.143    
                         clock uncertainty            0.035     2.179    
    SLICE_X1Y12          FDCE (Remov_fdce_C_CLR)     -0.092     2.087    FIR_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           3.660    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.573ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_OUT_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.245ns (5.896%)  route 3.915ns (94.104%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    T19                                               0.000    -0.500 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.500    rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.200    -0.300 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.614     2.315    rst_n_IBUF
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.360 f  multiplier1_i_1/O
                         net (fo=198, routed)         1.300     3.660    multiplier1_i_1_n_0
    SLICE_X1Y12          FDCE                                         f  FIR_OUT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.891     2.143    clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  FIR_OUT_reg[5]/C
                         clock pessimism              0.000     2.143    
                         clock uncertainty            0.035     2.179    
    SLICE_X1Y12          FDCE (Remov_fdce_C_CLR)     -0.092     2.087    FIR_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           3.660    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.573ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_OUT_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.245ns (5.896%)  route 3.915ns (94.104%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    T19                                               0.000    -0.500 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.500    rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.200    -0.300 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.614     2.315    rst_n_IBUF
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.360 f  multiplier1_i_1/O
                         net (fo=198, routed)         1.300     3.660    multiplier1_i_1_n_0
    SLICE_X1Y12          FDCE                                         f  FIR_OUT_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.891     2.143    clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  FIR_OUT_reg[6]/C
                         clock pessimism              0.000     2.143    
                         clock uncertainty            0.035     2.179    
    SLICE_X1Y12          FDCE (Remov_fdce_C_CLR)     -0.092     2.087    FIR_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           3.660    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.573ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIR_OUT_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.245ns (5.896%)  route 3.915ns (94.104%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    T19                                               0.000    -0.500 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.500    rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.200    -0.300 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.614     2.315    rst_n_IBUF
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.360 f  multiplier1_i_1/O
                         net (fo=198, routed)         1.300     3.660    multiplier1_i_1_n_0
    SLICE_X1Y12          FDCE                                         f  FIR_OUT_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.891     2.143    clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  FIR_OUT_reg[7]/C
                         clock pessimism              0.000     2.143    
                         clock uncertainty            0.035     2.179    
    SLICE_X1Y12          FDCE (Remov_fdce_C_CLR)     -0.092     2.087    FIR_OUT_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           3.660    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.625ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline7_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.245ns (5.786%)  route 3.993ns (94.214%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    T19                                               0.000    -0.500 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.500    rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.200    -0.300 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.614     2.315    rst_n_IBUF
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.360 f  multiplier1_i_1/O
                         net (fo=198, routed)         1.379     3.739    multiplier1_i_1_n_0
    SLICE_X6Y8           FDCE                                         f  delay_pipeline7_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.893     2.145    clk_IBUF_BUFG
    SLICE_X6Y8           FDCE                                         r  delay_pipeline7_reg[2]/C
                         clock pessimism              0.000     2.145    
                         clock uncertainty            0.035     2.181    
    SLICE_X6Y8           FDCE (Remov_fdce_C_CLR)     -0.067     2.114    delay_pipeline7_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           3.739    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.625ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_pipeline7_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.245ns (5.786%)  route 3.993ns (94.214%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    T19                                               0.000    -0.500 r  rst_n (IN)
                         net (fo=0)                   0.000    -0.500    rst_n
    T19                  IBUF (Prop_ibuf_I_O)         0.200    -0.300 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.614     2.315    rst_n_IBUF
    SLICE_X10Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.360 f  multiplier1_i_1/O
                         net (fo=198, routed)         1.379     3.739    multiplier1_i_1_n_0
    SLICE_X6Y8           FDCE                                         f  delay_pipeline7_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.893     2.145    clk_IBUF_BUFG
    SLICE_X6Y8           FDCE                                         r  delay_pipeline7_reg[3]/C
                         clock pessimism              0.000     2.145    
                         clock uncertainty            0.035     2.181    
    SLICE_X6Y8           FDCE (Remov_fdce_C_CLR)     -0.067     2.114    delay_pipeline7_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           3.739    
  -------------------------------------------------------------------
                         slack                                  1.625    





