
Projet_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e798  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a04  0800e968  0800e968  0000f968  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f36c  0800f36c  000111d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f36c  0800f36c  0001036c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f374  0800f374  000111d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f374  0800f374  00010374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f378  0800f378  00010378  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800f37c  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000566c  200001d8  0800f554  000111d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005844  0800f554  00011844  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000111d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000232c4  00000000  00000000  00011208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005297  00000000  00000000  000344cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c00  00000000  00000000  00039768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015af  00000000  00000000  0003b368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a207  00000000  00000000  0003c917  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026467  00000000  00000000  00066b1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e3e20  00000000  00000000  0008cf85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00170da5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000087cc  00000000  00000000  00170de8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  001795b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800e950 	.word	0x0800e950

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	0800e950 	.word	0x0800e950

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	607b      	str	r3, [r7, #4]
 8000f1e:	4b10      	ldr	r3, [pc, #64]	@ (8000f60 <MX_DMA_Init+0x4c>)
 8000f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f22:	4a0f      	ldr	r2, [pc, #60]	@ (8000f60 <MX_DMA_Init+0x4c>)
 8000f24:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8000f60 <MX_DMA_Init+0x4c>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f32:	607b      	str	r3, [r7, #4]
 8000f34:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8000f36:	2200      	movs	r2, #0
 8000f38:	2105      	movs	r1, #5
 8000f3a:	200e      	movs	r0, #14
 8000f3c:	f001 ff4a 	bl	8002dd4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000f40:	200e      	movs	r0, #14
 8000f42:	f001 ff63 	bl	8002e0c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8000f46:	2200      	movs	r2, #0
 8000f48:	2105      	movs	r1, #5
 8000f4a:	2010      	movs	r0, #16
 8000f4c:	f001 ff42 	bl	8002dd4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000f50:	2010      	movs	r0, #16
 8000f52:	f001 ff5b 	bl	8002e0c <HAL_NVIC_EnableIRQ>

}
 8000f56:	bf00      	nop
 8000f58:	3708      	adds	r7, #8
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	40023800 	.word	0x40023800

08000f64 <HAL_I2S_RxHalfCpltCallback>:

/* USER CODE BEGIN 2 */
void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
    // RX moiti de buffer : 1re moiti prte
    if (hi2s->Instance == hi2s2.Instance)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681a      	ldr	r2, [r3, #0]
 8000f70:	4b09      	ldr	r3, [pc, #36]	@ (8000f98 <HAL_I2S_RxHalfCpltCallback+0x34>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	429a      	cmp	r2, r3
 8000f76:	d10a      	bne.n	8000f8e <HAL_I2S_RxHalfCpltCallback+0x2a>
    {
        i2s_dma_flags |= I2S_DMA_FLAG_HALF;
 8000f78:	4b08      	ldr	r3, [pc, #32]	@ (8000f9c <HAL_I2S_RxHalfCpltCallback+0x38>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f043 0301 	orr.w	r3, r3, #1
 8000f80:	4a06      	ldr	r2, [pc, #24]	@ (8000f9c <HAL_I2S_RxHalfCpltCallback+0x38>)
 8000f82:	6013      	str	r3, [r2, #0]
        osSemaphoreRelease(AudioSemHandle);
 8000f84:	4b06      	ldr	r3, [pc, #24]	@ (8000fa0 <HAL_I2S_RxHalfCpltCallback+0x3c>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f006 fc41 	bl	8007810 <osSemaphoreRelease>
    }

}
 8000f8e:	bf00      	nop
 8000f90:	3708      	adds	r7, #8
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	20000a68 	.word	0x20000a68
 8000f9c:	20000bb8 	.word	0x20000bb8
 8000fa0:	20000a0c 	.word	0x20000a0c

08000fa4 <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
    // RX fin de buffer : 2e moiti prte
    if (hi2s->Instance == hi2s2.Instance)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	4b09      	ldr	r3, [pc, #36]	@ (8000fd8 <HAL_I2S_RxCpltCallback+0x34>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	429a      	cmp	r2, r3
 8000fb6:	d10a      	bne.n	8000fce <HAL_I2S_RxCpltCallback+0x2a>
    {
		i2s_dma_flags |= I2S_DMA_FLAG_FULL;
 8000fb8:	4b08      	ldr	r3, [pc, #32]	@ (8000fdc <HAL_I2S_RxCpltCallback+0x38>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f043 0302 	orr.w	r3, r3, #2
 8000fc0:	4a06      	ldr	r2, [pc, #24]	@ (8000fdc <HAL_I2S_RxCpltCallback+0x38>)
 8000fc2:	6013      	str	r3, [r2, #0]
        osSemaphoreRelease(AudioSemHandle);
 8000fc4:	4b06      	ldr	r3, [pc, #24]	@ (8000fe0 <HAL_I2S_RxCpltCallback+0x3c>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f006 fc21 	bl	8007810 <osSemaphoreRelease>
    }
}
 8000fce:	bf00      	nop
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	20000a68 	.word	0x20000a68
 8000fdc:	20000bb8 	.word	0x20000bb8
 8000fe0:	20000a0c 	.word	0x20000a0c

08000fe4 <EncoderSteps>:
};

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */
static inline int16_t EncoderSteps(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
	// Convert 0-65535 to -32768 to +32767
	int16_t Val = (int16_t)__HAL_TIM_GET_COUNTER(&htim1)>>1;
 8000fea:	4b07      	ldr	r3, [pc, #28]	@ (8001008 <EncoderSteps+0x24>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ff0:	b21b      	sxth	r3, r3
 8000ff2:	105b      	asrs	r3, r3, #1
 8000ff4:	80fb      	strh	r3, [r7, #6]
    return Val;
 8000ff6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	370c      	adds	r7, #12
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	20000c28 	.word	0x20000c28

0800100c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of AudioSem */
  AudioSemHandle = osSemaphoreNew(1, 1, &AudioSem_attributes);
 8001010:	4a17      	ldr	r2, [pc, #92]	@ (8001070 <MX_FREERTOS_Init+0x64>)
 8001012:	2101      	movs	r1, #1
 8001014:	2001      	movs	r0, #1
 8001016:	f006 fb20 	bl	800765a <osSemaphoreNew>
 800101a:	4603      	mov	r3, r0
 800101c:	4a15      	ldr	r2, [pc, #84]	@ (8001074 <MX_FREERTOS_Init+0x68>)
 800101e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001020:	4a15      	ldr	r2, [pc, #84]	@ (8001078 <MX_FREERTOS_Init+0x6c>)
 8001022:	2100      	movs	r1, #0
 8001024:	4815      	ldr	r0, [pc, #84]	@ (800107c <MX_FREERTOS_Init+0x70>)
 8001026:	f006 f965 	bl	80072f4 <osThreadNew>
 800102a:	4603      	mov	r3, r0
 800102c:	4a14      	ldr	r2, [pc, #80]	@ (8001080 <MX_FREERTOS_Init+0x74>)
 800102e:	6013      	str	r3, [r2, #0]

  /* creation of ReadEncTask */
  ReadEncTaskHandle = osThreadNew(StartReadEncTask, NULL, &ReadEncTask_attributes);
 8001030:	4a14      	ldr	r2, [pc, #80]	@ (8001084 <MX_FREERTOS_Init+0x78>)
 8001032:	2100      	movs	r1, #0
 8001034:	4814      	ldr	r0, [pc, #80]	@ (8001088 <MX_FREERTOS_Init+0x7c>)
 8001036:	f006 f95d 	bl	80072f4 <osThreadNew>
 800103a:	4603      	mov	r3, r0
 800103c:	4a13      	ldr	r2, [pc, #76]	@ (800108c <MX_FREERTOS_Init+0x80>)
 800103e:	6013      	str	r3, [r2, #0]

  /* creation of AudioTask */
  AudioTaskHandle = osThreadNew(StartAudioTask, NULL, &AudioTask_attributes);
 8001040:	4a13      	ldr	r2, [pc, #76]	@ (8001090 <MX_FREERTOS_Init+0x84>)
 8001042:	2100      	movs	r1, #0
 8001044:	4813      	ldr	r0, [pc, #76]	@ (8001094 <MX_FREERTOS_Init+0x88>)
 8001046:	f006 f955 	bl	80072f4 <osThreadNew>
 800104a:	4603      	mov	r3, r0
 800104c:	4a12      	ldr	r2, [pc, #72]	@ (8001098 <MX_FREERTOS_Init+0x8c>)
 800104e:	6013      	str	r3, [r2, #0]

  /* creation of DisplayTask */
  DisplayTaskHandle = osThreadNew(StartDisplayTask, NULL, &DisplayTask_attributes);
 8001050:	4a12      	ldr	r2, [pc, #72]	@ (800109c <MX_FREERTOS_Init+0x90>)
 8001052:	2100      	movs	r1, #0
 8001054:	4812      	ldr	r0, [pc, #72]	@ (80010a0 <MX_FREERTOS_Init+0x94>)
 8001056:	f006 f94d 	bl	80072f4 <osThreadNew>
 800105a:	4603      	mov	r3, r0
 800105c:	4a11      	ldr	r2, [pc, #68]	@ (80010a4 <MX_FREERTOS_Init+0x98>)
 800105e:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of WaitNewVal */
  WaitNewValHandle = osEventFlagsNew(&WaitNewVal_attributes);
 8001060:	4811      	ldr	r0, [pc, #68]	@ (80010a8 <MX_FREERTOS_Init+0x9c>)
 8001062:	f006 fa14 	bl	800748e <osEventFlagsNew>
 8001066:	4603      	mov	r3, r0
 8001068:	4a10      	ldr	r2, [pc, #64]	@ (80010ac <MX_FREERTOS_Init+0xa0>)
 800106a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}
 8001070:	0800ebdc 	.word	0x0800ebdc
 8001074:	20000a0c 	.word	0x20000a0c
 8001078:	0800eb4c 	.word	0x0800eb4c
 800107c:	080010b1 	.word	0x080010b1
 8001080:	200009fc 	.word	0x200009fc
 8001084:	0800eb70 	.word	0x0800eb70
 8001088:	080010c1 	.word	0x080010c1
 800108c:	20000a00 	.word	0x20000a00
 8001090:	0800eb94 	.word	0x0800eb94
 8001094:	08001195 	.word	0x08001195
 8001098:	20000a04 	.word	0x20000a04
 800109c:	0800ebb8 	.word	0x0800ebb8
 80010a0:	08001269 	.word	0x08001269
 80010a4:	20000a08 	.word	0x20000a08
 80010a8:	0800ebec 	.word	0x0800ebec
 80010ac:	20000a10 	.word	0x20000a10

080010b0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80010b8:	2001      	movs	r0, #1
 80010ba:	f006 f9cd 	bl	8007458 <osDelay>
 80010be:	e7fb      	b.n	80010b8 <StartDefaultTask+0x8>

080010c0 <StartReadEncTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadEncTask */
void StartReadEncTask(void *argument)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b086      	sub	sp, #24
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadEncTask */
	int16_t CMPT = 0;
 80010c8:	2300      	movs	r3, #0
 80010ca:	81fb      	strh	r3, [r7, #14]
		int16_t CMPT_OLD;
		CMPT_OLD = CMPT;
 80010cc:	89fb      	ldrh	r3, [r7, #14]
 80010ce:	82fb      	strh	r3, [r7, #22]
		uint32_t last_mode = i2s_enco_bp_flags;
 80010d0:	4b2b      	ldr	r3, [pc, #172]	@ (8001180 <StartReadEncTask+0xc0>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	613b      	str	r3, [r7, #16]
	  /* Infinite loop */
		for(;;)
		{
		  if (i2s_enco_bp_flags != last_mode) {
 80010d6:	4b2a      	ldr	r3, [pc, #168]	@ (8001180 <StartReadEncTask+0xc0>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	693a      	ldr	r2, [r7, #16]
 80010dc:	429a      	cmp	r2, r3
 80010de:	d006      	beq.n	80010ee <StartReadEncTask+0x2e>
			  CMPT_OLD = EncoderSteps();
 80010e0:	f7ff ff80 	bl	8000fe4 <EncoderSteps>
 80010e4:	4603      	mov	r3, r0
 80010e6:	82fb      	strh	r3, [r7, #22]
			  last_mode = i2s_enco_bp_flags;
 80010e8:	4b25      	ldr	r3, [pc, #148]	@ (8001180 <StartReadEncTask+0xc0>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	613b      	str	r3, [r7, #16]
		  }

		  CMPT = EncoderSteps();
 80010ee:	f7ff ff79 	bl	8000fe4 <EncoderSteps>
 80010f2:	4603      	mov	r3, r0
 80010f4:	81fb      	strh	r3, [r7, #14]
		  delta = (int16_t)(CMPT - CMPT_OLD);
 80010f6:	89fa      	ldrh	r2, [r7, #14]
 80010f8:	8afb      	ldrh	r3, [r7, #22]
 80010fa:	1ad3      	subs	r3, r2, r3
 80010fc:	b29b      	uxth	r3, r3
 80010fe:	b21a      	sxth	r2, r3
 8001100:	4b20      	ldr	r3, [pc, #128]	@ (8001184 <StartReadEncTask+0xc4>)
 8001102:	801a      	strh	r2, [r3, #0]
		  if (delta != 0) {
 8001104:	4b1f      	ldr	r3, [pc, #124]	@ (8001184 <StartReadEncTask+0xc4>)
 8001106:	f9b3 3000 	ldrsh.w	r3, [r3]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d035      	beq.n	800117a <StartReadEncTask+0xba>
			  if(i2s_enco_bp_flags == 1U){
 800110e:	4b1c      	ldr	r3, [pc, #112]	@ (8001180 <StartReadEncTask+0xc0>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	2b01      	cmp	r3, #1
 8001114:	d125      	bne.n	8001162 <StartReadEncTask+0xa2>
					if(menu_index == 0U)
 8001116:	4b1c      	ldr	r3, [pc, #112]	@ (8001188 <StartReadEncTask+0xc8>)
 8001118:	f993 3000 	ldrsb.w	r3, [r3]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d119      	bne.n	8001154 <StartReadEncTask+0x94>
					{
						GainValue += delta;
 8001120:	4b18      	ldr	r3, [pc, #96]	@ (8001184 <StartReadEncTask+0xc4>)
 8001122:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001126:	461a      	mov	r2, r3
 8001128:	4b18      	ldr	r3, [pc, #96]	@ (800118c <StartReadEncTask+0xcc>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4413      	add	r3, r2
 800112e:	4a17      	ldr	r2, [pc, #92]	@ (800118c <StartReadEncTask+0xcc>)
 8001130:	6013      	str	r3, [r2, #0]
						if (GainValue < AUDIO_GAIN_MIN) {
 8001132:	4b16      	ldr	r3, [pc, #88]	@ (800118c <StartReadEncTask+0xcc>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f113 0f03 	cmn.w	r3, #3
 800113a:	da04      	bge.n	8001146 <StartReadEncTask+0x86>
							GainValue = AUDIO_GAIN_MIN;
 800113c:	4b13      	ldr	r3, [pc, #76]	@ (800118c <StartReadEncTask+0xcc>)
 800113e:	f06f 0202 	mvn.w	r2, #2
 8001142:	601a      	str	r2, [r3, #0]
 8001144:	e006      	b.n	8001154 <StartReadEncTask+0x94>
						}
						else if(GainValue > AUDIO_GAIN_MAX){
 8001146:	4b11      	ldr	r3, [pc, #68]	@ (800118c <StartReadEncTask+0xcc>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	2b03      	cmp	r3, #3
 800114c:	dd02      	ble.n	8001154 <StartReadEncTask+0x94>
							GainValue = AUDIO_GAIN_MAX;
 800114e:	4b0f      	ldr	r3, [pc, #60]	@ (800118c <StartReadEncTask+0xcc>)
 8001150:	2203      	movs	r2, #3
 8001152:	601a      	str	r2, [r3, #0]
						}
					}
					osEventFlagsSet(WaitNewValHandle, I2S_ENCO_SUB_MENU_FLAG);
 8001154:	4b0e      	ldr	r3, [pc, #56]	@ (8001190 <StartReadEncTask+0xd0>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	2101      	movs	r1, #1
 800115a:	4618      	mov	r0, r3
 800115c:	f006 f9d6 	bl	800750c <osEventFlagsSet>
 8001160:	e009      	b.n	8001176 <StartReadEncTask+0xb6>
			  }
			  else if(i2s_enco_bp_flags == 0U){
 8001162:	4b07      	ldr	r3, [pc, #28]	@ (8001180 <StartReadEncTask+0xc0>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d105      	bne.n	8001176 <StartReadEncTask+0xb6>
				  //Menu navigation
					osEventFlagsSet(WaitNewValHandle, I2S_ENCO_MENU_FLAG);
 800116a:	4b09      	ldr	r3, [pc, #36]	@ (8001190 <StartReadEncTask+0xd0>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	2102      	movs	r1, #2
 8001170:	4618      	mov	r0, r3
 8001172:	f006 f9cb 	bl	800750c <osEventFlagsSet>
			  }
			  else{
				  //Should not happen
			  }
			  CMPT_OLD = CMPT;
 8001176:	89fb      	ldrh	r3, [r7, #14]
 8001178:	82fb      	strh	r3, [r7, #22]
		  }

		osThreadYield();
 800117a:	f006 f94d 	bl	8007418 <osThreadYield>
		  if (i2s_enco_bp_flags != last_mode) {
 800117e:	e7aa      	b.n	80010d6 <StartReadEncTask+0x16>
 8001180:	20000bbc 	.word	0x20000bbc
 8001184:	200001f6 	.word	0x200001f6
 8001188:	200001f4 	.word	0x200001f4
 800118c:	200009f8 	.word	0x200009f8
 8001190:	20000a10 	.word	0x20000a10

08001194 <StartAudioTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAudioTask */
void StartAudioTask(void *argument)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af02      	add	r7, sp, #8
 800119a:	6078      	str	r0, [r7, #4]
	 if (HAL_I2S_Transmit_DMA(&hi2s3, (uint16_t*)i2s2_buffer, I2S_BUFFER_SIZE) != HAL_OK)
 800119c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011a0:	4925      	ldr	r1, [pc, #148]	@ (8001238 <StartAudioTask+0xa4>)
 80011a2:	4826      	ldr	r0, [pc, #152]	@ (800123c <StartAudioTask+0xa8>)
 80011a4:	f003 f926 	bl	80043f4 <HAL_I2S_Transmit_DMA>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d004      	beq.n	80011b8 <StartAudioTask+0x24>
	    {
	        printf("ERR: I2S3 RX DMA\n");
 80011ae:	4824      	ldr	r0, [pc, #144]	@ (8001240 <StartAudioTask+0xac>)
 80011b0:	f00a fcaa 	bl	800bb08 <puts>
	        Error_Handler();
 80011b4:	f000 fdb2 	bl	8001d1c <Error_Handler>
	    }
	    if (HAL_I2S_Receive_DMA(&hi2s2,(uint16_t*)i2s3_buffer, I2S_BUFFER_SIZE) != HAL_OK)
 80011b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011bc:	4921      	ldr	r1, [pc, #132]	@ (8001244 <StartAudioTask+0xb0>)
 80011be:	4822      	ldr	r0, [pc, #136]	@ (8001248 <StartAudioTask+0xb4>)
 80011c0:	f003 f9bc 	bl	800453c <HAL_I2S_Receive_DMA>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d004      	beq.n	80011d4 <StartAudioTask+0x40>
	    {
	        printf("ERR: I2S2 TX DMA\n");
 80011ca:	4820      	ldr	r0, [pc, #128]	@ (800124c <StartAudioTask+0xb8>)
 80011cc:	f00a fc9c 	bl	800bb08 <puts>
	        Error_Handler();
 80011d0:	f000 fda4 	bl	8001d1c <Error_Handler>
	    }
	    for (;;)
	    {
			osSemaphoreAcquire(AudioSemHandle, osWaitForever);
 80011d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001250 <StartAudioTask+0xbc>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80011dc:	4618      	mov	r0, r3
 80011de:	f006 fac5 	bl	800776c <osSemaphoreAcquire>
			if (i2s_dma_flags & I2S_DMA_FLAG_HALF)
 80011e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001254 <StartAudioTask+0xc0>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f003 0301 	and.w	r3, r3, #1
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d00e      	beq.n	800120c <StartAudioTask+0x78>
			{
				i2s_dma_flags &= ~I2S_DMA_FLAG_HALF;
 80011ee:	4b19      	ldr	r3, [pc, #100]	@ (8001254 <StartAudioTask+0xc0>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f023 0301 	bic.w	r3, r3, #1
 80011f6:	4a17      	ldr	r2, [pc, #92]	@ (8001254 <StartAudioTask+0xc0>)
 80011f8:	6013      	str	r3, [r2, #0]
				#elif defined(AmplifyOnly)
				ApplyGain(i2s3_buffer, i2s2_buffer, I2S_HALF_BUFFER_SIZE, GainValue);
				#elif defined(USER_DF2T)
				Apply_Biquad_Filter_DF2T(i2s3_buffer, i2s2_buffer, I2S_HALF_BUFFER_SIZE, biquadCoeffs, biquadState);
				#elif defined(USER_DF1)
				Apply_Biquad_Filter_DF1(i2s3_buffer, i2s2_buffer, I2S_HALF_BUFFER_SIZE,
 80011fa:	4b17      	ldr	r3, [pc, #92]	@ (8001258 <StartAudioTask+0xc4>)
 80011fc:	9300      	str	r3, [sp, #0]
 80011fe:	4b17      	ldr	r3, [pc, #92]	@ (800125c <StartAudioTask+0xc8>)
 8001200:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001204:	490c      	ldr	r1, [pc, #48]	@ (8001238 <StartAudioTask+0xa4>)
 8001206:	480f      	ldr	r0, [pc, #60]	@ (8001244 <StartAudioTask+0xb0>)
 8001208:	f001 fb0c 	bl	8002824 <Apply_Biquad_Filter_DF1>
				#elif defined(CMSIS_Filtering)
				arm_biquad_cascade_df1_q15(&biquad, (q15_t*)i2s3_buffer, (q15_t*)i2s2_buffer, I2S_HALF_BUFFER_SIZE);
				#endif
			}

			if (i2s_dma_flags & I2S_DMA_FLAG_FULL)
 800120c:	4b11      	ldr	r3, [pc, #68]	@ (8001254 <StartAudioTask+0xc0>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f003 0302 	and.w	r3, r3, #2
 8001214:	2b00      	cmp	r3, #0
 8001216:	d0dd      	beq.n	80011d4 <StartAudioTask+0x40>
			{
				i2s_dma_flags &= ~I2S_DMA_FLAG_FULL;
 8001218:	4b0e      	ldr	r3, [pc, #56]	@ (8001254 <StartAudioTask+0xc0>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f023 0302 	bic.w	r3, r3, #2
 8001220:	4a0c      	ldr	r2, [pc, #48]	@ (8001254 <StartAudioTask+0xc0>)
 8001222:	6013      	str	r3, [r2, #0]
				ApplyGain(&i2s3_buffer[I2S_HALF_BUFFER_SIZE], &i2s2_buffer[I2S_HALF_BUFFER_SIZE], I2S_HALF_BUFFER_SIZE, GainValue);
				#elif defined(USER_DF2T)
				Apply_Biquad_Filter_DF2T(&i2s3_buffer[I2S_HALF_BUFFER_SIZE], &i2s2_buffer[I2S_HALF_BUFFER_SIZE], I2S_HALF_BUFFER_SIZE,
										 biquadCoeffs, biquadState);
				#elif defined(USER_DF1)
				Apply_Biquad_Filter_DF1(&i2s3_buffer[I2S_HALF_BUFFER_SIZE], &i2s2_buffer[I2S_HALF_BUFFER_SIZE], I2S_HALF_BUFFER_SIZE,
 8001224:	4b0c      	ldr	r3, [pc, #48]	@ (8001258 <StartAudioTask+0xc4>)
 8001226:	9300      	str	r3, [sp, #0]
 8001228:	4b0c      	ldr	r3, [pc, #48]	@ (800125c <StartAudioTask+0xc8>)
 800122a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800122e:	490c      	ldr	r1, [pc, #48]	@ (8001260 <StartAudioTask+0xcc>)
 8001230:	480c      	ldr	r0, [pc, #48]	@ (8001264 <StartAudioTask+0xd0>)
 8001232:	f001 faf7 	bl	8002824 <Apply_Biquad_Filter_DF1>
			osSemaphoreAcquire(AudioSemHandle, osWaitForever);
 8001236:	e7cd      	b.n	80011d4 <StartAudioTask+0x40>
 8001238:	200005f8 	.word	0x200005f8
 800123c:	20000ab0 	.word	0x20000ab0
 8001240:	0800e9b0 	.word	0x0800e9b0
 8001244:	200001f8 	.word	0x200001f8
 8001248:	20000a68 	.word	0x20000a68
 800124c:	0800e9c4 	.word	0x0800e9c4
 8001250:	20000a0c 	.word	0x20000a0c
 8001254:	20000bb8 	.word	0x20000bb8
 8001258:	20000bd4 	.word	0x20000bd4
 800125c:	20000bc0 	.word	0x20000bc0
 8001260:	200007f8 	.word	0x200007f8
 8001264:	200003f8 	.word	0x200003f8

08001268 <StartDisplayTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDisplayTask */
void StartDisplayTask(void *argument)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b08c      	sub	sp, #48	@ 0x30
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDisplayTask */

	__HAL_TIM_SET_COUNTER(&htim1,0);
 8001270:	4b7a      	ldr	r3, [pc, #488]	@ (800145c <StartDisplayTask+0x1f4>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	2200      	movs	r2, #0
 8001276:	625a      	str	r2, [r3, #36]	@ 0x24

	uint32_t flags;
	char buffer[32] = " ";
 8001278:	2320      	movs	r3, #32
 800127a:	60fb      	str	r3, [r7, #12]
 800127c:	f107 0310 	add.w	r3, r7, #16
 8001280:	2200      	movs	r2, #0
 8001282:	601a      	str	r2, [r3, #0]
 8001284:	605a      	str	r2, [r3, #4]
 8001286:	609a      	str	r2, [r3, #8]
 8001288:	60da      	str	r2, [r3, #12]
 800128a:	611a      	str	r2, [r3, #16]
 800128c:	615a      	str	r2, [r3, #20]
 800128e:	619a      	str	r2, [r3, #24]
  lcd_clear();
 8001290:	f001 f8aa 	bl	80023e8 <lcd_clear>
  menu_index = ClampMenuIndex(EncoderSteps(), MENU_COUNT - 1, 0);
 8001294:	f7ff fea6 	bl	8000fe4 <EncoderSteps>
 8001298:	4603      	mov	r3, r0
 800129a:	2200      	movs	r2, #0
 800129c:	2102      	movs	r1, #2
 800129e:	4618      	mov	r0, r3
 80012a0:	f001 f9f0 	bl	8002684 <ClampMenuIndex>
 80012a4:	4603      	mov	r3, r0
 80012a6:	461a      	mov	r2, r3
 80012a8:	4b6d      	ldr	r3, [pc, #436]	@ (8001460 <StartDisplayTask+0x1f8>)
 80012aa:	701a      	strb	r2, [r3, #0]
  MenuDisplay(menu_index, buffer, sizeof(buffer));
 80012ac:	4b6c      	ldr	r3, [pc, #432]	@ (8001460 <StartDisplayTask+0x1f8>)
 80012ae:	f993 3000 	ldrsb.w	r3, [r3]
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	f107 010c 	add.w	r1, r7, #12
 80012b8:	2220      	movs	r2, #32
 80012ba:	4618      	mov	r0, r3
 80012bc:	f001 f94c 	bl	8002558 <MenuDisplay>
  lcd_write(buffer);
 80012c0:	f107 030c 	add.w	r3, r7, #12
 80012c4:	4618      	mov	r0, r3
 80012c6:	f001 f8d7 	bl	8002478 <lcd_write>
  lcd_put_cursor(1, 0);
 80012ca:	2100      	movs	r1, #0
 80012cc:	2001      	movs	r0, #1
 80012ce:	f001 f8b9 	bl	8002444 <lcd_put_cursor>
  SubMenuDisplay(menu_index, GainValue, buffer, sizeof(buffer));
 80012d2:	4b63      	ldr	r3, [pc, #396]	@ (8001460 <StartDisplayTask+0x1f8>)
 80012d4:	f993 3000 	ldrsb.w	r3, [r3]
 80012d8:	b2d8      	uxtb	r0, r3
 80012da:	4b62      	ldr	r3, [pc, #392]	@ (8001464 <StartDisplayTask+0x1fc>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	b219      	sxth	r1, r3
 80012e0:	f107 020c 	add.w	r2, r7, #12
 80012e4:	2320      	movs	r3, #32
 80012e6:	f001 f969 	bl	80025bc <SubMenuDisplay>
  lcd_write(buffer);
 80012ea:	f107 030c 	add.w	r3, r7, #12
 80012ee:	4618      	mov	r0, r3
 80012f0:	f001 f8c2 	bl	8002478 <lcd_write>

	/* Infinite loop */
	for(;;)
	{
		flags = osEventFlagsWait(WaitNewValHandle, I2S_ENCO_SUB_MENU_FLAG | I2S_ENCO_MENU_FLAG, osFlagsWaitAny, osWaitForever);
 80012f4:	4b5c      	ldr	r3, [pc, #368]	@ (8001468 <StartDisplayTask+0x200>)
 80012f6:	6818      	ldr	r0, [r3, #0]
 80012f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012fc:	2200      	movs	r2, #0
 80012fe:	2103      	movs	r1, #3
 8001300:	f006 f946 	bl	8007590 <osEventFlagsWait>
 8001304:	62f8      	str	r0, [r7, #44]	@ 0x2c

		if(flags == I2S_ENCO_MENU_FLAG){
 8001306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001308:	2b02      	cmp	r3, #2
 800130a:	d15c      	bne.n	80013c6 <StartDisplayTask+0x15e>
			menu_index = ClampMenuIndex((int32_t)menu_index + (int32_t)delta, MENU_COUNT - 1, 0);
 800130c:	4b54      	ldr	r3, [pc, #336]	@ (8001460 <StartDisplayTask+0x1f8>)
 800130e:	f993 3000 	ldrsb.w	r3, [r3]
 8001312:	461a      	mov	r2, r3
 8001314:	4b55      	ldr	r3, [pc, #340]	@ (800146c <StartDisplayTask+0x204>)
 8001316:	f9b3 3000 	ldrsh.w	r3, [r3]
 800131a:	4413      	add	r3, r2
 800131c:	2200      	movs	r2, #0
 800131e:	2102      	movs	r1, #2
 8001320:	4618      	mov	r0, r3
 8001322:	f001 f9af 	bl	8002684 <ClampMenuIndex>
 8001326:	4603      	mov	r3, r0
 8001328:	461a      	mov	r2, r3
 800132a:	4b4d      	ldr	r3, [pc, #308]	@ (8001460 <StartDisplayTask+0x1f8>)
 800132c:	701a      	strb	r2, [r3, #0]
			printf("Delta: %d\r\n", delta);
 800132e:	4b4f      	ldr	r3, [pc, #316]	@ (800146c <StartDisplayTask+0x204>)
 8001330:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001334:	4619      	mov	r1, r3
 8001336:	484e      	ldr	r0, [pc, #312]	@ (8001470 <StartDisplayTask+0x208>)
 8001338:	f00a fb7e 	bl	800ba38 <iprintf>
			printf("Menu index: %d\r\n", menu_index);
 800133c:	4b48      	ldr	r3, [pc, #288]	@ (8001460 <StartDisplayTask+0x1f8>)
 800133e:	f993 3000 	ldrsb.w	r3, [r3]
 8001342:	4619      	mov	r1, r3
 8001344:	484b      	ldr	r0, [pc, #300]	@ (8001474 <StartDisplayTask+0x20c>)
 8001346:	f00a fb77 	bl	800ba38 <iprintf>
			lcd_clear();
 800134a:	f001 f84d 	bl	80023e8 <lcd_clear>
			MenuDisplay(menu_index , buffer, sizeof(buffer));
 800134e:	4b44      	ldr	r3, [pc, #272]	@ (8001460 <StartDisplayTask+0x1f8>)
 8001350:	f993 3000 	ldrsb.w	r3, [r3]
 8001354:	b2db      	uxtb	r3, r3
 8001356:	f107 010c 	add.w	r1, r7, #12
 800135a:	2220      	movs	r2, #32
 800135c:	4618      	mov	r0, r3
 800135e:	f001 f8fb 	bl	8002558 <MenuDisplay>
			lcd_write(buffer);
 8001362:	f107 030c 	add.w	r3, r7, #12
 8001366:	4618      	mov	r0, r3
 8001368:	f001 f886 	bl	8002478 <lcd_write>
			lcd_put_cursor(1, 0);
 800136c:	2100      	movs	r1, #0
 800136e:	2001      	movs	r0, #1
 8001370:	f001 f868 	bl	8002444 <lcd_put_cursor>
			lcd_write(blank_line);
 8001374:	4840      	ldr	r0, [pc, #256]	@ (8001478 <StartDisplayTask+0x210>)
 8001376:	f001 f87f 	bl	8002478 <lcd_write>
			lcd_put_cursor(1, 0);
 800137a:	2100      	movs	r1, #0
 800137c:	2001      	movs	r0, #1
 800137e:	f001 f861 	bl	8002444 <lcd_put_cursor>
			if (menu_index == 0U) {
 8001382:	4b37      	ldr	r3, [pc, #220]	@ (8001460 <StartDisplayTask+0x1f8>)
 8001384:	f993 3000 	ldrsb.w	r3, [r3]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d10c      	bne.n	80013a6 <StartDisplayTask+0x13e>
				SubMenuDisplay(menu_index, GainValue, buffer, sizeof(buffer));
 800138c:	4b34      	ldr	r3, [pc, #208]	@ (8001460 <StartDisplayTask+0x1f8>)
 800138e:	f993 3000 	ldrsb.w	r3, [r3]
 8001392:	b2d8      	uxtb	r0, r3
 8001394:	4b33      	ldr	r3, [pc, #204]	@ (8001464 <StartDisplayTask+0x1fc>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	b219      	sxth	r1, r3
 800139a:	f107 020c 	add.w	r2, r7, #12
 800139e:	2320      	movs	r3, #32
 80013a0:	f001 f90c 	bl	80025bc <SubMenuDisplay>
 80013a4:	e009      	b.n	80013ba <StartDisplayTask+0x152>
			} else {
				SubMenuDisplay(menu_index, 0, buffer, sizeof(buffer));
 80013a6:	4b2e      	ldr	r3, [pc, #184]	@ (8001460 <StartDisplayTask+0x1f8>)
 80013a8:	f993 3000 	ldrsb.w	r3, [r3]
 80013ac:	b2d8      	uxtb	r0, r3
 80013ae:	f107 020c 	add.w	r2, r7, #12
 80013b2:	2320      	movs	r3, #32
 80013b4:	2100      	movs	r1, #0
 80013b6:	f001 f901 	bl	80025bc <SubMenuDisplay>
			}
			lcd_write(buffer);
 80013ba:	f107 030c 	add.w	r3, r7, #12
 80013be:	4618      	mov	r0, r3
 80013c0:	f001 f85a 	bl	8002478 <lcd_write>
 80013c4:	e796      	b.n	80012f4 <StartDisplayTask+0x8c>
		}

		else if (flags == I2S_ENCO_SUB_MENU_FLAG) {
 80013c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d140      	bne.n	800144e <StartDisplayTask+0x1e6>

			sub_menu_index = ClampMenuIndex((int32_t)sub_menu_index + (int32_t)delta, 4, 0);
 80013cc:	4b2b      	ldr	r3, [pc, #172]	@ (800147c <StartDisplayTask+0x214>)
 80013ce:	f993 3000 	ldrsb.w	r3, [r3]
 80013d2:	461a      	mov	r2, r3
 80013d4:	4b25      	ldr	r3, [pc, #148]	@ (800146c <StartDisplayTask+0x204>)
 80013d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013da:	4413      	add	r3, r2
 80013dc:	2200      	movs	r2, #0
 80013de:	2104      	movs	r1, #4
 80013e0:	4618      	mov	r0, r3
 80013e2:	f001 f94f 	bl	8002684 <ClampMenuIndex>
 80013e6:	4603      	mov	r3, r0
 80013e8:	461a      	mov	r2, r3
 80013ea:	4b24      	ldr	r3, [pc, #144]	@ (800147c <StartDisplayTask+0x214>)
 80013ec:	701a      	strb	r2, [r3, #0]
			lcd_put_cursor(1, 0);
 80013ee:	2100      	movs	r1, #0
 80013f0:	2001      	movs	r0, #1
 80013f2:	f001 f827 	bl	8002444 <lcd_put_cursor>
			lcd_write(blank_line);
 80013f6:	4820      	ldr	r0, [pc, #128]	@ (8001478 <StartDisplayTask+0x210>)
 80013f8:	f001 f83e 	bl	8002478 <lcd_write>
			lcd_put_cursor(1, 0);
 80013fc:	2100      	movs	r1, #0
 80013fe:	2001      	movs	r0, #1
 8001400:	f001 f820 	bl	8002444 <lcd_put_cursor>
			if (menu_index == 0U) {
 8001404:	4b16      	ldr	r3, [pc, #88]	@ (8001460 <StartDisplayTask+0x1f8>)
 8001406:	f993 3000 	ldrsb.w	r3, [r3]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d10c      	bne.n	8001428 <StartDisplayTask+0x1c0>
				SubMenuDisplay(menu_index, GainValue, buffer, sizeof(buffer));
 800140e:	4b14      	ldr	r3, [pc, #80]	@ (8001460 <StartDisplayTask+0x1f8>)
 8001410:	f993 3000 	ldrsb.w	r3, [r3]
 8001414:	b2d8      	uxtb	r0, r3
 8001416:	4b13      	ldr	r3, [pc, #76]	@ (8001464 <StartDisplayTask+0x1fc>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	b219      	sxth	r1, r3
 800141c:	f107 020c 	add.w	r2, r7, #12
 8001420:	2320      	movs	r3, #32
 8001422:	f001 f8cb 	bl	80025bc <SubMenuDisplay>
 8001426:	e00c      	b.n	8001442 <StartDisplayTask+0x1da>
			} else {
				SubMenuDisplay(menu_index, sub_menu_index, buffer, sizeof(buffer));
 8001428:	4b0d      	ldr	r3, [pc, #52]	@ (8001460 <StartDisplayTask+0x1f8>)
 800142a:	f993 3000 	ldrsb.w	r3, [r3]
 800142e:	b2d8      	uxtb	r0, r3
 8001430:	4b12      	ldr	r3, [pc, #72]	@ (800147c <StartDisplayTask+0x214>)
 8001432:	f993 3000 	ldrsb.w	r3, [r3]
 8001436:	4619      	mov	r1, r3
 8001438:	f107 020c 	add.w	r2, r7, #12
 800143c:	2320      	movs	r3, #32
 800143e:	f001 f8bd 	bl	80025bc <SubMenuDisplay>
			}
			lcd_write(buffer);
 8001442:	f107 030c 	add.w	r3, r7, #12
 8001446:	4618      	mov	r0, r3
 8001448:	f001 f816 	bl	8002478 <lcd_write>
 800144c:	e752      	b.n	80012f4 <StartDisplayTask+0x8c>
		}

		else{
			lcd_clear();
 800144e:	f000 ffcb 	bl	80023e8 <lcd_clear>
			lcd_write("C kc");
 8001452:	480b      	ldr	r0, [pc, #44]	@ (8001480 <StartDisplayTask+0x218>)
 8001454:	f001 f810 	bl	8002478 <lcd_write>
		flags = osEventFlagsWait(WaitNewValHandle, I2S_ENCO_SUB_MENU_FLAG | I2S_ENCO_MENU_FLAG, osFlagsWaitAny, osWaitForever);
 8001458:	e74c      	b.n	80012f4 <StartDisplayTask+0x8c>
 800145a:	bf00      	nop
 800145c:	20000c28 	.word	0x20000c28
 8001460:	200001f4 	.word	0x200001f4
 8001464:	200009f8 	.word	0x200009f8
 8001468:	20000a10 	.word	0x20000a10
 800146c:	200001f6 	.word	0x200001f6
 8001470:	0800e9d8 	.word	0x0800e9d8
 8001474:	0800e9e4 	.word	0x0800e9e4
 8001478:	0800eb38 	.word	0x0800eb38
 800147c:	200001f5 	.word	0x200001f5
 8001480:	0800e9f8 	.word	0x0800e9f8

08001484 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b08a      	sub	sp, #40	@ 0x28
 8001488:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800148a:	f107 0314 	add.w	r3, r7, #20
 800148e:	2200      	movs	r2, #0
 8001490:	601a      	str	r2, [r3, #0]
 8001492:	605a      	str	r2, [r3, #4]
 8001494:	609a      	str	r2, [r3, #8]
 8001496:	60da      	str	r2, [r3, #12]
 8001498:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800149a:	2300      	movs	r3, #0
 800149c:	613b      	str	r3, [r7, #16]
 800149e:	4b3c      	ldr	r3, [pc, #240]	@ (8001590 <MX_GPIO_Init+0x10c>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a2:	4a3b      	ldr	r2, [pc, #236]	@ (8001590 <MX_GPIO_Init+0x10c>)
 80014a4:	f043 0304 	orr.w	r3, r3, #4
 80014a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014aa:	4b39      	ldr	r3, [pc, #228]	@ (8001590 <MX_GPIO_Init+0x10c>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ae:	f003 0304 	and.w	r3, r3, #4
 80014b2:	613b      	str	r3, [r7, #16]
 80014b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014b6:	2300      	movs	r3, #0
 80014b8:	60fb      	str	r3, [r7, #12]
 80014ba:	4b35      	ldr	r3, [pc, #212]	@ (8001590 <MX_GPIO_Init+0x10c>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014be:	4a34      	ldr	r2, [pc, #208]	@ (8001590 <MX_GPIO_Init+0x10c>)
 80014c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c6:	4b32      	ldr	r3, [pc, #200]	@ (8001590 <MX_GPIO_Init+0x10c>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014ce:	60fb      	str	r3, [r7, #12]
 80014d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d2:	2300      	movs	r3, #0
 80014d4:	60bb      	str	r3, [r7, #8]
 80014d6:	4b2e      	ldr	r3, [pc, #184]	@ (8001590 <MX_GPIO_Init+0x10c>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014da:	4a2d      	ldr	r2, [pc, #180]	@ (8001590 <MX_GPIO_Init+0x10c>)
 80014dc:	f043 0301 	orr.w	r3, r3, #1
 80014e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014e2:	4b2b      	ldr	r3, [pc, #172]	@ (8001590 <MX_GPIO_Init+0x10c>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e6:	f003 0301 	and.w	r3, r3, #1
 80014ea:	60bb      	str	r3, [r7, #8]
 80014ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ee:	2300      	movs	r3, #0
 80014f0:	607b      	str	r3, [r7, #4]
 80014f2:	4b27      	ldr	r3, [pc, #156]	@ (8001590 <MX_GPIO_Init+0x10c>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f6:	4a26      	ldr	r2, [pc, #152]	@ (8001590 <MX_GPIO_Init+0x10c>)
 80014f8:	f043 0302 	orr.w	r3, r3, #2
 80014fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014fe:	4b24      	ldr	r3, [pc, #144]	@ (8001590 <MX_GPIO_Init+0x10c>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001502:	f003 0302 	and.w	r3, r3, #2
 8001506:	607b      	str	r3, [r7, #4]
 8001508:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800150a:	2200      	movs	r2, #0
 800150c:	2120      	movs	r1, #32
 800150e:	4821      	ldr	r0, [pc, #132]	@ (8001594 <MX_GPIO_Init+0x110>)
 8001510:	f002 f98e 	bl	8003830 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Bp_Blue_Pin */
  GPIO_InitStruct.Pin = Bp_Blue_Pin;
 8001514:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001518:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800151a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800151e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001520:	2300      	movs	r3, #0
 8001522:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Bp_Blue_GPIO_Port, &GPIO_InitStruct);
 8001524:	f107 0314 	add.w	r3, r7, #20
 8001528:	4619      	mov	r1, r3
 800152a:	481b      	ldr	r0, [pc, #108]	@ (8001598 <MX_GPIO_Init+0x114>)
 800152c:	f001 ffec 	bl	8003508 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001530:	2320      	movs	r3, #32
 8001532:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001534:	2301      	movs	r3, #1
 8001536:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001538:	2300      	movs	r3, #0
 800153a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800153c:	2300      	movs	r3, #0
 800153e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001540:	f107 0314 	add.w	r3, r7, #20
 8001544:	4619      	mov	r1, r3
 8001546:	4813      	ldr	r0, [pc, #76]	@ (8001594 <MX_GPIO_Init+0x110>)
 8001548:	f001 ffde 	bl	8003508 <HAL_GPIO_Init>

  /*Configure GPIO pin : enco_Bp_Pin */
  GPIO_InitStruct.Pin = enco_Bp_Pin;
 800154c:	2320      	movs	r3, #32
 800154e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001550:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001554:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001556:	2301      	movs	r3, #1
 8001558:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(enco_Bp_GPIO_Port, &GPIO_InitStruct);
 800155a:	f107 0314 	add.w	r3, r7, #20
 800155e:	4619      	mov	r1, r3
 8001560:	480e      	ldr	r0, [pc, #56]	@ (800159c <MX_GPIO_Init+0x118>)
 8001562:	f001 ffd1 	bl	8003508 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001566:	2200      	movs	r2, #0
 8001568:	2105      	movs	r1, #5
 800156a:	2017      	movs	r0, #23
 800156c:	f001 fc32 	bl	8002dd4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001570:	2017      	movs	r0, #23
 8001572:	f001 fc4b 	bl	8002e0c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001576:	2200      	movs	r2, #0
 8001578:	2105      	movs	r1, #5
 800157a:	2028      	movs	r0, #40	@ 0x28
 800157c:	f001 fc2a 	bl	8002dd4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001580:	2028      	movs	r0, #40	@ 0x28
 8001582:	f001 fc43 	bl	8002e0c <HAL_NVIC_EnableIRQ>

}
 8001586:	bf00      	nop
 8001588:	3728      	adds	r7, #40	@ 0x28
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	40023800 	.word	0x40023800
 8001594:	40020000 	.word	0x40020000
 8001598:	40020800 	.word	0x40020800
 800159c:	40020400 	.word	0x40020400

080015a0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	4603      	mov	r3, r0
 80015a8:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == enco_Bp_Pin){
 80015aa:	88fb      	ldrh	r3, [r7, #6]
 80015ac:	2b20      	cmp	r3, #32
 80015ae:	d108      	bne.n	80015c2 <HAL_GPIO_EXTI_Callback+0x22>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80015b0:	2120      	movs	r1, #32
 80015b2:	480f      	ldr	r0, [pc, #60]	@ (80015f0 <HAL_GPIO_EXTI_Callback+0x50>)
 80015b4:	f002 f955 	bl	8003862 <HAL_GPIO_TogglePin>
		__HAL_TIM_SET_COUNTER(&htim1,0);//On reset le compteur lors de l'appuie sur Bp
 80015b8:	4b0e      	ldr	r3, [pc, #56]	@ (80015f4 <HAL_GPIO_EXTI_Callback+0x54>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2200      	movs	r2, #0
 80015be:	625a      	str	r2, [r3, #36]	@ 0x24
		i2s_enco_bp_flags ^= 1U;
	}
	else{
		//Should not happen
	}
}
 80015c0:	e011      	b.n	80015e6 <HAL_GPIO_EXTI_Callback+0x46>
	else if(GPIO_Pin == Bp_Blue_Pin){
 80015c2:	88fb      	ldrh	r3, [r7, #6]
 80015c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80015c8:	d10d      	bne.n	80015e6 <HAL_GPIO_EXTI_Callback+0x46>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80015ca:	2120      	movs	r1, #32
 80015cc:	4808      	ldr	r0, [pc, #32]	@ (80015f0 <HAL_GPIO_EXTI_Callback+0x50>)
 80015ce:	f002 f948 	bl	8003862 <HAL_GPIO_TogglePin>
		__HAL_TIM_SET_COUNTER(&htim1,0);//On reset le compteur lors de l'appuie sur Bp
 80015d2:	4b08      	ldr	r3, [pc, #32]	@ (80015f4 <HAL_GPIO_EXTI_Callback+0x54>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	2200      	movs	r2, #0
 80015d8:	625a      	str	r2, [r3, #36]	@ 0x24
		i2s_enco_bp_flags ^= 1U;
 80015da:	4b07      	ldr	r3, [pc, #28]	@ (80015f8 <HAL_GPIO_EXTI_Callback+0x58>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f083 0301 	eor.w	r3, r3, #1
 80015e2:	4a05      	ldr	r2, [pc, #20]	@ (80015f8 <HAL_GPIO_EXTI_Callback+0x58>)
 80015e4:	6013      	str	r3, [r2, #0]
}
 80015e6:	bf00      	nop
 80015e8:	3708      	adds	r7, #8
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	40020000 	.word	0x40020000
 80015f4:	20000c28 	.word	0x20000c28
 80015f8:	20000bbc 	.word	0x20000bbc

080015fc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001600:	4b12      	ldr	r3, [pc, #72]	@ (800164c <MX_I2C1_Init+0x50>)
 8001602:	4a13      	ldr	r2, [pc, #76]	@ (8001650 <MX_I2C1_Init+0x54>)
 8001604:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001606:	4b11      	ldr	r3, [pc, #68]	@ (800164c <MX_I2C1_Init+0x50>)
 8001608:	4a12      	ldr	r2, [pc, #72]	@ (8001654 <MX_I2C1_Init+0x58>)
 800160a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800160c:	4b0f      	ldr	r3, [pc, #60]	@ (800164c <MX_I2C1_Init+0x50>)
 800160e:	2200      	movs	r2, #0
 8001610:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001612:	4b0e      	ldr	r3, [pc, #56]	@ (800164c <MX_I2C1_Init+0x50>)
 8001614:	2200      	movs	r2, #0
 8001616:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001618:	4b0c      	ldr	r3, [pc, #48]	@ (800164c <MX_I2C1_Init+0x50>)
 800161a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800161e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001620:	4b0a      	ldr	r3, [pc, #40]	@ (800164c <MX_I2C1_Init+0x50>)
 8001622:	2200      	movs	r2, #0
 8001624:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001626:	4b09      	ldr	r3, [pc, #36]	@ (800164c <MX_I2C1_Init+0x50>)
 8001628:	2200      	movs	r2, #0
 800162a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800162c:	4b07      	ldr	r3, [pc, #28]	@ (800164c <MX_I2C1_Init+0x50>)
 800162e:	2200      	movs	r2, #0
 8001630:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001632:	4b06      	ldr	r3, [pc, #24]	@ (800164c <MX_I2C1_Init+0x50>)
 8001634:	2200      	movs	r2, #0
 8001636:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001638:	4804      	ldr	r0, [pc, #16]	@ (800164c <MX_I2C1_Init+0x50>)
 800163a:	f002 f945 	bl	80038c8 <HAL_I2C_Init>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001644:	f000 fb6a 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001648:	bf00      	nop
 800164a:	bd80      	pop	{r7, pc}
 800164c:	20000a14 	.word	0x20000a14
 8001650:	40005400 	.word	0x40005400
 8001654:	000186a0 	.word	0x000186a0

08001658 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b08a      	sub	sp, #40	@ 0x28
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001660:	f107 0314 	add.w	r3, r7, #20
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
 8001668:	605a      	str	r2, [r3, #4]
 800166a:	609a      	str	r2, [r3, #8]
 800166c:	60da      	str	r2, [r3, #12]
 800166e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a19      	ldr	r2, [pc, #100]	@ (80016dc <HAL_I2C_MspInit+0x84>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d12b      	bne.n	80016d2 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800167a:	2300      	movs	r3, #0
 800167c:	613b      	str	r3, [r7, #16]
 800167e:	4b18      	ldr	r3, [pc, #96]	@ (80016e0 <HAL_I2C_MspInit+0x88>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001682:	4a17      	ldr	r2, [pc, #92]	@ (80016e0 <HAL_I2C_MspInit+0x88>)
 8001684:	f043 0302 	orr.w	r3, r3, #2
 8001688:	6313      	str	r3, [r2, #48]	@ 0x30
 800168a:	4b15      	ldr	r3, [pc, #84]	@ (80016e0 <HAL_I2C_MspInit+0x88>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168e:	f003 0302 	and.w	r3, r3, #2
 8001692:	613b      	str	r3, [r7, #16]
 8001694:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001696:	23c0      	movs	r3, #192	@ 0xc0
 8001698:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800169a:	2312      	movs	r3, #18
 800169c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169e:	2300      	movs	r3, #0
 80016a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016a2:	2303      	movs	r3, #3
 80016a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016a6:	2304      	movs	r3, #4
 80016a8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016aa:	f107 0314 	add.w	r3, r7, #20
 80016ae:	4619      	mov	r1, r3
 80016b0:	480c      	ldr	r0, [pc, #48]	@ (80016e4 <HAL_I2C_MspInit+0x8c>)
 80016b2:	f001 ff29 	bl	8003508 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016b6:	2300      	movs	r3, #0
 80016b8:	60fb      	str	r3, [r7, #12]
 80016ba:	4b09      	ldr	r3, [pc, #36]	@ (80016e0 <HAL_I2C_MspInit+0x88>)
 80016bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016be:	4a08      	ldr	r2, [pc, #32]	@ (80016e0 <HAL_I2C_MspInit+0x88>)
 80016c0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80016c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80016c6:	4b06      	ldr	r3, [pc, #24]	@ (80016e0 <HAL_I2C_MspInit+0x88>)
 80016c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016ce:	60fb      	str	r3, [r7, #12]
 80016d0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80016d2:	bf00      	nop
 80016d4:	3728      	adds	r7, #40	@ 0x28
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	40005400 	.word	0x40005400
 80016e0:	40023800 	.word	0x40023800
 80016e4:	40020400 	.word	0x40020400

080016e8 <MX_I2S2_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi3_tx;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 80016ec:	4b13      	ldr	r3, [pc, #76]	@ (800173c <MX_I2S2_Init+0x54>)
 80016ee:	4a14      	ldr	r2, [pc, #80]	@ (8001740 <MX_I2S2_Init+0x58>)
 80016f0:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 80016f2:	4b12      	ldr	r3, [pc, #72]	@ (800173c <MX_I2S2_Init+0x54>)
 80016f4:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80016f8:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80016fa:	4b10      	ldr	r3, [pc, #64]	@ (800173c <MX_I2S2_Init+0x54>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001700:	4b0e      	ldr	r3, [pc, #56]	@ (800173c <MX_I2S2_Init+0x54>)
 8001702:	2200      	movs	r2, #0
 8001704:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001706:	4b0d      	ldr	r3, [pc, #52]	@ (800173c <MX_I2S2_Init+0x54>)
 8001708:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800170c:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 800170e:	4b0b      	ldr	r3, [pc, #44]	@ (800173c <MX_I2S2_Init+0x54>)
 8001710:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8001714:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8001716:	4b09      	ldr	r3, [pc, #36]	@ (800173c <MX_I2S2_Init+0x54>)
 8001718:	2200      	movs	r2, #0
 800171a:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 800171c:	4b07      	ldr	r3, [pc, #28]	@ (800173c <MX_I2S2_Init+0x54>)
 800171e:	2200      	movs	r2, #0
 8001720:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001722:	4b06      	ldr	r3, [pc, #24]	@ (800173c <MX_I2S2_Init+0x54>)
 8001724:	2200      	movs	r2, #0
 8001726:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001728:	4804      	ldr	r0, [pc, #16]	@ (800173c <MX_I2S2_Init+0x54>)
 800172a:	f002 fd6b 	bl	8004204 <HAL_I2S_Init>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 8001734:	f000 faf2 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8001738:	bf00      	nop
 800173a:	bd80      	pop	{r7, pc}
 800173c:	20000a68 	.word	0x20000a68
 8001740:	40003800 	.word	0x40003800

08001744 <MX_I2S3_Init>:
/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001748:	4b13      	ldr	r3, [pc, #76]	@ (8001798 <MX_I2S3_Init+0x54>)
 800174a:	4a14      	ldr	r2, [pc, #80]	@ (800179c <MX_I2S3_Init+0x58>)
 800174c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800174e:	4b12      	ldr	r3, [pc, #72]	@ (8001798 <MX_I2S3_Init+0x54>)
 8001750:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001754:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001756:	4b10      	ldr	r3, [pc, #64]	@ (8001798 <MX_I2S3_Init+0x54>)
 8001758:	2200      	movs	r2, #0
 800175a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800175c:	4b0e      	ldr	r3, [pc, #56]	@ (8001798 <MX_I2S3_Init+0x54>)
 800175e:	2200      	movs	r2, #0
 8001760:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001762:	4b0d      	ldr	r3, [pc, #52]	@ (8001798 <MX_I2S3_Init+0x54>)
 8001764:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001768:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 800176a:	4b0b      	ldr	r3, [pc, #44]	@ (8001798 <MX_I2S3_Init+0x54>)
 800176c:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8001770:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001772:	4b09      	ldr	r3, [pc, #36]	@ (8001798 <MX_I2S3_Init+0x54>)
 8001774:	2200      	movs	r2, #0
 8001776:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001778:	4b07      	ldr	r3, [pc, #28]	@ (8001798 <MX_I2S3_Init+0x54>)
 800177a:	2200      	movs	r2, #0
 800177c:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800177e:	4b06      	ldr	r3, [pc, #24]	@ (8001798 <MX_I2S3_Init+0x54>)
 8001780:	2200      	movs	r2, #0
 8001782:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001784:	4804      	ldr	r0, [pc, #16]	@ (8001798 <MX_I2S3_Init+0x54>)
 8001786:	f002 fd3d 	bl	8004204 <HAL_I2S_Init>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d001      	beq.n	8001794 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8001790:	f000 fac4 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001794:	bf00      	nop
 8001796:	bd80      	pop	{r7, pc}
 8001798:	20000ab0 	.word	0x20000ab0
 800179c:	40003c00 	.word	0x40003c00

080017a0 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b090      	sub	sp, #64	@ 0x40
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80017ac:	2200      	movs	r2, #0
 80017ae:	601a      	str	r2, [r3, #0]
 80017b0:	605a      	str	r2, [r3, #4]
 80017b2:	609a      	str	r2, [r3, #8]
 80017b4:	60da      	str	r2, [r3, #12]
 80017b6:	611a      	str	r2, [r3, #16]
  if(i2sHandle->Instance==SPI2)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4aa0      	ldr	r2, [pc, #640]	@ (8001a40 <HAL_I2S_MspInit+0x2a0>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	f040 809a 	bne.w	80018f8 <HAL_I2S_MspInit+0x158>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80017c4:	2300      	movs	r3, #0
 80017c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80017c8:	4b9e      	ldr	r3, [pc, #632]	@ (8001a44 <HAL_I2S_MspInit+0x2a4>)
 80017ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017cc:	4a9d      	ldr	r2, [pc, #628]	@ (8001a44 <HAL_I2S_MspInit+0x2a4>)
 80017ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017d2:	6413      	str	r3, [r2, #64]	@ 0x40
 80017d4:	4b9b      	ldr	r3, [pc, #620]	@ (8001a44 <HAL_I2S_MspInit+0x2a4>)
 80017d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80017de:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017e0:	2300      	movs	r3, #0
 80017e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80017e4:	4b97      	ldr	r3, [pc, #604]	@ (8001a44 <HAL_I2S_MspInit+0x2a4>)
 80017e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e8:	4a96      	ldr	r2, [pc, #600]	@ (8001a44 <HAL_I2S_MspInit+0x2a4>)
 80017ea:	f043 0304 	orr.w	r3, r3, #4
 80017ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80017f0:	4b94      	ldr	r3, [pc, #592]	@ (8001a44 <HAL_I2S_MspInit+0x2a4>)
 80017f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f4:	f003 0304 	and.w	r3, r3, #4
 80017f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80017fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017fc:	2300      	movs	r3, #0
 80017fe:	623b      	str	r3, [r7, #32]
 8001800:	4b90      	ldr	r3, [pc, #576]	@ (8001a44 <HAL_I2S_MspInit+0x2a4>)
 8001802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001804:	4a8f      	ldr	r2, [pc, #572]	@ (8001a44 <HAL_I2S_MspInit+0x2a4>)
 8001806:	f043 0301 	orr.w	r3, r3, #1
 800180a:	6313      	str	r3, [r2, #48]	@ 0x30
 800180c:	4b8d      	ldr	r3, [pc, #564]	@ (8001a44 <HAL_I2S_MspInit+0x2a4>)
 800180e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001810:	f003 0301 	and.w	r3, r3, #1
 8001814:	623b      	str	r3, [r7, #32]
 8001816:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001818:	2300      	movs	r3, #0
 800181a:	61fb      	str	r3, [r7, #28]
 800181c:	4b89      	ldr	r3, [pc, #548]	@ (8001a44 <HAL_I2S_MspInit+0x2a4>)
 800181e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001820:	4a88      	ldr	r2, [pc, #544]	@ (8001a44 <HAL_I2S_MspInit+0x2a4>)
 8001822:	f043 0302 	orr.w	r3, r3, #2
 8001826:	6313      	str	r3, [r2, #48]	@ 0x30
 8001828:	4b86      	ldr	r3, [pc, #536]	@ (8001a44 <HAL_I2S_MspInit+0x2a4>)
 800182a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800182c:	f003 0302 	and.w	r3, r3, #2
 8001830:	61fb      	str	r3, [r7, #28]
 8001832:	69fb      	ldr	r3, [r7, #28]
    PC1     ------> I2S2_SD
    PA6     ------> I2S2_MCK
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001834:	2302      	movs	r3, #2
 8001836:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001838:	2302      	movs	r3, #2
 800183a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183c:	2300      	movs	r3, #0
 800183e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001840:	2300      	movs	r3, #0
 8001842:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8001844:	2307      	movs	r3, #7
 8001846:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001848:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800184c:	4619      	mov	r1, r3
 800184e:	487e      	ldr	r0, [pc, #504]	@ (8001a48 <HAL_I2S_MspInit+0x2a8>)
 8001850:	f001 fe5a 	bl	8003508 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001854:	2340      	movs	r3, #64	@ 0x40
 8001856:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001858:	2302      	movs	r3, #2
 800185a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185c:	2300      	movs	r3, #0
 800185e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001860:	2300      	movs	r3, #0
 8001862:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI2;
 8001864:	2306      	movs	r3, #6
 8001866:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001868:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800186c:	4619      	mov	r1, r3
 800186e:	4877      	ldr	r0, [pc, #476]	@ (8001a4c <HAL_I2S_MspInit+0x2ac>)
 8001870:	f001 fe4a 	bl	8003508 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001874:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001878:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800187a:	2302      	movs	r3, #2
 800187c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187e:	2300      	movs	r3, #0
 8001880:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001882:	2300      	movs	r3, #0
 8001884:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001886:	2305      	movs	r3, #5
 8001888:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800188a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800188e:	4619      	mov	r1, r3
 8001890:	486f      	ldr	r0, [pc, #444]	@ (8001a50 <HAL_I2S_MspInit+0x2b0>)
 8001892:	f001 fe39 	bl	8003508 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8001896:	4b6f      	ldr	r3, [pc, #444]	@ (8001a54 <HAL_I2S_MspInit+0x2b4>)
 8001898:	4a6f      	ldr	r2, [pc, #444]	@ (8001a58 <HAL_I2S_MspInit+0x2b8>)
 800189a:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800189c:	4b6d      	ldr	r3, [pc, #436]	@ (8001a54 <HAL_I2S_MspInit+0x2b4>)
 800189e:	2200      	movs	r2, #0
 80018a0:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018a2:	4b6c      	ldr	r3, [pc, #432]	@ (8001a54 <HAL_I2S_MspInit+0x2b4>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018a8:	4b6a      	ldr	r3, [pc, #424]	@ (8001a54 <HAL_I2S_MspInit+0x2b4>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80018ae:	4b69      	ldr	r3, [pc, #420]	@ (8001a54 <HAL_I2S_MspInit+0x2b4>)
 80018b0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80018b4:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80018b6:	4b67      	ldr	r3, [pc, #412]	@ (8001a54 <HAL_I2S_MspInit+0x2b4>)
 80018b8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80018bc:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80018be:	4b65      	ldr	r3, [pc, #404]	@ (8001a54 <HAL_I2S_MspInit+0x2b4>)
 80018c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018c4:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 80018c6:	4b63      	ldr	r3, [pc, #396]	@ (8001a54 <HAL_I2S_MspInit+0x2b4>)
 80018c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80018cc:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80018ce:	4b61      	ldr	r3, [pc, #388]	@ (8001a54 <HAL_I2S_MspInit+0x2b4>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80018d4:	4b5f      	ldr	r3, [pc, #380]	@ (8001a54 <HAL_I2S_MspInit+0x2b4>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80018da:	485e      	ldr	r0, [pc, #376]	@ (8001a54 <HAL_I2S_MspInit+0x2b4>)
 80018dc:	f001 faa4 	bl	8002e28 <HAL_DMA_Init>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <HAL_I2S_MspInit+0x14a>
    {
      Error_Handler();
 80018e6:	f000 fa19 	bl	8001d1c <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmarx,hdma_spi2_rx);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4a59      	ldr	r2, [pc, #356]	@ (8001a54 <HAL_I2S_MspInit+0x2b4>)
 80018ee:	63da      	str	r2, [r3, #60]	@ 0x3c
 80018f0:	4a58      	ldr	r2, [pc, #352]	@ (8001a54 <HAL_I2S_MspInit+0x2b4>)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80018f6:	e09f      	b.n	8001a38 <HAL_I2S_MspInit+0x298>
  else if(i2sHandle->Instance==SPI3)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a57      	ldr	r2, [pc, #348]	@ (8001a5c <HAL_I2S_MspInit+0x2bc>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	f040 809a 	bne.w	8001a38 <HAL_I2S_MspInit+0x298>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001904:	2300      	movs	r3, #0
 8001906:	61bb      	str	r3, [r7, #24]
 8001908:	4b4e      	ldr	r3, [pc, #312]	@ (8001a44 <HAL_I2S_MspInit+0x2a4>)
 800190a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800190c:	4a4d      	ldr	r2, [pc, #308]	@ (8001a44 <HAL_I2S_MspInit+0x2a4>)
 800190e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001912:	6413      	str	r3, [r2, #64]	@ 0x40
 8001914:	4b4b      	ldr	r3, [pc, #300]	@ (8001a44 <HAL_I2S_MspInit+0x2a4>)
 8001916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001918:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800191c:	61bb      	str	r3, [r7, #24]
 800191e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001920:	2300      	movs	r3, #0
 8001922:	617b      	str	r3, [r7, #20]
 8001924:	4b47      	ldr	r3, [pc, #284]	@ (8001a44 <HAL_I2S_MspInit+0x2a4>)
 8001926:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001928:	4a46      	ldr	r2, [pc, #280]	@ (8001a44 <HAL_I2S_MspInit+0x2a4>)
 800192a:	f043 0302 	orr.w	r3, r3, #2
 800192e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001930:	4b44      	ldr	r3, [pc, #272]	@ (8001a44 <HAL_I2S_MspInit+0x2a4>)
 8001932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001934:	f003 0302 	and.w	r3, r3, #2
 8001938:	617b      	str	r3, [r7, #20]
 800193a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800193c:	2300      	movs	r3, #0
 800193e:	613b      	str	r3, [r7, #16]
 8001940:	4b40      	ldr	r3, [pc, #256]	@ (8001a44 <HAL_I2S_MspInit+0x2a4>)
 8001942:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001944:	4a3f      	ldr	r2, [pc, #252]	@ (8001a44 <HAL_I2S_MspInit+0x2a4>)
 8001946:	f043 0304 	orr.w	r3, r3, #4
 800194a:	6313      	str	r3, [r2, #48]	@ 0x30
 800194c:	4b3d      	ldr	r3, [pc, #244]	@ (8001a44 <HAL_I2S_MspInit+0x2a4>)
 800194e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001950:	f003 0304 	and.w	r3, r3, #4
 8001954:	613b      	str	r3, [r7, #16]
 8001956:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001958:	2300      	movs	r3, #0
 800195a:	60fb      	str	r3, [r7, #12]
 800195c:	4b39      	ldr	r3, [pc, #228]	@ (8001a44 <HAL_I2S_MspInit+0x2a4>)
 800195e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001960:	4a38      	ldr	r2, [pc, #224]	@ (8001a44 <HAL_I2S_MspInit+0x2a4>)
 8001962:	f043 0301 	orr.w	r3, r3, #1
 8001966:	6313      	str	r3, [r2, #48]	@ 0x30
 8001968:	4b36      	ldr	r3, [pc, #216]	@ (8001a44 <HAL_I2S_MspInit+0x2a4>)
 800196a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196c:	f003 0301 	and.w	r3, r3, #1
 8001970:	60fb      	str	r3, [r7, #12]
 8001972:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001974:	2301      	movs	r3, #1
 8001976:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001978:	2302      	movs	r3, #2
 800197a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197c:	2300      	movs	r3, #0
 800197e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001980:	2300      	movs	r3, #0
 8001982:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8001984:	2307      	movs	r3, #7
 8001986:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001988:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800198c:	4619      	mov	r1, r3
 800198e:	4830      	ldr	r0, [pc, #192]	@ (8001a50 <HAL_I2S_MspInit+0x2b0>)
 8001990:	f001 fdba 	bl	8003508 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10;
 8001994:	f44f 6390 	mov.w	r3, #1152	@ 0x480
 8001998:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800199a:	2302      	movs	r3, #2
 800199c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199e:	2300      	movs	r3, #0
 80019a0:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a2:	2300      	movs	r3, #0
 80019a4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80019a6:	2306      	movs	r3, #6
 80019a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019aa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019ae:	4619      	mov	r1, r3
 80019b0:	4825      	ldr	r0, [pc, #148]	@ (8001a48 <HAL_I2S_MspInit+0x2a8>)
 80019b2:	f001 fda9 	bl	8003508 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80019b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80019ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019bc:	2302      	movs	r3, #2
 80019be:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c0:	2300      	movs	r3, #0
 80019c2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c4:	2300      	movs	r3, #0
 80019c6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80019c8:	2306      	movs	r3, #6
 80019ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019cc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019d0:	4619      	mov	r1, r3
 80019d2:	481e      	ldr	r0, [pc, #120]	@ (8001a4c <HAL_I2S_MspInit+0x2ac>)
 80019d4:	f001 fd98 	bl	8003508 <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 80019d8:	4b21      	ldr	r3, [pc, #132]	@ (8001a60 <HAL_I2S_MspInit+0x2c0>)
 80019da:	4a22      	ldr	r2, [pc, #136]	@ (8001a64 <HAL_I2S_MspInit+0x2c4>)
 80019dc:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 80019de:	4b20      	ldr	r3, [pc, #128]	@ (8001a60 <HAL_I2S_MspInit+0x2c0>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80019e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001a60 <HAL_I2S_MspInit+0x2c0>)
 80019e6:	2240      	movs	r2, #64	@ 0x40
 80019e8:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001a60 <HAL_I2S_MspInit+0x2c0>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80019f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001a60 <HAL_I2S_MspInit+0x2c0>)
 80019f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019f6:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80019f8:	4b19      	ldr	r3, [pc, #100]	@ (8001a60 <HAL_I2S_MspInit+0x2c0>)
 80019fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80019fe:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a00:	4b17      	ldr	r3, [pc, #92]	@ (8001a60 <HAL_I2S_MspInit+0x2c0>)
 8001a02:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a06:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8001a08:	4b15      	ldr	r3, [pc, #84]	@ (8001a60 <HAL_I2S_MspInit+0x2c0>)
 8001a0a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a0e:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001a10:	4b13      	ldr	r3, [pc, #76]	@ (8001a60 <HAL_I2S_MspInit+0x2c0>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a16:	4b12      	ldr	r3, [pc, #72]	@ (8001a60 <HAL_I2S_MspInit+0x2c0>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001a1c:	4810      	ldr	r0, [pc, #64]	@ (8001a60 <HAL_I2S_MspInit+0x2c0>)
 8001a1e:	f001 fa03 	bl	8002e28 <HAL_DMA_Init>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <HAL_I2S_MspInit+0x28c>
      Error_Handler();
 8001a28:	f000 f978 	bl	8001d1c <Error_Handler>
    __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi3_tx);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	4a0c      	ldr	r2, [pc, #48]	@ (8001a60 <HAL_I2S_MspInit+0x2c0>)
 8001a30:	639a      	str	r2, [r3, #56]	@ 0x38
 8001a32:	4a0b      	ldr	r2, [pc, #44]	@ (8001a60 <HAL_I2S_MspInit+0x2c0>)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001a38:	bf00      	nop
 8001a3a:	3740      	adds	r7, #64	@ 0x40
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	40003800 	.word	0x40003800
 8001a44:	40023800 	.word	0x40023800
 8001a48:	40020800 	.word	0x40020800
 8001a4c:	40020000 	.word	0x40020000
 8001a50:	40020400 	.word	0x40020400
 8001a54:	20000af8 	.word	0x20000af8
 8001a58:	40026058 	.word	0x40026058
 8001a5c:	40003c00 	.word	0x40003c00
 8001a60:	20000b58 	.word	0x20000b58
 8001a64:	40026088 	.word	0x40026088

08001a68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a6c:	b096      	sub	sp, #88	@ 0x58
 8001a6e:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a70:	f001 f892 	bl	8002b98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a74:	f000 f89a 	bl	8001bac <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001a78:	f000 f906 	bl	8001c88 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a7c:	f7ff fd02 	bl	8001484 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a80:	f7ff fa48 	bl	8000f14 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001a84:	f000 fbba 	bl	80021fc <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001a88:	f7ff fdb8 	bl	80015fc <MX_I2C1_Init>
  MX_TIM1_Init();
 8001a8c:	f000 fb16 	bl	80020bc <MX_TIM1_Init>
  MX_I2S2_Init();
 8001a90:	f7ff fe2a 	bl	80016e8 <MX_I2S2_Init>
  MX_I2S3_Init();
 8001a94:	f7ff fe56 	bl	8001744 <MX_I2S3_Init>
  /* USER CODE BEGIN 2 */
  printf("\033c");
 8001a98:	4839      	ldr	r0, [pc, #228]	@ (8001b80 <main+0x118>)
 8001a9a:	f009 ffcd 	bl	800ba38 <iprintf>
  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001a9e:	2120      	movs	r1, #32
 8001aa0:	4838      	ldr	r0, [pc, #224]	@ (8001b84 <main+0x11c>)
 8001aa2:	f001 fede 	bl	8003862 <HAL_GPIO_TogglePin>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001aa6:	213c      	movs	r1, #60	@ 0x3c
 8001aa8:	4837      	ldr	r0, [pc, #220]	@ (8001b88 <main+0x120>)
 8001aaa:	f004 fc87 	bl	80063bc <HAL_TIM_Encoder_Start>
  lcd_init(hi2c1);
 8001aae:	4c37      	ldr	r4, [pc, #220]	@ (8001b8c <main+0x124>)
 8001ab0:	4668      	mov	r0, sp
 8001ab2:	f104 0310 	add.w	r3, r4, #16
 8001ab6:	2244      	movs	r2, #68	@ 0x44
 8001ab8:	4619      	mov	r1, r3
 8001aba:	f00a fa18 	bl	800beee <memcpy>
 8001abe:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001ac2:	f000 fc37 	bl	8002334 <lcd_init>
  lcd_write("HELLO");
 8001ac6:	4832      	ldr	r0, [pc, #200]	@ (8001b90 <main+0x128>)
 8001ac8:	f000 fcd6 	bl	8002478 <lcd_write>
  lcd_put_cursor(1,0);
 8001acc:	2100      	movs	r1, #0
 8001ace:	2001      	movs	r0, #1
 8001ad0:	f000 fcb8 	bl	8002444 <lcd_put_cursor>
  lcd_write("Neko no Tsuki");
 8001ad4:	482f      	ldr	r0, [pc, #188]	@ (8001b94 <main+0x12c>)
 8001ad6:	f000 fccf 	bl	8002478 <lcd_write>
  printf("Neko no Projet\r\n");
 8001ada:	482f      	ldr	r0, [pc, #188]	@ (8001b98 <main+0x130>)
 8001adc:	f00a f814 	bl	800bb08 <puts>
	printf("User DF2T filtering mode\r\n");
#elif defined(USER_DF1)
#if defined(DIRECT_COPY) || defined(AmplifyOnly) || defined(CMSIS_Filtering) || defined(USER_DF2T)
  #error "Multiple audio processing modes defined, please define only one of: DIRECT_COPY, AmplifyOnly, CMSIS_Filtering, USER_DF2T, USER_DF1"
#endif
	printf("User DF1 filtering mode\r\n");
 8001ae0:	482e      	ldr	r0, [pc, #184]	@ (8001b9c <main+0x134>)
 8001ae2:	f00a f811 	bl	800bb08 <puts>
  #error "Multiple audio processing modes defined, please define only one of: DIRECT_COPY, AmplifyOnly, CMSIS_Filtering, USER_DF2T, USER_DF1"
#endif
	printf("CMSIS filtering mode\r\n");
#endif
#if defined(USER_DF2T) || defined(CMSIS_Filtering) || defined(USER_DF1)
	Param_Biq_filter_2nd_Order_Low_pass(1000, 44000, biquadCoeffs);
 8001ae6:	4a2e      	ldr	r2, [pc, #184]	@ (8001ba0 <main+0x138>)
 8001ae8:	f64a 31e0 	movw	r1, #44000	@ 0xabe0
 8001aec:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001af0:	f000 fde8 	bl	80026c4 <Param_Biq_filter_2nd_Order_Low_pass>
	printf("Biquad Coefficients:\r\n  b0=%f\r\n  b1=%f\r\n  b2=%f\r\n  a1=%f\r\n  a2=%f\r\n",
		   biquadCoeffs[0], biquadCoeffs[1], biquadCoeffs[2],biquadCoeffs[3], biquadCoeffs[4]);
 8001af4:	4b2a      	ldr	r3, [pc, #168]	@ (8001ba0 <main+0x138>)
 8001af6:	681b      	ldr	r3, [r3, #0]
	printf("Biquad Coefficients:\r\n  b0=%f\r\n  b1=%f\r\n  b2=%f\r\n  a1=%f\r\n  a2=%f\r\n",
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7fe fd45 	bl	8000588 <__aeabi_f2d>
 8001afe:	e9c7 0100 	strd	r0, r1, [r7]
		   biquadCoeffs[0], biquadCoeffs[1], biquadCoeffs[2],biquadCoeffs[3], biquadCoeffs[4]);
 8001b02:	4b27      	ldr	r3, [pc, #156]	@ (8001ba0 <main+0x138>)
 8001b04:	685b      	ldr	r3, [r3, #4]
	printf("Biquad Coefficients:\r\n  b0=%f\r\n  b1=%f\r\n  b2=%f\r\n  a1=%f\r\n  a2=%f\r\n",
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7fe fd3e 	bl	8000588 <__aeabi_f2d>
 8001b0c:	4604      	mov	r4, r0
 8001b0e:	460d      	mov	r5, r1
		   biquadCoeffs[0], biquadCoeffs[1], biquadCoeffs[2],biquadCoeffs[3], biquadCoeffs[4]);
 8001b10:	4b23      	ldr	r3, [pc, #140]	@ (8001ba0 <main+0x138>)
 8001b12:	689b      	ldr	r3, [r3, #8]
	printf("Biquad Coefficients:\r\n  b0=%f\r\n  b1=%f\r\n  b2=%f\r\n  a1=%f\r\n  a2=%f\r\n",
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7fe fd37 	bl	8000588 <__aeabi_f2d>
 8001b1a:	4680      	mov	r8, r0
 8001b1c:	4689      	mov	r9, r1
		   biquadCoeffs[0], biquadCoeffs[1], biquadCoeffs[2],biquadCoeffs[3], biquadCoeffs[4]);
 8001b1e:	4b20      	ldr	r3, [pc, #128]	@ (8001ba0 <main+0x138>)
 8001b20:	68db      	ldr	r3, [r3, #12]
	printf("Biquad Coefficients:\r\n  b0=%f\r\n  b1=%f\r\n  b2=%f\r\n  a1=%f\r\n  a2=%f\r\n",
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7fe fd30 	bl	8000588 <__aeabi_f2d>
 8001b28:	4682      	mov	sl, r0
 8001b2a:	468b      	mov	fp, r1
		   biquadCoeffs[0], biquadCoeffs[1], biquadCoeffs[2],biquadCoeffs[3], biquadCoeffs[4]);
 8001b2c:	4b1c      	ldr	r3, [pc, #112]	@ (8001ba0 <main+0x138>)
 8001b2e:	691b      	ldr	r3, [r3, #16]
	printf("Biquad Coefficients:\r\n  b0=%f\r\n  b1=%f\r\n  b2=%f\r\n  a1=%f\r\n  a2=%f\r\n",
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7fe fd29 	bl	8000588 <__aeabi_f2d>
 8001b36:	4602      	mov	r2, r0
 8001b38:	460b      	mov	r3, r1
 8001b3a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001b3e:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001b42:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001b46:	e9cd 4500 	strd	r4, r5, [sp]
 8001b4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001b4e:	4815      	ldr	r0, [pc, #84]	@ (8001ba4 <main+0x13c>)
 8001b50:	f009 ff72 	bl	800ba38 <iprintf>
#elif defined(USER_DF2T)
	for (uint32_t i = 0; i < (2 * NUM_STAGES); i++){
	  biquadState[i] = 0.0f;
	}
#elif defined(USER_DF1)
	for (uint32_t i = 0; i < (4 * NUM_STAGES); i++){
 8001b54:	2300      	movs	r3, #0
 8001b56:	60fb      	str	r3, [r7, #12]
 8001b58:	e007      	b.n	8001b6a <main+0x102>
	  biquadState[i] = 0;
 8001b5a:	4a13      	ldr	r2, [pc, #76]	@ (8001ba8 <main+0x140>)
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	2100      	movs	r1, #0
 8001b60:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (uint32_t i = 0; i < (4 * NUM_STAGES); i++){
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	3301      	adds	r3, #1
 8001b68:	60fb      	str	r3, [r7, #12]
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	2b03      	cmp	r3, #3
 8001b6e:	d9f4      	bls.n	8001b5a <main+0xf2>
#endif
#endif
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001b70:	f005 fb76 	bl	8007260 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001b74:	f7ff fa4a 	bl	800100c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001b78:	f005 fb96 	bl	80072a8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001b7c:	bf00      	nop
 8001b7e:	e7fd      	b.n	8001b7c <main+0x114>
 8001b80:	0800ea00 	.word	0x0800ea00
 8001b84:	40020000 	.word	0x40020000
 8001b88:	20000c28 	.word	0x20000c28
 8001b8c:	20000a14 	.word	0x20000a14
 8001b90:	0800ea04 	.word	0x0800ea04
 8001b94:	0800ea0c 	.word	0x0800ea0c
 8001b98:	0800ea1c 	.word	0x0800ea1c
 8001b9c:	0800ea2c 	.word	0x0800ea2c
 8001ba0:	20000bc0 	.word	0x20000bc0
 8001ba4:	0800ea48 	.word	0x0800ea48
 8001ba8:	20000bd4 	.word	0x20000bd4

08001bac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b094      	sub	sp, #80	@ 0x50
 8001bb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bb2:	f107 031c 	add.w	r3, r7, #28
 8001bb6:	2234      	movs	r2, #52	@ 0x34
 8001bb8:	2100      	movs	r1, #0
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f00a f8ba 	bl	800bd34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bc0:	f107 0308 	add.w	r3, r7, #8
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	605a      	str	r2, [r3, #4]
 8001bca:	609a      	str	r2, [r3, #8]
 8001bcc:	60da      	str	r2, [r3, #12]
 8001bce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	607b      	str	r3, [r7, #4]
 8001bd4:	4b2a      	ldr	r3, [pc, #168]	@ (8001c80 <SystemClock_Config+0xd4>)
 8001bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd8:	4a29      	ldr	r2, [pc, #164]	@ (8001c80 <SystemClock_Config+0xd4>)
 8001bda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bde:	6413      	str	r3, [r2, #64]	@ 0x40
 8001be0:	4b27      	ldr	r3, [pc, #156]	@ (8001c80 <SystemClock_Config+0xd4>)
 8001be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001be8:	607b      	str	r3, [r7, #4]
 8001bea:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001bec:	2300      	movs	r3, #0
 8001bee:	603b      	str	r3, [r7, #0]
 8001bf0:	4b24      	ldr	r3, [pc, #144]	@ (8001c84 <SystemClock_Config+0xd8>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001bf8:	4a22      	ldr	r2, [pc, #136]	@ (8001c84 <SystemClock_Config+0xd8>)
 8001bfa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bfe:	6013      	str	r3, [r2, #0]
 8001c00:	4b20      	ldr	r3, [pc, #128]	@ (8001c84 <SystemClock_Config+0xd8>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001c08:	603b      	str	r3, [r7, #0]
 8001c0a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c10:	2301      	movs	r3, #1
 8001c12:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c14:	2310      	movs	r3, #16
 8001c16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c18:	2302      	movs	r3, #2
 8001c1a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001c20:	2310      	movs	r3, #16
 8001c22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001c24:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001c28:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001c2a:	2304      	movs	r3, #4
 8001c2c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001c2e:	2302      	movs	r3, #2
 8001c30:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001c32:	2302      	movs	r3, #2
 8001c34:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c36:	f107 031c 	add.w	r3, r7, #28
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f003 ffb0 	bl	8005ba0 <HAL_RCC_OscConfig>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001c46:	f000 f869 	bl	8001d1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c4a:	230f      	movs	r3, #15
 8001c4c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c4e:	2302      	movs	r3, #2
 8001c50:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c52:	2300      	movs	r3, #0
 8001c54:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c5a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c60:	f107 0308 	add.w	r3, r7, #8
 8001c64:	2102      	movs	r1, #2
 8001c66:	4618      	mov	r0, r3
 8001c68:	f002 feaa 	bl	80049c0 <HAL_RCC_ClockConfig>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001c72:	f000 f853 	bl	8001d1c <Error_Handler>
  }
}
 8001c76:	bf00      	nop
 8001c78:	3750      	adds	r7, #80	@ 0x50
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	40023800 	.word	0x40023800
 8001c84:	40007000 	.word	0x40007000

08001c88 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b098      	sub	sp, #96	@ 0x60
 8001c8c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c8e:	1d3b      	adds	r3, r7, #4
 8001c90:	225c      	movs	r2, #92	@ 0x5c
 8001c92:	2100      	movs	r1, #0
 8001c94:	4618      	mov	r0, r3
 8001c96:	f00a f84d 	bl	800bd34 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001c9e:	23c0      	movs	r3, #192	@ 0xc0
 8001ca0:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLI2SP_DIV2;
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 16;
 8001ca6:	2310      	movs	r3, #16
 8001ca8:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001caa:	2302      	movs	r3, #2
 8001cac:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8001cae:	2302      	movs	r3, #2
 8001cb0:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLLI2SDivQ = 1;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.I2sApb1ClockSelection = RCC_I2SAPB1CLKSOURCE_PLLI2S;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cba:	1d3b      	adds	r3, r7, #4
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f002 ffcb 	bl	8004c58 <HAL_RCCEx_PeriphCLKConfig>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d001      	beq.n	8001ccc <PeriphCommonClock_Config+0x44>
  {
    Error_Handler();
 8001cc8:	f000 f828 	bl	8001d1c <Error_Handler>
  }
}
 8001ccc:	bf00      	nop
 8001cce:	3760      	adds	r7, #96	@ 0x60
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}

08001cd4 <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
/* Custom implementation of fputc here */
HAL_UART_Transmit(&huart2, (uint8_t* )&ch, 1, 0xFFFF);
 8001cdc:	1d39      	adds	r1, r7, #4
 8001cde:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	4803      	ldr	r0, [pc, #12]	@ (8001cf4 <__io_putchar+0x20>)
 8001ce6:	f004 febb 	bl	8006a60 <HAL_UART_Transmit>
return ch;
 8001cea:	687b      	ldr	r3, [r7, #4]
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3708      	adds	r7, #8
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	20000c70 	.word	0x20000c70

08001cf8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a04      	ldr	r2, [pc, #16]	@ (8001d18 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d101      	bne.n	8001d0e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001d0a:	f000 ff67 	bl	8002bdc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001d0e:	bf00      	nop
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	40001400 	.word	0x40001400

08001d1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d20:	b672      	cpsid	i
}
 8001d22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d24:	bf00      	nop
 8001d26:	e7fd      	b.n	8001d24 <Error_Handler+0x8>

08001d28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d2e:	2300      	movs	r3, #0
 8001d30:	607b      	str	r3, [r7, #4]
 8001d32:	4b12      	ldr	r3, [pc, #72]	@ (8001d7c <HAL_MspInit+0x54>)
 8001d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d36:	4a11      	ldr	r2, [pc, #68]	@ (8001d7c <HAL_MspInit+0x54>)
 8001d38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d3e:	4b0f      	ldr	r3, [pc, #60]	@ (8001d7c <HAL_MspInit+0x54>)
 8001d40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d46:	607b      	str	r3, [r7, #4]
 8001d48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	603b      	str	r3, [r7, #0]
 8001d4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d7c <HAL_MspInit+0x54>)
 8001d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d52:	4a0a      	ldr	r2, [pc, #40]	@ (8001d7c <HAL_MspInit+0x54>)
 8001d54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d58:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d5a:	4b08      	ldr	r3, [pc, #32]	@ (8001d7c <HAL_MspInit+0x54>)
 8001d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d62:	603b      	str	r3, [r7, #0]
 8001d64:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001d66:	2200      	movs	r2, #0
 8001d68:	210f      	movs	r1, #15
 8001d6a:	f06f 0001 	mvn.w	r0, #1
 8001d6e:	f001 f831 	bl	8002dd4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d72:	bf00      	nop
 8001d74:	3708      	adds	r7, #8
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	40023800 	.word	0x40023800

08001d80 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b08e      	sub	sp, #56	@ 0x38
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8001d90:	2300      	movs	r3, #0
 8001d92:	60fb      	str	r3, [r7, #12]
 8001d94:	4b33      	ldr	r3, [pc, #204]	@ (8001e64 <HAL_InitTick+0xe4>)
 8001d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d98:	4a32      	ldr	r2, [pc, #200]	@ (8001e64 <HAL_InitTick+0xe4>)
 8001d9a:	f043 0320 	orr.w	r3, r3, #32
 8001d9e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001da0:	4b30      	ldr	r3, [pc, #192]	@ (8001e64 <HAL_InitTick+0xe4>)
 8001da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da4:	f003 0320 	and.w	r3, r3, #32
 8001da8:	60fb      	str	r3, [r7, #12]
 8001daa:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001dac:	f107 0210 	add.w	r2, r7, #16
 8001db0:	f107 0314 	add.w	r3, r7, #20
 8001db4:	4611      	mov	r1, r2
 8001db6:	4618      	mov	r0, r3
 8001db8:	f002 ff1c 	bl	8004bf4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001dbc:	6a3b      	ldr	r3, [r7, #32]
 8001dbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001dc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d103      	bne.n	8001dce <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001dc6:	f002 feed 	bl	8004ba4 <HAL_RCC_GetPCLK1Freq>
 8001dca:	6378      	str	r0, [r7, #52]	@ 0x34
 8001dcc:	e004      	b.n	8001dd8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001dce:	f002 fee9 	bl	8004ba4 <HAL_RCC_GetPCLK1Freq>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	005b      	lsls	r3, r3, #1
 8001dd6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001dd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001dda:	4a23      	ldr	r2, [pc, #140]	@ (8001e68 <HAL_InitTick+0xe8>)
 8001ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8001de0:	0c9b      	lsrs	r3, r3, #18
 8001de2:	3b01      	subs	r3, #1
 8001de4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8001de6:	4b21      	ldr	r3, [pc, #132]	@ (8001e6c <HAL_InitTick+0xec>)
 8001de8:	4a21      	ldr	r2, [pc, #132]	@ (8001e70 <HAL_InitTick+0xf0>)
 8001dea:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8001dec:	4b1f      	ldr	r3, [pc, #124]	@ (8001e6c <HAL_InitTick+0xec>)
 8001dee:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001df2:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8001df4:	4a1d      	ldr	r2, [pc, #116]	@ (8001e6c <HAL_InitTick+0xec>)
 8001df6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001df8:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8001dfa:	4b1c      	ldr	r3, [pc, #112]	@ (8001e6c <HAL_InitTick+0xec>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e00:	4b1a      	ldr	r3, [pc, #104]	@ (8001e6c <HAL_InitTick+0xec>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e06:	4b19      	ldr	r3, [pc, #100]	@ (8001e6c <HAL_InitTick+0xec>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8001e0c:	4817      	ldr	r0, [pc, #92]	@ (8001e6c <HAL_InitTick+0xec>)
 8001e0e:	f004 f965 	bl	80060dc <HAL_TIM_Base_Init>
 8001e12:	4603      	mov	r3, r0
 8001e14:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001e18:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d11b      	bne.n	8001e58 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8001e20:	4812      	ldr	r0, [pc, #72]	@ (8001e6c <HAL_InitTick+0xec>)
 8001e22:	f004 f9b5 	bl	8006190 <HAL_TIM_Base_Start_IT>
 8001e26:	4603      	mov	r3, r0
 8001e28:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001e2c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d111      	bne.n	8001e58 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001e34:	2037      	movs	r0, #55	@ 0x37
 8001e36:	f000 ffe9 	bl	8002e0c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2b0f      	cmp	r3, #15
 8001e3e:	d808      	bhi.n	8001e52 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8001e40:	2200      	movs	r2, #0
 8001e42:	6879      	ldr	r1, [r7, #4]
 8001e44:	2037      	movs	r0, #55	@ 0x37
 8001e46:	f000 ffc5 	bl	8002dd4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e4a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e74 <HAL_InitTick+0xf4>)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6013      	str	r3, [r2, #0]
 8001e50:	e002      	b.n	8001e58 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001e58:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	3738      	adds	r7, #56	@ 0x38
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	40023800 	.word	0x40023800
 8001e68:	431bde83 	.word	0x431bde83
 8001e6c:	20000bdc 	.word	0x20000bdc
 8001e70:	40001400 	.word	0x40001400
 8001e74:	20000004 	.word	0x20000004

08001e78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e7c:	bf00      	nop
 8001e7e:	e7fd      	b.n	8001e7c <NMI_Handler+0x4>

08001e80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e84:	bf00      	nop
 8001e86:	e7fd      	b.n	8001e84 <HardFault_Handler+0x4>

08001e88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e8c:	bf00      	nop
 8001e8e:	e7fd      	b.n	8001e8c <MemManage_Handler+0x4>

08001e90 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e94:	bf00      	nop
 8001e96:	e7fd      	b.n	8001e94 <BusFault_Handler+0x4>

08001e98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e9c:	bf00      	nop
 8001e9e:	e7fd      	b.n	8001e9c <UsageFault_Handler+0x4>

08001ea0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ea4:	bf00      	nop
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
	...

08001eb0 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001eb4:	4802      	ldr	r0, [pc, #8]	@ (8001ec0 <DMA1_Stream3_IRQHandler+0x10>)
 8001eb6:	f001 f8bd 	bl	8003034 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001eba:	bf00      	nop
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	20000af8 	.word	0x20000af8

08001ec4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8001ec8:	4802      	ldr	r0, [pc, #8]	@ (8001ed4 <DMA1_Stream5_IRQHandler+0x10>)
 8001eca:	f001 f8b3 	bl	8003034 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001ece:	bf00      	nop
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	20000b58 	.word	0x20000b58

08001ed8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(enco_Bp_Pin);
 8001edc:	2020      	movs	r0, #32
 8001ede:	f001 fcdb 	bl	8003898 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001ee2:	bf00      	nop
 8001ee4:	bd80      	pop	{r7, pc}

08001ee6 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ee6:	b580      	push	{r7, lr}
 8001ee8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Bp_Blue_Pin);
 8001eea:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001eee:	f001 fcd3 	bl	8003898 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001ef2:	bf00      	nop
 8001ef4:	bd80      	pop	{r7, pc}
	...

08001ef8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001efc:	4802      	ldr	r0, [pc, #8]	@ (8001f08 <TIM7_IRQHandler+0x10>)
 8001efe:	f004 faeb 	bl	80064d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001f02:	bf00      	nop
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	20000bdc 	.word	0x20000bdc

08001f0c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  return 1;
 8001f10:	2301      	movs	r3, #1
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr

08001f1c <_kill>:

int _kill(int pid, int sig)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f26:	f009 ffb5 	bl	800be94 <__errno>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2216      	movs	r2, #22
 8001f2e:	601a      	str	r2, [r3, #0]
  return -1;
 8001f30:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3708      	adds	r7, #8
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <_exit>:

void _exit (int status)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f44:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001f48:	6878      	ldr	r0, [r7, #4]
 8001f4a:	f7ff ffe7 	bl	8001f1c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f4e:	bf00      	nop
 8001f50:	e7fd      	b.n	8001f4e <_exit+0x12>

08001f52 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f52:	b580      	push	{r7, lr}
 8001f54:	b086      	sub	sp, #24
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	60f8      	str	r0, [r7, #12]
 8001f5a:	60b9      	str	r1, [r7, #8]
 8001f5c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f5e:	2300      	movs	r3, #0
 8001f60:	617b      	str	r3, [r7, #20]
 8001f62:	e00a      	b.n	8001f7a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f64:	f3af 8000 	nop.w
 8001f68:	4601      	mov	r1, r0
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	1c5a      	adds	r2, r3, #1
 8001f6e:	60ba      	str	r2, [r7, #8]
 8001f70:	b2ca      	uxtb	r2, r1
 8001f72:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	3301      	adds	r3, #1
 8001f78:	617b      	str	r3, [r7, #20]
 8001f7a:	697a      	ldr	r2, [r7, #20]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	dbf0      	blt.n	8001f64 <_read+0x12>
  }

  return len;
 8001f82:	687b      	ldr	r3, [r7, #4]
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	3718      	adds	r7, #24
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}

08001f8c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b086      	sub	sp, #24
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	60f8      	str	r0, [r7, #12]
 8001f94:	60b9      	str	r1, [r7, #8]
 8001f96:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f98:	2300      	movs	r3, #0
 8001f9a:	617b      	str	r3, [r7, #20]
 8001f9c:	e009      	b.n	8001fb2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	1c5a      	adds	r2, r3, #1
 8001fa2:	60ba      	str	r2, [r7, #8]
 8001fa4:	781b      	ldrb	r3, [r3, #0]
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7ff fe94 	bl	8001cd4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	3301      	adds	r3, #1
 8001fb0:	617b      	str	r3, [r7, #20]
 8001fb2:	697a      	ldr	r2, [r7, #20]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	dbf1      	blt.n	8001f9e <_write+0x12>
  }
  return len;
 8001fba:	687b      	ldr	r3, [r7, #4]
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3718      	adds	r7, #24
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}

08001fc4 <_close>:

int _close(int file)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001fcc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fec:	605a      	str	r2, [r3, #4]
  return 0;
 8001fee:	2300      	movs	r3, #0
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	370c      	adds	r7, #12
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr

08001ffc <_isatty>:

int _isatty(int file)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002004:	2301      	movs	r3, #1
}
 8002006:	4618      	mov	r0, r3
 8002008:	370c      	adds	r7, #12
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr

08002012 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002012:	b480      	push	{r7}
 8002014:	b085      	sub	sp, #20
 8002016:	af00      	add	r7, sp, #0
 8002018:	60f8      	str	r0, [r7, #12]
 800201a:	60b9      	str	r1, [r7, #8]
 800201c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800201e:	2300      	movs	r3, #0
}
 8002020:	4618      	mov	r0, r3
 8002022:	3714      	adds	r7, #20
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr

0800202c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b086      	sub	sp, #24
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002034:	4a14      	ldr	r2, [pc, #80]	@ (8002088 <_sbrk+0x5c>)
 8002036:	4b15      	ldr	r3, [pc, #84]	@ (800208c <_sbrk+0x60>)
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002040:	4b13      	ldr	r3, [pc, #76]	@ (8002090 <_sbrk+0x64>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d102      	bne.n	800204e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002048:	4b11      	ldr	r3, [pc, #68]	@ (8002090 <_sbrk+0x64>)
 800204a:	4a12      	ldr	r2, [pc, #72]	@ (8002094 <_sbrk+0x68>)
 800204c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800204e:	4b10      	ldr	r3, [pc, #64]	@ (8002090 <_sbrk+0x64>)
 8002050:	681a      	ldr	r2, [r3, #0]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4413      	add	r3, r2
 8002056:	693a      	ldr	r2, [r7, #16]
 8002058:	429a      	cmp	r2, r3
 800205a:	d207      	bcs.n	800206c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800205c:	f009 ff1a 	bl	800be94 <__errno>
 8002060:	4603      	mov	r3, r0
 8002062:	220c      	movs	r2, #12
 8002064:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002066:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800206a:	e009      	b.n	8002080 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800206c:	4b08      	ldr	r3, [pc, #32]	@ (8002090 <_sbrk+0x64>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002072:	4b07      	ldr	r3, [pc, #28]	@ (8002090 <_sbrk+0x64>)
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4413      	add	r3, r2
 800207a:	4a05      	ldr	r2, [pc, #20]	@ (8002090 <_sbrk+0x64>)
 800207c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800207e:	68fb      	ldr	r3, [r7, #12]
}
 8002080:	4618      	mov	r0, r3
 8002082:	3718      	adds	r7, #24
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	20020000 	.word	0x20020000
 800208c:	00000400 	.word	0x00000400
 8002090:	20000c24 	.word	0x20000c24
 8002094:	20005848 	.word	0x20005848

08002098 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800209c:	4b06      	ldr	r3, [pc, #24]	@ (80020b8 <SystemInit+0x20>)
 800209e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020a2:	4a05      	ldr	r2, [pc, #20]	@ (80020b8 <SystemInit+0x20>)
 80020a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020ac:	bf00      	nop
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	e000ed00 	.word	0xe000ed00

080020bc <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b08c      	sub	sp, #48	@ 0x30
 80020c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80020c2:	f107 030c 	add.w	r3, r7, #12
 80020c6:	2224      	movs	r2, #36	@ 0x24
 80020c8:	2100      	movs	r1, #0
 80020ca:	4618      	mov	r0, r3
 80020cc:	f009 fe32 	bl	800bd34 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020d0:	1d3b      	adds	r3, r7, #4
 80020d2:	2200      	movs	r2, #0
 80020d4:	601a      	str	r2, [r3, #0]
 80020d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80020d8:	4b22      	ldr	r3, [pc, #136]	@ (8002164 <MX_TIM1_Init+0xa8>)
 80020da:	4a23      	ldr	r2, [pc, #140]	@ (8002168 <MX_TIM1_Init+0xac>)
 80020dc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80020de:	4b21      	ldr	r3, [pc, #132]	@ (8002164 <MX_TIM1_Init+0xa8>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020e4:	4b1f      	ldr	r3, [pc, #124]	@ (8002164 <MX_TIM1_Init+0xa8>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xFFFF;
 80020ea:	4b1e      	ldr	r3, [pc, #120]	@ (8002164 <MX_TIM1_Init+0xa8>)
 80020ec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80020f0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020f2:	4b1c      	ldr	r3, [pc, #112]	@ (8002164 <MX_TIM1_Init+0xa8>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80020f8:	4b1a      	ldr	r3, [pc, #104]	@ (8002164 <MX_TIM1_Init+0xa8>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020fe:	4b19      	ldr	r3, [pc, #100]	@ (8002164 <MX_TIM1_Init+0xa8>)
 8002100:	2200      	movs	r2, #0
 8002102:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002104:	2301      	movs	r3, #1
 8002106:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002108:	2300      	movs	r3, #0
 800210a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800210c:	2301      	movs	r3, #1
 800210e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002110:	2300      	movs	r3, #0
 8002112:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8002114:	2304      	movs	r3, #4
 8002116:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002118:	2300      	movs	r3, #0
 800211a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800211c:	2301      	movs	r3, #1
 800211e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002120:	2300      	movs	r3, #0
 8002122:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 8002124:	2304      	movs	r3, #4
 8002126:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002128:	f107 030c 	add.w	r3, r7, #12
 800212c:	4619      	mov	r1, r3
 800212e:	480d      	ldr	r0, [pc, #52]	@ (8002164 <MX_TIM1_Init+0xa8>)
 8002130:	f004 f89e 	bl	8006270 <HAL_TIM_Encoder_Init>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d001      	beq.n	800213e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800213a:	f7ff fdef 	bl	8001d1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800213e:	2300      	movs	r3, #0
 8002140:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002142:	2300      	movs	r3, #0
 8002144:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002146:	1d3b      	adds	r3, r7, #4
 8002148:	4619      	mov	r1, r3
 800214a:	4806      	ldr	r0, [pc, #24]	@ (8002164 <MX_TIM1_Init+0xa8>)
 800214c:	f004 fba8 	bl	80068a0 <HAL_TIMEx_MasterConfigSynchronization>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d001      	beq.n	800215a <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8002156:	f7ff fde1 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800215a:	bf00      	nop
 800215c:	3730      	adds	r7, #48	@ 0x30
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	20000c28 	.word	0x20000c28
 8002168:	40010000 	.word	0x40010000

0800216c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b08a      	sub	sp, #40	@ 0x28
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002174:	f107 0314 	add.w	r3, r7, #20
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	605a      	str	r2, [r3, #4]
 800217e:	609a      	str	r2, [r3, #8]
 8002180:	60da      	str	r2, [r3, #12]
 8002182:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a19      	ldr	r2, [pc, #100]	@ (80021f0 <HAL_TIM_Encoder_MspInit+0x84>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d12c      	bne.n	80021e8 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	613b      	str	r3, [r7, #16]
 8002192:	4b18      	ldr	r3, [pc, #96]	@ (80021f4 <HAL_TIM_Encoder_MspInit+0x88>)
 8002194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002196:	4a17      	ldr	r2, [pc, #92]	@ (80021f4 <HAL_TIM_Encoder_MspInit+0x88>)
 8002198:	f043 0301 	orr.w	r3, r3, #1
 800219c:	6453      	str	r3, [r2, #68]	@ 0x44
 800219e:	4b15      	ldr	r3, [pc, #84]	@ (80021f4 <HAL_TIM_Encoder_MspInit+0x88>)
 80021a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021a2:	f003 0301 	and.w	r3, r3, #1
 80021a6:	613b      	str	r3, [r7, #16]
 80021a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021aa:	2300      	movs	r3, #0
 80021ac:	60fb      	str	r3, [r7, #12]
 80021ae:	4b11      	ldr	r3, [pc, #68]	@ (80021f4 <HAL_TIM_Encoder_MspInit+0x88>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b2:	4a10      	ldr	r2, [pc, #64]	@ (80021f4 <HAL_TIM_Encoder_MspInit+0x88>)
 80021b4:	f043 0301 	orr.w	r3, r3, #1
 80021b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ba:	4b0e      	ldr	r3, [pc, #56]	@ (80021f4 <HAL_TIM_Encoder_MspInit+0x88>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021be:	f003 0301 	and.w	r3, r3, #1
 80021c2:	60fb      	str	r3, [r7, #12]
 80021c4:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80021c6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80021ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021cc:	2302      	movs	r3, #2
 80021ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021d0:	2301      	movs	r3, #1
 80021d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d4:	2300      	movs	r3, #0
 80021d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80021d8:	2301      	movs	r3, #1
 80021da:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021dc:	f107 0314 	add.w	r3, r7, #20
 80021e0:	4619      	mov	r1, r3
 80021e2:	4805      	ldr	r0, [pc, #20]	@ (80021f8 <HAL_TIM_Encoder_MspInit+0x8c>)
 80021e4:	f001 f990 	bl	8003508 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80021e8:	bf00      	nop
 80021ea:	3728      	adds	r7, #40	@ 0x28
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	40010000 	.word	0x40010000
 80021f4:	40023800 	.word	0x40023800
 80021f8:	40020000 	.word	0x40020000

080021fc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002200:	4b11      	ldr	r3, [pc, #68]	@ (8002248 <MX_USART2_UART_Init+0x4c>)
 8002202:	4a12      	ldr	r2, [pc, #72]	@ (800224c <MX_USART2_UART_Init+0x50>)
 8002204:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002206:	4b10      	ldr	r3, [pc, #64]	@ (8002248 <MX_USART2_UART_Init+0x4c>)
 8002208:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800220c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800220e:	4b0e      	ldr	r3, [pc, #56]	@ (8002248 <MX_USART2_UART_Init+0x4c>)
 8002210:	2200      	movs	r2, #0
 8002212:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002214:	4b0c      	ldr	r3, [pc, #48]	@ (8002248 <MX_USART2_UART_Init+0x4c>)
 8002216:	2200      	movs	r2, #0
 8002218:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800221a:	4b0b      	ldr	r3, [pc, #44]	@ (8002248 <MX_USART2_UART_Init+0x4c>)
 800221c:	2200      	movs	r2, #0
 800221e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002220:	4b09      	ldr	r3, [pc, #36]	@ (8002248 <MX_USART2_UART_Init+0x4c>)
 8002222:	220c      	movs	r2, #12
 8002224:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002226:	4b08      	ldr	r3, [pc, #32]	@ (8002248 <MX_USART2_UART_Init+0x4c>)
 8002228:	2200      	movs	r2, #0
 800222a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800222c:	4b06      	ldr	r3, [pc, #24]	@ (8002248 <MX_USART2_UART_Init+0x4c>)
 800222e:	2200      	movs	r2, #0
 8002230:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002232:	4805      	ldr	r0, [pc, #20]	@ (8002248 <MX_USART2_UART_Init+0x4c>)
 8002234:	f004 fbc4 	bl	80069c0 <HAL_UART_Init>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800223e:	f7ff fd6d 	bl	8001d1c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002242:	bf00      	nop
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	20000c70 	.word	0x20000c70
 800224c:	40004400 	.word	0x40004400

08002250 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b08a      	sub	sp, #40	@ 0x28
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002258:	f107 0314 	add.w	r3, r7, #20
 800225c:	2200      	movs	r2, #0
 800225e:	601a      	str	r2, [r3, #0]
 8002260:	605a      	str	r2, [r3, #4]
 8002262:	609a      	str	r2, [r3, #8]
 8002264:	60da      	str	r2, [r3, #12]
 8002266:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a19      	ldr	r2, [pc, #100]	@ (80022d4 <HAL_UART_MspInit+0x84>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d12b      	bne.n	80022ca <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002272:	2300      	movs	r3, #0
 8002274:	613b      	str	r3, [r7, #16]
 8002276:	4b18      	ldr	r3, [pc, #96]	@ (80022d8 <HAL_UART_MspInit+0x88>)
 8002278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800227a:	4a17      	ldr	r2, [pc, #92]	@ (80022d8 <HAL_UART_MspInit+0x88>)
 800227c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002280:	6413      	str	r3, [r2, #64]	@ 0x40
 8002282:	4b15      	ldr	r3, [pc, #84]	@ (80022d8 <HAL_UART_MspInit+0x88>)
 8002284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002286:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800228a:	613b      	str	r3, [r7, #16]
 800228c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800228e:	2300      	movs	r3, #0
 8002290:	60fb      	str	r3, [r7, #12]
 8002292:	4b11      	ldr	r3, [pc, #68]	@ (80022d8 <HAL_UART_MspInit+0x88>)
 8002294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002296:	4a10      	ldr	r2, [pc, #64]	@ (80022d8 <HAL_UART_MspInit+0x88>)
 8002298:	f043 0301 	orr.w	r3, r3, #1
 800229c:	6313      	str	r3, [r2, #48]	@ 0x30
 800229e:	4b0e      	ldr	r3, [pc, #56]	@ (80022d8 <HAL_UART_MspInit+0x88>)
 80022a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a2:	f003 0301 	and.w	r3, r3, #1
 80022a6:	60fb      	str	r3, [r7, #12]
 80022a8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80022aa:	230c      	movs	r3, #12
 80022ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ae:	2302      	movs	r3, #2
 80022b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b2:	2300      	movs	r3, #0
 80022b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022b6:	2303      	movs	r3, #3
 80022b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022ba:	2307      	movs	r3, #7
 80022bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022be:	f107 0314 	add.w	r3, r7, #20
 80022c2:	4619      	mov	r1, r3
 80022c4:	4805      	ldr	r0, [pc, #20]	@ (80022dc <HAL_UART_MspInit+0x8c>)
 80022c6:	f001 f91f 	bl	8003508 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80022ca:	bf00      	nop
 80022cc:	3728      	adds	r7, #40	@ 0x28
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	40004400 	.word	0x40004400
 80022d8:	40023800 	.word	0x40023800
 80022dc:	40020000 	.word	0x40020000

080022e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80022e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002318 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80022e4:	f7ff fed8 	bl	8002098 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80022e8:	480c      	ldr	r0, [pc, #48]	@ (800231c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022ea:	490d      	ldr	r1, [pc, #52]	@ (8002320 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80022ec:	4a0d      	ldr	r2, [pc, #52]	@ (8002324 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80022ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022f0:	e002      	b.n	80022f8 <LoopCopyDataInit>

080022f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022f6:	3304      	adds	r3, #4

080022f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022fc:	d3f9      	bcc.n	80022f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002328 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002300:	4c0a      	ldr	r4, [pc, #40]	@ (800232c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002302:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002304:	e001      	b.n	800230a <LoopFillZerobss>

08002306 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002306:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002308:	3204      	adds	r2, #4

0800230a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800230a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800230c:	d3fb      	bcc.n	8002306 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800230e:	f009 fdc7 	bl	800bea0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002312:	f7ff fba9 	bl	8001a68 <main>
  bx  lr    
 8002316:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002318:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800231c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002320:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002324:	0800f37c 	.word	0x0800f37c
  ldr r2, =_sbss
 8002328:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800232c:	20005844 	.word	0x20005844

08002330 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002330:	e7fe      	b.n	8002330 <ADC_IRQHandler>
	...

08002334 <lcd_init>:

I2C_HandleTypeDef _I2cHandler ;


void lcd_init(I2C_HandleTypeDef i2cHandler)
{
 8002334:	b084      	sub	sp, #16
 8002336:	b580      	push	{r7, lr}
 8002338:	af00      	add	r7, sp, #0
 800233a:	f107 0c08 	add.w	ip, r7, #8
 800233e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	_I2cHandler = i2cHandler ;
 8002342:	4b20      	ldr	r3, [pc, #128]	@ (80023c4 <lcd_init+0x90>)
 8002344:	4618      	mov	r0, r3
 8002346:	f107 0308 	add.w	r3, r7, #8
 800234a:	2254      	movs	r2, #84	@ 0x54
 800234c:	4619      	mov	r1, r3
 800234e:	f009 fdce 	bl	800beee <memcpy>
	// Init sequence from manual
	lcd_instruction(FUNC_SET|DL|N45) ;
 8002352:	2038      	movs	r0, #56	@ 0x38
 8002354:	f000 f866 	bl	8002424 <lcd_instruction>
	WAIT(1) ;
 8002358:	2001      	movs	r0, #1
 800235a:	f000 fc5f 	bl	8002c1c <HAL_Delay>
	lcd_instruction(FUNC_SET|DL|N45|IS) ;
 800235e:	2039      	movs	r0, #57	@ 0x39
 8002360:	f000 f860 	bl	8002424 <lcd_instruction>
	WAIT(1) ;
 8002364:	2001      	movs	r0, #1
 8002366:	f000 fc59 	bl	8002c1c <HAL_Delay>
	lcd_instruction(SET_FREQ|0b100) ;	// 4 is ~183Hz@3V
 800236a:	2014      	movs	r0, #20
 800236c:	f000 f85a 	bl	8002424 <lcd_instruction>
	WAIT(1) ;
 8002370:	2001      	movs	r0, #1
 8002372:	f000 fc53 	bl	8002c1c <HAL_Delay>
	lcd_set_contrast(0xC) ;
 8002376:	200c      	movs	r0, #12
 8002378:	f000 f826 	bl	80023c8 <lcd_set_contrast>
	WAIT(1) ;
 800237c:	2001      	movs	r0, #1
 800237e:	f000 fc4d 	bl	8002c1c <HAL_Delay>
	lcd_instruction(POW_ICON_CONTRAST|ION|BON|0b10) ; // contrast MSB do not change
 8002382:	205e      	movs	r0, #94	@ 0x5e
 8002384:	f000 f84e 	bl	8002424 <lcd_instruction>
	WAIT(1) ;
 8002388:	2001      	movs	r0, #1
 800238a:	f000 fc47 	bl	8002c1c <HAL_Delay>
	lcd_instruction(FOLLOWER_CTRL|FON|0b011) ;
 800238e:	206b      	movs	r0, #107	@ 0x6b
 8002390:	f000 f848 	bl	8002424 <lcd_instruction>
	WAIT(200) ;
 8002394:	20c8      	movs	r0, #200	@ 0xc8
 8002396:	f000 fc41 	bl	8002c1c <HAL_Delay>
	//lcd_instruction(DISPLAY_ON|D|C|B) ;
	lcd_instruction(DISPLAY_ON|D) ;
 800239a:	200c      	movs	r0, #12
 800239c:	f000 f842 	bl	8002424 <lcd_instruction>
	WAIT(1) ;
 80023a0:	2001      	movs	r0, #1
 80023a2:	f000 fc3b 	bl	8002c1c <HAL_Delay>
	lcd_clear() ;
 80023a6:	f000 f81f 	bl	80023e8 <lcd_clear>
	lcd_instruction(ENTRY_MODE|I_D) ;
 80023aa:	2006      	movs	r0, #6
 80023ac:	f000 f83a 	bl	8002424 <lcd_instruction>
	WAIT(1) ;
 80023b0:	2001      	movs	r0, #1
 80023b2:	f000 fc33 	bl	8002c1c <HAL_Delay>
}
 80023b6:	bf00      	nop
 80023b8:	46bd      	mov	sp, r7
 80023ba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80023be:	b004      	add	sp, #16
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	20000cb8 	.word	0x20000cb8

080023c8 <lcd_set_contrast>:

void lcd_set_contrast(uint8_t data)
{	// LSByte sent first by HAL i2c
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	4603      	mov	r3, r0
 80023d0:	71fb      	strb	r3, [r7, #7]
	lcd_instruction(CONTRAST|data) ;
 80023d2:	79fb      	ldrb	r3, [r7, #7]
 80023d4:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	4618      	mov	r0, r3
 80023dc:	f000 f822 	bl	8002424 <lcd_instruction>
}
 80023e0:	bf00      	nop
 80023e2:	3708      	adds	r7, #8
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}

080023e8 <lcd_clear>:
void lcd_clear(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0
	lcd_instruction(CLEAR) ;
 80023ec:	2001      	movs	r0, #1
 80023ee:	f000 f819 	bl	8002424 <lcd_instruction>
	WAIT(2) ;
 80023f2:	2002      	movs	r0, #2
 80023f4:	f000 fc12 	bl	8002c1c <HAL_Delay>
}
 80023f8:	bf00      	nop
 80023fa:	bd80      	pop	{r7, pc}

080023fc <send_lcd_command>:
	lcd_instruction(DISPLAY_ON| on_off << D_BIT | cursor_on_off << C_BIT | cursor_blink_on_off << B_BIT) ;
}


void send_lcd_command(uint16_t data)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b084      	sub	sp, #16
 8002400:	af02      	add	r7, sp, #8
 8002402:	4603      	mov	r3, r0
 8002404:	80fb      	strh	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&_I2cHandler, MD21605_I2C_ADDRESS, (uint8_t *)&data, sizeof(data), 1) ; //timeout in ms
 8002406:	1dba      	adds	r2, r7, #6
 8002408:	2301      	movs	r3, #1
 800240a:	9300      	str	r3, [sp, #0]
 800240c:	2302      	movs	r3, #2
 800240e:	217c      	movs	r1, #124	@ 0x7c
 8002410:	4803      	ldr	r0, [pc, #12]	@ (8002420 <send_lcd_command+0x24>)
 8002412:	f001 fb9d 	bl	8003b50 <HAL_I2C_Master_Transmit>
}
 8002416:	bf00      	nop
 8002418:	3708      	adds	r7, #8
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	20000cb8 	.word	0x20000cb8

08002424 <lcd_instruction>:

void lcd_instruction(uint8_t inst)
{	// LSByte sent first by HAL i2c
 8002424:	b580      	push	{r7, lr}
 8002426:	b082      	sub	sp, #8
 8002428:	af00      	add	r7, sp, #0
 800242a:	4603      	mov	r3, r0
 800242c:	71fb      	strb	r3, [r7, #7]
	send_lcd_command(inst<<8|INSTRUCTION) ;
 800242e:	79fb      	ldrb	r3, [r7, #7]
 8002430:	b29b      	uxth	r3, r3
 8002432:	021b      	lsls	r3, r3, #8
 8002434:	b29b      	uxth	r3, r3
 8002436:	4618      	mov	r0, r3
 8002438:	f7ff ffe0 	bl	80023fc <send_lcd_command>
}
 800243c:	bf00      	nop
 800243e:	3708      	adds	r7, #8
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}

08002444 <lcd_put_cursor>:

void lcd_reset(void)
{}

void lcd_put_cursor(uint8_t line, uint8_t col)	// BACKLIGHT 1
{	/*
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
 800244a:	4603      	mov	r3, r0
 800244c:	460a      	mov	r2, r1
 800244e:	71fb      	strb	r3, [r7, #7]
 8002450:	4613      	mov	r3, r2
 8002452:	71bb      	strb	r3, [r7, #6]
	pos	  1  2  3  4  5 ... 39 40
	l1@	 00 01 02 03 04 ... 26 27 (hex)
	l2@  40 41 42 43 44 ... 66 67
	 */
	uint8_t data = line * 0x40 + col ;
 8002454:	79fb      	ldrb	r3, [r7, #7]
 8002456:	019b      	lsls	r3, r3, #6
 8002458:	b2da      	uxtb	r2, r3
 800245a:	79bb      	ldrb	r3, [r7, #6]
 800245c:	4413      	add	r3, r2
 800245e:	73fb      	strb	r3, [r7, #15]
	lcd_instruction(SET_DRAM_ADDR | data) ;
 8002460:	7bfb      	ldrb	r3, [r7, #15]
 8002462:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002466:	b2db      	uxtb	r3, r3
 8002468:	4618      	mov	r0, r3
 800246a:	f7ff ffdb 	bl	8002424 <lcd_instruction>
}
 800246e:	bf00      	nop
 8002470:	3710      	adds	r7, #16
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
	...

08002478 <lcd_write>:


void lcd_write(const char *str)
{
 8002478:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800247c:	b08b      	sub	sp, #44	@ 0x2c
 800247e:	af02      	add	r7, sp, #8
 8002480:	6078      	str	r0, [r7, #4]
 8002482:	466b      	mov	r3, sp
 8002484:	461e      	mov	r6, r3
	if (str == NULL) {
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d05d      	beq.n	8002548 <lcd_write+0xd0>
		return;
	}

	size_t len = strlen(str);
 800248c:	6878      	ldr	r0, [r7, #4]
 800248e:	f7fd ff0f 	bl	80002b0 <strlen>
 8002492:	6178      	str	r0, [r7, #20]
	if (len == 0U) {
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d055      	beq.n	8002546 <lcd_write+0xce>
		return;
	}

	const size_t max_chunk = 16U;
 800249a:	2310      	movs	r3, #16
 800249c:	613b      	str	r3, [r7, #16]
	uint8_t buffer[max_chunk + 1];
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	3301      	adds	r3, #1
 80024a2:	2200      	movs	r2, #0
 80024a4:	4698      	mov	r8, r3
 80024a6:	4691      	mov	r9, r2
 80024a8:	f04f 0200 	mov.w	r2, #0
 80024ac:	f04f 0300 	mov.w	r3, #0
 80024b0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80024b4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80024b8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	3301      	adds	r3, #1
 80024c0:	2200      	movs	r2, #0
 80024c2:	461c      	mov	r4, r3
 80024c4:	4615      	mov	r5, r2
 80024c6:	f04f 0200 	mov.w	r2, #0
 80024ca:	f04f 0300 	mov.w	r3, #0
 80024ce:	00eb      	lsls	r3, r5, #3
 80024d0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80024d4:	00e2      	lsls	r2, r4, #3
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	3301      	adds	r3, #1
 80024da:	3307      	adds	r3, #7
 80024dc:	08db      	lsrs	r3, r3, #3
 80024de:	00db      	lsls	r3, r3, #3
 80024e0:	ebad 0d03 	sub.w	sp, sp, r3
 80024e4:	ab02      	add	r3, sp, #8
 80024e6:	3300      	adds	r3, #0
 80024e8:	60fb      	str	r3, [r7, #12]
	buffer[0] = DATA_TO_RAM;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2240      	movs	r2, #64	@ 0x40
 80024ee:	701a      	strb	r2, [r3, #0]

	size_t offset = 0;
 80024f0:	2300      	movs	r3, #0
 80024f2:	61fb      	str	r3, [r7, #28]
	while (offset < len) {
 80024f4:	e021      	b.n	800253a <lcd_write+0xc2>
		size_t chunk = len - offset;
 80024f6:	697a      	ldr	r2, [r7, #20]
 80024f8:	69fb      	ldr	r3, [r7, #28]
 80024fa:	1ad3      	subs	r3, r2, r3
 80024fc:	61bb      	str	r3, [r7, #24]
		if (chunk > max_chunk) {
 80024fe:	69ba      	ldr	r2, [r7, #24]
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	429a      	cmp	r2, r3
 8002504:	d901      	bls.n	800250a <lcd_write+0x92>
			chunk = max_chunk;
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	61bb      	str	r3, [r7, #24]
		}
		memcpy(&buffer[1], &str[offset], chunk);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	1c58      	adds	r0, r3, #1
 800250e:	687a      	ldr	r2, [r7, #4]
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	4413      	add	r3, r2
 8002514:	69ba      	ldr	r2, [r7, #24]
 8002516:	4619      	mov	r1, r3
 8002518:	f009 fce9 	bl	800beee <memcpy>
		HAL_I2C_Master_Transmit(&_I2cHandler, MD21605_I2C_ADDRESS, buffer, chunk + 1, 2);
 800251c:	69bb      	ldr	r3, [r7, #24]
 800251e:	b29b      	uxth	r3, r3
 8002520:	3301      	adds	r3, #1
 8002522:	b29b      	uxth	r3, r3
 8002524:	2202      	movs	r2, #2
 8002526:	9200      	str	r2, [sp, #0]
 8002528:	68fa      	ldr	r2, [r7, #12]
 800252a:	217c      	movs	r1, #124	@ 0x7c
 800252c:	4809      	ldr	r0, [pc, #36]	@ (8002554 <lcd_write+0xdc>)
 800252e:	f001 fb0f 	bl	8003b50 <HAL_I2C_Master_Transmit>
		offset += chunk;
 8002532:	69fa      	ldr	r2, [r7, #28]
 8002534:	69bb      	ldr	r3, [r7, #24]
 8002536:	4413      	add	r3, r2
 8002538:	61fb      	str	r3, [r7, #28]
	while (offset < len) {
 800253a:	69fa      	ldr	r2, [r7, #28]
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	429a      	cmp	r2, r3
 8002540:	d3d9      	bcc.n	80024f6 <lcd_write+0x7e>
 8002542:	46b5      	mov	sp, r6
 8002544:	e001      	b.n	800254a <lcd_write+0xd2>
		return;
 8002546:	bf00      	nop
		return;
 8002548:	46b5      	mov	sp, r6
	}
}
 800254a:	3724      	adds	r7, #36	@ 0x24
 800254c:	46bd      	mov	sp, r7
 800254e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002552:	bf00      	nop
 8002554:	20000cb8 	.word	0x20000cb8

08002558 <MenuDisplay>:
  * @brief  Return current menu to be display
  * @param  _Id 	Set the curent line of the menu to be return
  * 		_Buf	Buffer where the text going to be saved to be display
  * @retval Return current id or -1 in case of issue
  */
size_t MenuDisplay(uint8_t _Id, char* _Buf, size_t _lenghtBuf){
 8002558:	b580      	push	{r7, lr}
 800255a:	b086      	sub	sp, #24
 800255c:	af00      	add	r7, sp, #0
 800255e:	4603      	mov	r3, r0
 8002560:	60b9      	str	r1, [r7, #8]
 8002562:	607a      	str	r2, [r7, #4]
 8002564:	73fb      	strb	r3, [r7, #15]

	if ((_Buf == NULL) || (_lenghtBuf == 0U)) {
 8002566:	68bb      	ldr	r3, [r7, #8]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d002      	beq.n	8002572 <MenuDisplay+0x1a>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d107      	bne.n	8002582 <MenuDisplay+0x2a>
		snprintf(_Buf, _lenghtBuf, "ErrorM   : N/A");
 8002572:	4a0f      	ldr	r2, [pc, #60]	@ (80025b0 <MenuDisplay+0x58>)
 8002574:	6879      	ldr	r1, [r7, #4]
 8002576:	68b8      	ldr	r0, [r7, #8]
 8002578:	f009 face 	bl	800bb18 <sniprintf>
		return (size_t)-1;
 800257c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002580:	e011      	b.n	80025a6 <MenuDisplay+0x4e>
	}

	size_t Rtv = (size_t)-1;
 8002582:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002586:	617b      	str	r3, [r7, #20]

	if (_Id < MENU_COUNT) {
 8002588:	7bfb      	ldrb	r3, [r7, #15]
 800258a:	2b02      	cmp	r3, #2
 800258c:	d80a      	bhi.n	80025a4 <MenuDisplay+0x4c>
		Rtv = _Id;
 800258e:	7bfb      	ldrb	r3, [r7, #15]
 8002590:	617b      	str	r3, [r7, #20]
		snprintf(_Buf, _lenghtBuf, "%s", kMenuTexts[_Id]);
 8002592:	7bfb      	ldrb	r3, [r7, #15]
 8002594:	4a07      	ldr	r2, [pc, #28]	@ (80025b4 <MenuDisplay+0x5c>)
 8002596:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800259a:	4a07      	ldr	r2, [pc, #28]	@ (80025b8 <MenuDisplay+0x60>)
 800259c:	6879      	ldr	r1, [r7, #4]
 800259e:	68b8      	ldr	r0, [r7, #8]
 80025a0:	f009 faba 	bl	800bb18 <sniprintf>
	}
	return Rtv;
 80025a4:	697b      	ldr	r3, [r7, #20]
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3718      	adds	r7, #24
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	0800eacc 	.word	0x0800eacc
 80025b4:	0800ec14 	.word	0x0800ec14
 80025b8:	0800eadc 	.word	0x0800eadc

080025bc <SubMenuDisplay>:
  * @param  _Id_ROW   Set the current row of the submenu to be returned
  * 		_Value    Value to display (can be signed)
  * 		_Buf	  Buffer where the text is saved for display
  * @retval Return current id or -1 in case of issue
  */
size_t SubMenuDisplay(uint8_t _Id_ROW, int16_t _Value, char* _Buf, size_t _lenghtBuf){
 80025bc:	b580      	push	{r7, lr}
 80025be:	b086      	sub	sp, #24
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	60ba      	str	r2, [r7, #8]
 80025c4:	607b      	str	r3, [r7, #4]
 80025c6:	4603      	mov	r3, r0
 80025c8:	73fb      	strb	r3, [r7, #15]
 80025ca:	460b      	mov	r3, r1
 80025cc:	81bb      	strh	r3, [r7, #12]

	if ((_Buf == NULL) || (_lenghtBuf == 0U)) {
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d002      	beq.n	80025da <SubMenuDisplay+0x1e>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d102      	bne.n	80025e0 <SubMenuDisplay+0x24>
		return (size_t)-1;
 80025da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80025de:	e045      	b.n	800266c <SubMenuDisplay+0xb0>
	}

	size_t Rtv = (size_t)-1;
 80025e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80025e4:	617b      	str	r3, [r7, #20]

	if(_Id_ROW == 0U){
 80025e6:	7bfb      	ldrb	r3, [r7, #15]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d11c      	bne.n	8002626 <SubMenuDisplay+0x6a>
		Rtv = 0;
 80025ec:	2300      	movs	r3, #0
 80025ee:	617b      	str	r3, [r7, #20]
		int16_t clamped = _Value;
 80025f0:	89bb      	ldrh	r3, [r7, #12]
 80025f2:	827b      	strh	r3, [r7, #18]
		if (clamped > 256) {
 80025f4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80025f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025fc:	dd03      	ble.n	8002606 <SubMenuDisplay+0x4a>
			clamped = 256;
 80025fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002602:	827b      	strh	r3, [r7, #18]
 8002604:	e007      	b.n	8002616 <SubMenuDisplay+0x5a>
		}
		else if (clamped < -256) {
 8002606:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800260a:	f513 7f80 	cmn.w	r3, #256	@ 0x100
 800260e:	da02      	bge.n	8002616 <SubMenuDisplay+0x5a>
			clamped = -256;
 8002610:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8002614:	827b      	strh	r3, [r7, #18]
		}
		snprintf(_Buf,_lenghtBuf,"Volume : %+d", (int)clamped);
 8002616:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800261a:	4a16      	ldr	r2, [pc, #88]	@ (8002674 <SubMenuDisplay+0xb8>)
 800261c:	6879      	ldr	r1, [r7, #4]
 800261e:	68b8      	ldr	r0, [r7, #8]
 8002620:	f009 fa7a 	bl	800bb18 <sniprintf>
 8002624:	e021      	b.n	800266a <SubMenuDisplay+0xae>
	}
	else if(_Id_ROW == 1U){
 8002626:	7bfb      	ldrb	r3, [r7, #15]
 8002628:	2b01      	cmp	r3, #1
 800262a:	d109      	bne.n	8002640 <SubMenuDisplay+0x84>
		Rtv = 1;
 800262c:	2301      	movs	r3, #1
 800262e:	617b      	str	r3, [r7, #20]
		snprintf(_Buf,_lenghtBuf,"Submenu : %i", (int)_Value);
 8002630:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002634:	4a10      	ldr	r2, [pc, #64]	@ (8002678 <SubMenuDisplay+0xbc>)
 8002636:	6879      	ldr	r1, [r7, #4]
 8002638:	68b8      	ldr	r0, [r7, #8]
 800263a:	f009 fa6d 	bl	800bb18 <sniprintf>
 800263e:	e014      	b.n	800266a <SubMenuDisplay+0xae>
	}
	else if(_Id_ROW == 2U){
 8002640:	7bfb      	ldrb	r3, [r7, #15]
 8002642:	2b02      	cmp	r3, #2
 8002644:	d109      	bne.n	800265a <SubMenuDisplay+0x9e>
		Rtv = 2;
 8002646:	2302      	movs	r3, #2
 8002648:	617b      	str	r3, [r7, #20]
		snprintf(_Buf,_lenghtBuf,"Info    : %d", (int)_Value);
 800264a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800264e:	4a0b      	ldr	r2, [pc, #44]	@ (800267c <SubMenuDisplay+0xc0>)
 8002650:	6879      	ldr	r1, [r7, #4]
 8002652:	68b8      	ldr	r0, [r7, #8]
 8002654:	f009 fa60 	bl	800bb18 <sniprintf>
 8002658:	e007      	b.n	800266a <SubMenuDisplay+0xae>
	}
	else{
		Rtv = (size_t)-1;
 800265a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800265e:	617b      	str	r3, [r7, #20]
		snprintf(_Buf,_lenghtBuf,"ErrorSb   : N/A");
 8002660:	4a07      	ldr	r2, [pc, #28]	@ (8002680 <SubMenuDisplay+0xc4>)
 8002662:	6879      	ldr	r1, [r7, #4]
 8002664:	68b8      	ldr	r0, [r7, #8]
 8002666:	f009 fa57 	bl	800bb18 <sniprintf>
	}

	return Rtv;
 800266a:	697b      	ldr	r3, [r7, #20]
}
 800266c:	4618      	mov	r0, r3
 800266e:	3718      	adds	r7, #24
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	0800eae0 	.word	0x0800eae0
 8002678:	0800eaf0 	.word	0x0800eaf0
 800267c:	0800eb00 	.word	0x0800eb00
 8002680:	0800eb10 	.word	0x0800eb10

08002684 <ClampMenuIndex>:
  * 	   		_Min   Minimum index allowed
  * @retval Clamped index as int8_t
  */

int8_t ClampMenuIndex(int32_t _Value, int32_t _Max, int32_t _Min)
{
 8002684:	b480      	push	{r7}
 8002686:	b089      	sub	sp, #36	@ 0x24
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	607a      	str	r2, [r7, #4]
	const int32_t max_idx = _Max;
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	61bb      	str	r3, [r7, #24]
	const int32_t min_idx = _Min;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	617b      	str	r3, [r7, #20]
	int32_t clamped_value = _Value;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	61fb      	str	r3, [r7, #28]
	if (clamped_value <= min_idx) {
 800269c:	69fa      	ldr	r2, [r7, #28]
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	dc01      	bgt.n	80026a8 <ClampMenuIndex+0x24>
		clamped_value = min_idx;
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	61fb      	str	r3, [r7, #28]
	}
	if (clamped_value >= max_idx) {
 80026a8:	69fa      	ldr	r2, [r7, #28]
 80026aa:	69bb      	ldr	r3, [r7, #24]
 80026ac:	429a      	cmp	r2, r3
 80026ae:	db01      	blt.n	80026b4 <ClampMenuIndex+0x30>
		clamped_value = max_idx;
 80026b0:	69bb      	ldr	r3, [r7, #24]
 80026b2:	61fb      	str	r3, [r7, #28]
	}
	return (int8_t)clamped_value;
 80026b4:	69fb      	ldr	r3, [r7, #28]
 80026b6:	b25b      	sxtb	r3, r3
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3724      	adds	r7, #36	@ 0x24
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr

080026c4 <Param_Biq_filter_2nd_Order_Low_pass>:
  * @param  _Fc   	Cutoff frequency
  * 		_Fs   	Sampling frequency
  * 		_Buf	Buffer where the a and b parameters are saved
  * @retval Return current id or -1 in case of issue
  */
void Param_Biq_filter_2nd_Order_Low_pass(uint16_t _Fc, uint16_t _Fs, float32_t* _Buf){
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b08c      	sub	sp, #48	@ 0x30
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	4603      	mov	r3, r0
 80026cc:	603a      	str	r2, [r7, #0]
 80026ce:	80fb      	strh	r3, [r7, #6]
 80026d0:	460b      	mov	r3, r1
 80026d2:	80bb      	strh	r3, [r7, #4]

	if (_Buf == NULL) {
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	f000 809c 	beq.w	8002814 <Param_Biq_filter_2nd_Order_Low_pass+0x150>
		return;
	}

	const float Q = 0.707f; // Quality factor
 80026dc:	4b4f      	ldr	r3, [pc, #316]	@ (800281c <Param_Biq_filter_2nd_Order_Low_pass+0x158>)
 80026de:	62fb      	str	r3, [r7, #44]	@ 0x2c

	float32_t w0 = 2.0f * 3.14159265359f * _Fc / _Fs;
 80026e0:	88fb      	ldrh	r3, [r7, #6]
 80026e2:	ee07 3a90 	vmov	s15, r3
 80026e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026ea:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8002820 <Param_Biq_filter_2nd_Order_Low_pass+0x15c>
 80026ee:	ee67 6a87 	vmul.f32	s13, s15, s14
 80026f2:	88bb      	ldrh	r3, [r7, #4]
 80026f4:	ee07 3a90 	vmov	s15, r3
 80026f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002700:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	float32_t alpha = sinf(w0) / (2.0f * Q);
 8002704:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8002708:	f00b fbf2 	bl	800def0 <sinf>
 800270c:	eef0 6a40 	vmov.f32	s13, s0
 8002710:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002714:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002718:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800271c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	float32_t b0 = (1.0f - cosf(w0)) / 2.0f;
 8002720:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8002724:	f00b fba0 	bl	800de68 <cosf>
 8002728:	eef0 7a40 	vmov.f32	s15, s0
 800272c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002730:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002734:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002738:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800273c:	edc7 7a08 	vstr	s15, [r7, #32]
	float32_t b1 =  1.0f - cosf(w0);
 8002740:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8002744:	f00b fb90 	bl	800de68 <cosf>
 8002748:	eef0 7a40 	vmov.f32	s15, s0
 800274c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002750:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002754:	edc7 7a07 	vstr	s15, [r7, #28]
	float32_t b2 = (1.0f - cosf(w0)) / 2.0f;
 8002758:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 800275c:	f00b fb84 	bl	800de68 <cosf>
 8002760:	eef0 7a40 	vmov.f32	s15, s0
 8002764:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002768:	ee37 7a67 	vsub.f32	s14, s14, s15
 800276c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002770:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002774:	edc7 7a06 	vstr	s15, [r7, #24]
	float32_t a0 =  1.0f + alpha;
 8002778:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800277c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002780:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002784:	edc7 7a05 	vstr	s15, [r7, #20]
	float32_t a1 = -2.0f * cosf(w0);
 8002788:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 800278c:	f00b fb6c 	bl	800de68 <cosf>
 8002790:	eef0 7a40 	vmov.f32	s15, s0
 8002794:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8002798:	ee67 7a87 	vmul.f32	s15, s15, s14
 800279c:	edc7 7a04 	vstr	s15, [r7, #16]
	float32_t a2 =  1.0f - alpha;
 80027a0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80027a4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80027a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027ac:	edc7 7a03 	vstr	s15, [r7, #12]

	// Normalize the coefficients
	_Buf[0] = b0 / a0; // b0
 80027b0:	edd7 6a08 	vldr	s13, [r7, #32]
 80027b4:	ed97 7a05 	vldr	s14, [r7, #20]
 80027b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	edc3 7a00 	vstr	s15, [r3]
	_Buf[1] = b1 / a0; // b1
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	3304      	adds	r3, #4
 80027c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80027ca:	ed97 7a05 	vldr	s14, [r7, #20]
 80027ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027d2:	edc3 7a00 	vstr	s15, [r3]
	_Buf[2] = b2 / a0; // b2
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	3308      	adds	r3, #8
 80027da:	edd7 6a06 	vldr	s13, [r7, #24]
 80027de:	ed97 7a05 	vldr	s14, [r7, #20]
 80027e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027e6:	edc3 7a00 	vstr	s15, [r3]
	_Buf[3] = a1 / a0; // a1
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	330c      	adds	r3, #12
 80027ee:	edd7 6a04 	vldr	s13, [r7, #16]
 80027f2:	ed97 7a05 	vldr	s14, [r7, #20]
 80027f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027fa:	edc3 7a00 	vstr	s15, [r3]
	_Buf[4] = a2 / a0; // a2
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	3310      	adds	r3, #16
 8002802:	edd7 6a03 	vldr	s13, [r7, #12]
 8002806:	ed97 7a05 	vldr	s14, [r7, #20]
 800280a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800280e:	edc3 7a00 	vstr	s15, [r3]
 8002812:	e000      	b.n	8002816 <Param_Biq_filter_2nd_Order_Low_pass+0x152>
		return;
 8002814:	bf00      	nop
}
 8002816:	3730      	adds	r7, #48	@ 0x30
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	3f34fdf4 	.word	0x3f34fdf4
 8002820:	40c90fdb 	.word	0x40c90fdb

08002824 <Apply_Biquad_Filter_DF1>:
  * 		_Coeffs	Biquad coefficients buffer (b0, b1, b2, a1, a2) as float32, normalized with a0 = 1
  * 		_State	State buffer (x_n1, x_n2, y_n1, y_n2) stored in Q15
  * @retval 0 if success, -1 in case of issue
  */
size_t Apply_Biquad_Filter_DF1(const q15_t* _Src, q15_t* _Dst, uint32_t _Size, const float32_t* _Coeffs, q15_t* _State)
{
 8002824:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002828:	b0b2      	sub	sp, #200	@ 0xc8
 800282a:	af00      	add	r7, sp, #0
 800282c:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
 8002830:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8002834:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002838:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	if ((_Src == NULL) || (_Dst == NULL) || (_Coeffs == NULL) || (_State == NULL)) {
 800283c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002840:	2b00      	cmp	r3, #0
 8002842:	d00b      	beq.n	800285c <Apply_Biquad_Filter_DF1+0x38>
 8002844:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002848:	2b00      	cmp	r3, #0
 800284a:	d007      	beq.n	800285c <Apply_Biquad_Filter_DF1+0x38>
 800284c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002850:	2b00      	cmp	r3, #0
 8002852:	d003      	beq.n	800285c <Apply_Biquad_Filter_DF1+0x38>
 8002854:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002858:	2b00      	cmp	r3, #0
 800285a:	d102      	bne.n	8002862 <Apply_Biquad_Filter_DF1+0x3e>
		return (size_t)-1;
 800285c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002860:	e162      	b.n	8002b28 <Apply_Biquad_Filter_DF1+0x304>
	}

	q15_t coeffs_q15[5];
	arm_float_to_q15(_Coeffs, coeffs_q15, 5U);
 8002862:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002866:	2205      	movs	r2, #5
 8002868:	4619      	mov	r1, r3
 800286a:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 800286e:	f000 f961 	bl	8002b34 <arm_float_to_q15>

	q15_t x_n1 = _State[0];
 8002872:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002876:	881b      	ldrh	r3, [r3, #0]
 8002878:	f8a7 30c6 	strh.w	r3, [r7, #198]	@ 0xc6
	q15_t x_n2 = _State[1];
 800287c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002880:	885b      	ldrh	r3, [r3, #2]
 8002882:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
	q15_t y_n1 = _State[2];
 8002886:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800288a:	889b      	ldrh	r3, [r3, #4]
 800288c:	f8a7 30c2 	strh.w	r3, [r7, #194]	@ 0xc2
	q15_t y_n2 = _State[3];
 8002890:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002894:	88db      	ldrh	r3, [r3, #6]
 8002896:	f8a7 30c0 	strh.w	r3, [r7, #192]	@ 0xc0

	for (uint32_t n = 0; n < _Size; n++) {
 800289a:	2300      	movs	r3, #0
 800289c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80028a0:	e123      	b.n	8002aea <Apply_Biquad_Filter_DF1+0x2c6>
		const q31_t x_n = _Src[n];
 80028a2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80028a6:	005a      	lsls	r2, r3, #1
 80028a8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80028ac:	4413      	add	r3, r2
 80028ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028b2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

		q63_t acc = (q63_t)x_n * coeffs_q15[0];
 80028b6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80028ba:	17da      	asrs	r2, r3, #31
 80028bc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80028be:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80028c0:	f9b7 309c 	ldrsh.w	r3, [r7, #156]	@ 0x9c
 80028c4:	b21b      	sxth	r3, r3
 80028c6:	17da      	asrs	r2, r3, #31
 80028c8:	673b      	str	r3, [r7, #112]	@ 0x70
 80028ca:	677a      	str	r2, [r7, #116]	@ 0x74
 80028cc:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80028d0:	460b      	mov	r3, r1
 80028d2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80028d4:	fb02 f203 	mul.w	r2, r2, r3
 80028d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80028da:	e9c7 011e 	strd	r0, r1, [r7, #120]	@ 0x78
 80028de:	4601      	mov	r1, r0
 80028e0:	fb01 f303 	mul.w	r3, r1, r3
 80028e4:	4413      	add	r3, r2
 80028e6:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80028e8:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 80028ea:	fba2 1201 	umull	r1, r2, r2, r1
 80028ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80028f0:	460a      	mov	r2, r1
 80028f2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80028f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80028f6:	4413      	add	r3, r2
 80028f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80028fe:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0
 8002902:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0
		acc += (q63_t)x_n1 * coeffs_q15[1];
 8002906:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	@ 0xc6
 800290a:	17da      	asrs	r2, r3, #31
 800290c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800290e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002910:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	@ 0x9e
 8002914:	b21b      	sxth	r3, r3
 8002916:	17da      	asrs	r2, r3, #31
 8002918:	663b      	str	r3, [r7, #96]	@ 0x60
 800291a:	667a      	str	r2, [r7, #100]	@ 0x64
 800291c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002920:	460b      	mov	r3, r1
 8002922:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002924:	fb02 f203 	mul.w	r2, r2, r3
 8002928:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800292a:	e9c7 011a 	strd	r0, r1, [r7, #104]	@ 0x68
 800292e:	4601      	mov	r1, r0
 8002930:	fb01 f303 	mul.w	r3, r1, r3
 8002934:	4413      	add	r3, r2
 8002936:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002938:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800293a:	fba2 1201 	umull	r1, r2, r2, r1
 800293e:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002942:	460a      	mov	r2, r1
 8002944:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002948:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800294c:	4413      	add	r3, r2
 800294e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002952:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 8002956:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800295a:	1851      	adds	r1, r2, r1
 800295c:	6239      	str	r1, [r7, #32]
 800295e:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 8002962:	414b      	adcs	r3, r1
 8002964:	627b      	str	r3, [r7, #36]	@ 0x24
 8002966:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800296a:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0
		acc += (q63_t)x_n2 * coeffs_q15[2];
 800296e:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	@ 0xc4
 8002972:	17da      	asrs	r2, r3, #31
 8002974:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002976:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002978:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 800297c:	b21b      	sxth	r3, r3
 800297e:	17da      	asrs	r2, r3, #31
 8002980:	653b      	str	r3, [r7, #80]	@ 0x50
 8002982:	657a      	str	r2, [r7, #84]	@ 0x54
 8002984:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8002988:	460b      	mov	r3, r1
 800298a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800298c:	fb02 f203 	mul.w	r2, r2, r3
 8002990:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002992:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
 8002996:	4601      	mov	r1, r0
 8002998:	fb01 f303 	mul.w	r3, r1, r3
 800299c:	4413      	add	r3, r2
 800299e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80029a0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80029a2:	fba2 ab01 	umull	sl, fp, r2, r1
 80029a6:	445b      	add	r3, fp
 80029a8:	469b      	mov	fp, r3
 80029aa:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 80029ae:	eb12 010a 	adds.w	r1, r2, sl
 80029b2:	61b9      	str	r1, [r7, #24]
 80029b4:	eb43 030b 	adc.w	r3, r3, fp
 80029b8:	61fb      	str	r3, [r7, #28]
 80029ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80029be:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0
		acc -= (q63_t)y_n1 * coeffs_q15[3];
 80029c2:	f9b7 30c2 	ldrsh.w	r3, [r7, #194]	@ 0xc2
 80029c6:	17da      	asrs	r2, r3, #31
 80029c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80029ca:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80029cc:	f9b7 30a2 	ldrsh.w	r3, [r7, #162]	@ 0xa2
 80029d0:	b21b      	sxth	r3, r3
 80029d2:	17da      	asrs	r2, r3, #31
 80029d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80029d6:	647a      	str	r2, [r7, #68]	@ 0x44
 80029d8:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80029dc:	460b      	mov	r3, r1
 80029de:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80029e0:	fb02 f203 	mul.w	r2, r2, r3
 80029e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80029e6:	e9c7 0112 	strd	r0, r1, [r7, #72]	@ 0x48
 80029ea:	4601      	mov	r1, r0
 80029ec:	fb01 f303 	mul.w	r3, r1, r3
 80029f0:	4413      	add	r3, r2
 80029f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80029f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80029f6:	fba2 8901 	umull	r8, r9, r2, r1
 80029fa:	444b      	add	r3, r9
 80029fc:	4699      	mov	r9, r3
 80029fe:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 8002a02:	ebb2 0108 	subs.w	r1, r2, r8
 8002a06:	6139      	str	r1, [r7, #16]
 8002a08:	eb63 0309 	sbc.w	r3, r3, r9
 8002a0c:	617b      	str	r3, [r7, #20]
 8002a0e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002a12:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0
		acc -= (q63_t)y_n2 * coeffs_q15[4];
 8002a16:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	@ 0xc0
 8002a1a:	17da      	asrs	r2, r3, #31
 8002a1c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002a1e:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002a20:	f9b7 30a4 	ldrsh.w	r3, [r7, #164]	@ 0xa4
 8002a24:	b21b      	sxth	r3, r3
 8002a26:	17da      	asrs	r2, r3, #31
 8002a28:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a2a:	637a      	str	r2, [r7, #52]	@ 0x34
 8002a2c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8002a30:	460b      	mov	r3, r1
 8002a32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a34:	fb02 f203 	mul.w	r2, r2, r3
 8002a38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a3a:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
 8002a3e:	4601      	mov	r1, r0
 8002a40:	fb01 f303 	mul.w	r3, r1, r3
 8002a44:	4413      	add	r3, r2
 8002a46:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002a48:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002a4a:	fba2 4501 	umull	r4, r5, r2, r1
 8002a4e:	442b      	add	r3, r5
 8002a50:	461d      	mov	r5, r3
 8002a52:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 8002a56:	1b11      	subs	r1, r2, r4
 8002a58:	60b9      	str	r1, [r7, #8]
 8002a5a:	eb63 0305 	sbc.w	r3, r3, r5
 8002a5e:	60fb      	str	r3, [r7, #12]
 8002a60:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a64:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0

		/* Round and shift back to Q15 */
		acc += (q63_t)1 << 14;
 8002a68:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 8002a6c:	f512 4180 	adds.w	r1, r2, #16384	@ 0x4000
 8002a70:	6039      	str	r1, [r7, #0]
 8002a72:	f143 0300 	adc.w	r3, r3, #0
 8002a76:	607b      	str	r3, [r7, #4]
 8002a78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002a7c:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0
		q15_t y_n = (q15_t)__SSAT((acc >> 15), 16);
 8002a80:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 8002a84:	f04f 0000 	mov.w	r0, #0
 8002a88:	f04f 0100 	mov.w	r1, #0
 8002a8c:	0bd0      	lsrs	r0, r2, #15
 8002a8e:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
 8002a92:	13d9      	asrs	r1, r3, #15
 8002a94:	4603      	mov	r3, r0
 8002a96:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002a9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002a9e:	f303 030f 	ssat	r3, #16, r3
 8002aa2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002aa6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002aaa:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6

		_Dst[n] = y_n;
 8002aae:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002ab2:	005a      	lsls	r2, r3, #1
 8002ab4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002ab8:	441a      	add	r2, r3
 8002aba:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8002abe:	8013      	strh	r3, [r2, #0]

		x_n2 = x_n1;
 8002ac0:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	@ 0xc6
 8002ac4:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
		x_n1 = (q15_t)x_n;
 8002ac8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002acc:	f8a7 30c6 	strh.w	r3, [r7, #198]	@ 0xc6
		y_n2 = y_n1;
 8002ad0:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	@ 0xc2
 8002ad4:	f8a7 30c0 	strh.w	r3, [r7, #192]	@ 0xc0
		y_n1 = y_n;
 8002ad8:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8002adc:	f8a7 30c2 	strh.w	r3, [r7, #194]	@ 0xc2
	for (uint32_t n = 0; n < _Size; n++) {
 8002ae0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002ae4:	3301      	adds	r3, #1
 8002ae6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8002aea:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8002aee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002af2:	429a      	cmp	r2, r3
 8002af4:	f4ff aed5 	bcc.w	80028a2 <Apply_Biquad_Filter_DF1+0x7e>
	}

	_State[0] = x_n1;
 8002af8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002afc:	f8b7 20c6 	ldrh.w	r2, [r7, #198]	@ 0xc6
 8002b00:	801a      	strh	r2, [r3, #0]
	_State[1] = x_n2;
 8002b02:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002b06:	3302      	adds	r3, #2
 8002b08:	f8b7 20c4 	ldrh.w	r2, [r7, #196]	@ 0xc4
 8002b0c:	801a      	strh	r2, [r3, #0]
	_State[2] = y_n1;
 8002b0e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002b12:	3304      	adds	r3, #4
 8002b14:	f8b7 20c2 	ldrh.w	r2, [r7, #194]	@ 0xc2
 8002b18:	801a      	strh	r2, [r3, #0]
	_State[3] = y_n2;
 8002b1a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002b1e:	3306      	adds	r3, #6
 8002b20:	f8b7 20c0 	ldrh.w	r2, [r7, #192]	@ 0xc0
 8002b24:	801a      	strh	r2, [r3, #0]

	return 0;
 8002b26:	2300      	movs	r3, #0
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	37c8      	adds	r7, #200	@ 0xc8
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08002b34 <arm_float_to_q15>:
#else
void arm_float_to_q15(
  const float32_t * pSrc,
        q15_t * pDst,
        uint32_t blockSize)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b089      	sub	sp, #36	@ 0x24
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	60f8      	str	r0, [r7, #12]
 8002b3c:	60b9      	str	r1, [r7, #8]
 8002b3e:	607a      	str	r2, [r7, #4]
        uint32_t blkCnt;                               /* Loop counter */
  const float32_t *pIn = pSrc;                         /* Source pointer */
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	61bb      	str	r3, [r7, #24]
  blkCnt = blockSize % 0x4U;

#else

  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  while (blkCnt > 0U)
 8002b48:	e01a      	b.n	8002b80 <arm_float_to_q15+0x4c>

#else

    /* C = A * 32768 */
    /* Convert from float to q15 and then store the results in the destination buffer */
    *pDst++ = (q15_t) __SSAT((q31_t) (*pIn++ * 32768.0f), 16);
 8002b4a:	69bb      	ldr	r3, [r7, #24]
 8002b4c:	1d1a      	adds	r2, r3, #4
 8002b4e:	61ba      	str	r2, [r7, #24]
 8002b50:	edd3 7a00 	vldr	s15, [r3]
 8002b54:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8002b94 <arm_float_to_q15+0x60>
 8002b58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b5c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b60:	ee17 3a90 	vmov	r3, s15
 8002b64:	617b      	str	r3, [r7, #20]
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	f303 030f 	ssat	r3, #16, r3
 8002b6c:	613b      	str	r3, [r7, #16]
 8002b6e:	6939      	ldr	r1, [r7, #16]
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	1c9a      	adds	r2, r3, #2
 8002b74:	60ba      	str	r2, [r7, #8]
 8002b76:	b20a      	sxth	r2, r1
 8002b78:	801a      	strh	r2, [r3, #0]

#endif /* #ifdef ARM_MATH_ROUNDING */

    /* Decrement loop counter */
    blkCnt--;
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	3b01      	subs	r3, #1
 8002b7e:	61fb      	str	r3, [r7, #28]
  while (blkCnt > 0U)
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d1e1      	bne.n	8002b4a <arm_float_to_q15+0x16>
  }

}
 8002b86:	bf00      	nop
 8002b88:	bf00      	nop
 8002b8a:	3724      	adds	r7, #36	@ 0x24
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr
 8002b94:	47000000 	.word	0x47000000

08002b98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b9c:	4b0e      	ldr	r3, [pc, #56]	@ (8002bd8 <HAL_Init+0x40>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a0d      	ldr	r2, [pc, #52]	@ (8002bd8 <HAL_Init+0x40>)
 8002ba2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ba6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ba8:	4b0b      	ldr	r3, [pc, #44]	@ (8002bd8 <HAL_Init+0x40>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a0a      	ldr	r2, [pc, #40]	@ (8002bd8 <HAL_Init+0x40>)
 8002bae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002bb2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bb4:	4b08      	ldr	r3, [pc, #32]	@ (8002bd8 <HAL_Init+0x40>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a07      	ldr	r2, [pc, #28]	@ (8002bd8 <HAL_Init+0x40>)
 8002bba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bbe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bc0:	2003      	movs	r0, #3
 8002bc2:	f000 f8fc 	bl	8002dbe <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002bc6:	200f      	movs	r0, #15
 8002bc8:	f7ff f8da 	bl	8001d80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002bcc:	f7ff f8ac 	bl	8001d28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002bd0:	2300      	movs	r3, #0
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	40023c00 	.word	0x40023c00

08002bdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002be0:	4b06      	ldr	r3, [pc, #24]	@ (8002bfc <HAL_IncTick+0x20>)
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	461a      	mov	r2, r3
 8002be6:	4b06      	ldr	r3, [pc, #24]	@ (8002c00 <HAL_IncTick+0x24>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4413      	add	r3, r2
 8002bec:	4a04      	ldr	r2, [pc, #16]	@ (8002c00 <HAL_IncTick+0x24>)
 8002bee:	6013      	str	r3, [r2, #0]
}
 8002bf0:	bf00      	nop
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
 8002bfa:	bf00      	nop
 8002bfc:	20000008 	.word	0x20000008
 8002c00:	20000d0c 	.word	0x20000d0c

08002c04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c04:	b480      	push	{r7}
 8002c06:	af00      	add	r7, sp, #0
  return uwTick;
 8002c08:	4b03      	ldr	r3, [pc, #12]	@ (8002c18 <HAL_GetTick+0x14>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop
 8002c18:	20000d0c 	.word	0x20000d0c

08002c1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b084      	sub	sp, #16
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c24:	f7ff ffee 	bl	8002c04 <HAL_GetTick>
 8002c28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002c34:	d005      	beq.n	8002c42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c36:	4b0a      	ldr	r3, [pc, #40]	@ (8002c60 <HAL_Delay+0x44>)
 8002c38:	781b      	ldrb	r3, [r3, #0]
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	4413      	add	r3, r2
 8002c40:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002c42:	bf00      	nop
 8002c44:	f7ff ffde 	bl	8002c04 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	68fa      	ldr	r2, [r7, #12]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d8f7      	bhi.n	8002c44 <HAL_Delay+0x28>
  {
  }
}
 8002c54:	bf00      	nop
 8002c56:	bf00      	nop
 8002c58:	3710      	adds	r7, #16
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	20000008 	.word	0x20000008

08002c64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b085      	sub	sp, #20
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	f003 0307 	and.w	r3, r3, #7
 8002c72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c74:	4b0c      	ldr	r3, [pc, #48]	@ (8002ca8 <__NVIC_SetPriorityGrouping+0x44>)
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c7a:	68ba      	ldr	r2, [r7, #8]
 8002c7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c80:	4013      	ands	r3, r2
 8002c82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c8c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c96:	4a04      	ldr	r2, [pc, #16]	@ (8002ca8 <__NVIC_SetPriorityGrouping+0x44>)
 8002c98:	68bb      	ldr	r3, [r7, #8]
 8002c9a:	60d3      	str	r3, [r2, #12]
}
 8002c9c:	bf00      	nop
 8002c9e:	3714      	adds	r7, #20
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr
 8002ca8:	e000ed00 	.word	0xe000ed00

08002cac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cac:	b480      	push	{r7}
 8002cae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cb0:	4b04      	ldr	r3, [pc, #16]	@ (8002cc4 <__NVIC_GetPriorityGrouping+0x18>)
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	0a1b      	lsrs	r3, r3, #8
 8002cb6:	f003 0307 	and.w	r3, r3, #7
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr
 8002cc4:	e000ed00 	.word	0xe000ed00

08002cc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	4603      	mov	r3, r0
 8002cd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	db0b      	blt.n	8002cf2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cda:	79fb      	ldrb	r3, [r7, #7]
 8002cdc:	f003 021f 	and.w	r2, r3, #31
 8002ce0:	4907      	ldr	r1, [pc, #28]	@ (8002d00 <__NVIC_EnableIRQ+0x38>)
 8002ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ce6:	095b      	lsrs	r3, r3, #5
 8002ce8:	2001      	movs	r0, #1
 8002cea:	fa00 f202 	lsl.w	r2, r0, r2
 8002cee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002cf2:	bf00      	nop
 8002cf4:	370c      	adds	r7, #12
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop
 8002d00:	e000e100 	.word	0xe000e100

08002d04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b083      	sub	sp, #12
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	6039      	str	r1, [r7, #0]
 8002d0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	db0a      	blt.n	8002d2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	b2da      	uxtb	r2, r3
 8002d1c:	490c      	ldr	r1, [pc, #48]	@ (8002d50 <__NVIC_SetPriority+0x4c>)
 8002d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d22:	0112      	lsls	r2, r2, #4
 8002d24:	b2d2      	uxtb	r2, r2
 8002d26:	440b      	add	r3, r1
 8002d28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d2c:	e00a      	b.n	8002d44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	b2da      	uxtb	r2, r3
 8002d32:	4908      	ldr	r1, [pc, #32]	@ (8002d54 <__NVIC_SetPriority+0x50>)
 8002d34:	79fb      	ldrb	r3, [r7, #7]
 8002d36:	f003 030f 	and.w	r3, r3, #15
 8002d3a:	3b04      	subs	r3, #4
 8002d3c:	0112      	lsls	r2, r2, #4
 8002d3e:	b2d2      	uxtb	r2, r2
 8002d40:	440b      	add	r3, r1
 8002d42:	761a      	strb	r2, [r3, #24]
}
 8002d44:	bf00      	nop
 8002d46:	370c      	adds	r7, #12
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr
 8002d50:	e000e100 	.word	0xe000e100
 8002d54:	e000ed00 	.word	0xe000ed00

08002d58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b089      	sub	sp, #36	@ 0x24
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	60f8      	str	r0, [r7, #12]
 8002d60:	60b9      	str	r1, [r7, #8]
 8002d62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	f003 0307 	and.w	r3, r3, #7
 8002d6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	f1c3 0307 	rsb	r3, r3, #7
 8002d72:	2b04      	cmp	r3, #4
 8002d74:	bf28      	it	cs
 8002d76:	2304      	movcs	r3, #4
 8002d78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	3304      	adds	r3, #4
 8002d7e:	2b06      	cmp	r3, #6
 8002d80:	d902      	bls.n	8002d88 <NVIC_EncodePriority+0x30>
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	3b03      	subs	r3, #3
 8002d86:	e000      	b.n	8002d8a <NVIC_EncodePriority+0x32>
 8002d88:	2300      	movs	r3, #0
 8002d8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d8c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	fa02 f303 	lsl.w	r3, r2, r3
 8002d96:	43da      	mvns	r2, r3
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	401a      	ands	r2, r3
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002da0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	fa01 f303 	lsl.w	r3, r1, r3
 8002daa:	43d9      	mvns	r1, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002db0:	4313      	orrs	r3, r2
         );
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3724      	adds	r7, #36	@ 0x24
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr

08002dbe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dbe:	b580      	push	{r7, lr}
 8002dc0:	b082      	sub	sp, #8
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dc6:	6878      	ldr	r0, [r7, #4]
 8002dc8:	f7ff ff4c 	bl	8002c64 <__NVIC_SetPriorityGrouping>
}
 8002dcc:	bf00      	nop
 8002dce:	3708      	adds	r7, #8
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}

08002dd4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b086      	sub	sp, #24
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	4603      	mov	r3, r0
 8002ddc:	60b9      	str	r1, [r7, #8]
 8002dde:	607a      	str	r2, [r7, #4]
 8002de0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002de2:	2300      	movs	r3, #0
 8002de4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002de6:	f7ff ff61 	bl	8002cac <__NVIC_GetPriorityGrouping>
 8002dea:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002dec:	687a      	ldr	r2, [r7, #4]
 8002dee:	68b9      	ldr	r1, [r7, #8]
 8002df0:	6978      	ldr	r0, [r7, #20]
 8002df2:	f7ff ffb1 	bl	8002d58 <NVIC_EncodePriority>
 8002df6:	4602      	mov	r2, r0
 8002df8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dfc:	4611      	mov	r1, r2
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7ff ff80 	bl	8002d04 <__NVIC_SetPriority>
}
 8002e04:	bf00      	nop
 8002e06:	3718      	adds	r7, #24
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}

08002e0c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b082      	sub	sp, #8
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	4603      	mov	r3, r0
 8002e14:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f7ff ff54 	bl	8002cc8 <__NVIC_EnableIRQ>
}
 8002e20:	bf00      	nop
 8002e22:	3708      	adds	r7, #8
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}

08002e28 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b086      	sub	sp, #24
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002e30:	2300      	movs	r3, #0
 8002e32:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002e34:	f7ff fee6 	bl	8002c04 <HAL_GetTick>
 8002e38:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d101      	bne.n	8002e44 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e099      	b.n	8002f78 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2202      	movs	r2, #2
 8002e48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f022 0201 	bic.w	r2, r2, #1
 8002e62:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e64:	e00f      	b.n	8002e86 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e66:	f7ff fecd 	bl	8002c04 <HAL_GetTick>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	2b05      	cmp	r3, #5
 8002e72:	d908      	bls.n	8002e86 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2220      	movs	r2, #32
 8002e78:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2203      	movs	r2, #3
 8002e7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e078      	b.n	8002f78 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0301 	and.w	r3, r3, #1
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d1e8      	bne.n	8002e66 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002e9c:	697a      	ldr	r2, [r7, #20]
 8002e9e:	4b38      	ldr	r3, [pc, #224]	@ (8002f80 <HAL_DMA_Init+0x158>)
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	685a      	ldr	r2, [r3, #4]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002eb2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	691b      	ldr	r3, [r3, #16]
 8002eb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ebe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002eca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6a1b      	ldr	r3, [r3, #32]
 8002ed0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ed2:	697a      	ldr	r2, [r7, #20]
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002edc:	2b04      	cmp	r3, #4
 8002ede:	d107      	bne.n	8002ef0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	697a      	ldr	r2, [r7, #20]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	697a      	ldr	r2, [r7, #20]
 8002ef6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	695b      	ldr	r3, [r3, #20]
 8002efe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	f023 0307 	bic.w	r3, r3, #7
 8002f06:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f0c:	697a      	ldr	r2, [r7, #20]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f16:	2b04      	cmp	r3, #4
 8002f18:	d117      	bne.n	8002f4a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f1e:	697a      	ldr	r2, [r7, #20]
 8002f20:	4313      	orrs	r3, r2
 8002f22:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d00e      	beq.n	8002f4a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002f2c:	6878      	ldr	r0, [r7, #4]
 8002f2e:	f000 fa6f 	bl	8003410 <DMA_CheckFifoParam>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d008      	beq.n	8002f4a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2240      	movs	r2, #64	@ 0x40
 8002f3c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2201      	movs	r2, #1
 8002f42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002f46:	2301      	movs	r3, #1
 8002f48:	e016      	b.n	8002f78 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	697a      	ldr	r2, [r7, #20]
 8002f50:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	f000 fa26 	bl	80033a4 <DMA_CalcBaseAndBitshift>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f60:	223f      	movs	r2, #63	@ 0x3f
 8002f62:	409a      	lsls	r2, r3
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2201      	movs	r2, #1
 8002f72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002f76:	2300      	movs	r3, #0
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	3718      	adds	r7, #24
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}
 8002f80:	f010803f 	.word	0xf010803f

08002f84 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b086      	sub	sp, #24
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	60b9      	str	r1, [r7, #8]
 8002f8e:	607a      	str	r2, [r7, #4]
 8002f90:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f92:	2300      	movs	r3, #0
 8002f94:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f9a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d101      	bne.n	8002faa <HAL_DMA_Start_IT+0x26>
 8002fa6:	2302      	movs	r3, #2
 8002fa8:	e040      	b.n	800302c <HAL_DMA_Start_IT+0xa8>
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	2201      	movs	r2, #1
 8002fae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d12f      	bne.n	800301e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2202      	movs	r2, #2
 8002fc2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	687a      	ldr	r2, [r7, #4]
 8002fd0:	68b9      	ldr	r1, [r7, #8]
 8002fd2:	68f8      	ldr	r0, [r7, #12]
 8002fd4:	f000 f9b8 	bl	8003348 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fdc:	223f      	movs	r2, #63	@ 0x3f
 8002fde:	409a      	lsls	r2, r3
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f042 0216 	orr.w	r2, r2, #22
 8002ff2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d007      	beq.n	800300c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f042 0208 	orr.w	r2, r2, #8
 800300a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f042 0201 	orr.w	r2, r2, #1
 800301a:	601a      	str	r2, [r3, #0]
 800301c:	e005      	b.n	800302a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2200      	movs	r2, #0
 8003022:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003026:	2302      	movs	r3, #2
 8003028:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800302a:	7dfb      	ldrb	r3, [r7, #23]
}
 800302c:	4618      	mov	r0, r3
 800302e:	3718      	adds	r7, #24
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}

08003034 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b086      	sub	sp, #24
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800303c:	2300      	movs	r3, #0
 800303e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003040:	4b8e      	ldr	r3, [pc, #568]	@ (800327c <HAL_DMA_IRQHandler+0x248>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a8e      	ldr	r2, [pc, #568]	@ (8003280 <HAL_DMA_IRQHandler+0x24c>)
 8003046:	fba2 2303 	umull	r2, r3, r2, r3
 800304a:	0a9b      	lsrs	r3, r3, #10
 800304c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003052:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800305e:	2208      	movs	r2, #8
 8003060:	409a      	lsls	r2, r3
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	4013      	ands	r3, r2
 8003066:	2b00      	cmp	r3, #0
 8003068:	d01a      	beq.n	80030a0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f003 0304 	and.w	r3, r3, #4
 8003074:	2b00      	cmp	r3, #0
 8003076:	d013      	beq.n	80030a0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f022 0204 	bic.w	r2, r2, #4
 8003086:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800308c:	2208      	movs	r2, #8
 800308e:	409a      	lsls	r2, r3
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003098:	f043 0201 	orr.w	r2, r3, #1
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030a4:	2201      	movs	r2, #1
 80030a6:	409a      	lsls	r2, r3
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	4013      	ands	r3, r2
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d012      	beq.n	80030d6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	695b      	ldr	r3, [r3, #20]
 80030b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d00b      	beq.n	80030d6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030c2:	2201      	movs	r2, #1
 80030c4:	409a      	lsls	r2, r3
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030ce:	f043 0202 	orr.w	r2, r3, #2
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030da:	2204      	movs	r2, #4
 80030dc:	409a      	lsls	r2, r3
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	4013      	ands	r3, r2
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d012      	beq.n	800310c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 0302 	and.w	r3, r3, #2
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d00b      	beq.n	800310c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030f8:	2204      	movs	r2, #4
 80030fa:	409a      	lsls	r2, r3
 80030fc:	693b      	ldr	r3, [r7, #16]
 80030fe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003104:	f043 0204 	orr.w	r2, r3, #4
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003110:	2210      	movs	r2, #16
 8003112:	409a      	lsls	r2, r3
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	4013      	ands	r3, r2
 8003118:	2b00      	cmp	r3, #0
 800311a:	d043      	beq.n	80031a4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0308 	and.w	r3, r3, #8
 8003126:	2b00      	cmp	r3, #0
 8003128:	d03c      	beq.n	80031a4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800312e:	2210      	movs	r2, #16
 8003130:	409a      	lsls	r2, r3
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003140:	2b00      	cmp	r3, #0
 8003142:	d018      	beq.n	8003176 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d108      	bne.n	8003164 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003156:	2b00      	cmp	r3, #0
 8003158:	d024      	beq.n	80031a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	4798      	blx	r3
 8003162:	e01f      	b.n	80031a4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003168:	2b00      	cmp	r3, #0
 800316a:	d01b      	beq.n	80031a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003170:	6878      	ldr	r0, [r7, #4]
 8003172:	4798      	blx	r3
 8003174:	e016      	b.n	80031a4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003180:	2b00      	cmp	r3, #0
 8003182:	d107      	bne.n	8003194 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f022 0208 	bic.w	r2, r2, #8
 8003192:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003198:	2b00      	cmp	r3, #0
 800319a:	d003      	beq.n	80031a4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031a8:	2220      	movs	r2, #32
 80031aa:	409a      	lsls	r2, r3
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	4013      	ands	r3, r2
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	f000 808f 	beq.w	80032d4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 0310 	and.w	r3, r3, #16
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	f000 8087 	beq.w	80032d4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031ca:	2220      	movs	r2, #32
 80031cc:	409a      	lsls	r2, r3
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	2b05      	cmp	r3, #5
 80031dc:	d136      	bne.n	800324c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f022 0216 	bic.w	r2, r2, #22
 80031ec:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	695a      	ldr	r2, [r3, #20]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80031fc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003202:	2b00      	cmp	r3, #0
 8003204:	d103      	bne.n	800320e <HAL_DMA_IRQHandler+0x1da>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800320a:	2b00      	cmp	r3, #0
 800320c:	d007      	beq.n	800321e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f022 0208 	bic.w	r2, r2, #8
 800321c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003222:	223f      	movs	r2, #63	@ 0x3f
 8003224:	409a      	lsls	r2, r3
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2201      	movs	r2, #1
 800322e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2200      	movs	r2, #0
 8003236:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800323e:	2b00      	cmp	r3, #0
 8003240:	d07e      	beq.n	8003340 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	4798      	blx	r3
        }
        return;
 800324a:	e079      	b.n	8003340 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d01d      	beq.n	8003296 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003264:	2b00      	cmp	r3, #0
 8003266:	d10d      	bne.n	8003284 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800326c:	2b00      	cmp	r3, #0
 800326e:	d031      	beq.n	80032d4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	4798      	blx	r3
 8003278:	e02c      	b.n	80032d4 <HAL_DMA_IRQHandler+0x2a0>
 800327a:	bf00      	nop
 800327c:	20000000 	.word	0x20000000
 8003280:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003288:	2b00      	cmp	r3, #0
 800328a:	d023      	beq.n	80032d4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003290:	6878      	ldr	r0, [r7, #4]
 8003292:	4798      	blx	r3
 8003294:	e01e      	b.n	80032d4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d10f      	bne.n	80032c4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f022 0210 	bic.w	r2, r2, #16
 80032b2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2201      	movs	r2, #1
 80032b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2200      	movs	r2, #0
 80032c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d003      	beq.n	80032d4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d032      	beq.n	8003342 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032e0:	f003 0301 	and.w	r3, r3, #1
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d022      	beq.n	800332e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2205      	movs	r2, #5
 80032ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f022 0201 	bic.w	r2, r2, #1
 80032fe:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	3301      	adds	r3, #1
 8003304:	60bb      	str	r3, [r7, #8]
 8003306:	697a      	ldr	r2, [r7, #20]
 8003308:	429a      	cmp	r2, r3
 800330a:	d307      	bcc.n	800331c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 0301 	and.w	r3, r3, #1
 8003316:	2b00      	cmp	r3, #0
 8003318:	d1f2      	bne.n	8003300 <HAL_DMA_IRQHandler+0x2cc>
 800331a:	e000      	b.n	800331e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800331c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2201      	movs	r2, #1
 8003322:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003332:	2b00      	cmp	r3, #0
 8003334:	d005      	beq.n	8003342 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	4798      	blx	r3
 800333e:	e000      	b.n	8003342 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003340:	bf00      	nop
    }
  }
}
 8003342:	3718      	adds	r7, #24
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}

08003348 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003348:	b480      	push	{r7}
 800334a:	b085      	sub	sp, #20
 800334c:	af00      	add	r7, sp, #0
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	60b9      	str	r1, [r7, #8]
 8003352:	607a      	str	r2, [r7, #4]
 8003354:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003364:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	683a      	ldr	r2, [r7, #0]
 800336c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	2b40      	cmp	r3, #64	@ 0x40
 8003374:	d108      	bne.n	8003388 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	687a      	ldr	r2, [r7, #4]
 800337c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	68ba      	ldr	r2, [r7, #8]
 8003384:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003386:	e007      	b.n	8003398 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	68ba      	ldr	r2, [r7, #8]
 800338e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	687a      	ldr	r2, [r7, #4]
 8003396:	60da      	str	r2, [r3, #12]
}
 8003398:	bf00      	nop
 800339a:	3714      	adds	r7, #20
 800339c:	46bd      	mov	sp, r7
 800339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a2:	4770      	bx	lr

080033a4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b085      	sub	sp, #20
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	b2db      	uxtb	r3, r3
 80033b2:	3b10      	subs	r3, #16
 80033b4:	4a14      	ldr	r2, [pc, #80]	@ (8003408 <DMA_CalcBaseAndBitshift+0x64>)
 80033b6:	fba2 2303 	umull	r2, r3, r2, r3
 80033ba:	091b      	lsrs	r3, r3, #4
 80033bc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80033be:	4a13      	ldr	r2, [pc, #76]	@ (800340c <DMA_CalcBaseAndBitshift+0x68>)
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	4413      	add	r3, r2
 80033c4:	781b      	ldrb	r3, [r3, #0]
 80033c6:	461a      	mov	r2, r3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2b03      	cmp	r3, #3
 80033d0:	d909      	bls.n	80033e6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80033da:	f023 0303 	bic.w	r3, r3, #3
 80033de:	1d1a      	adds	r2, r3, #4
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	659a      	str	r2, [r3, #88]	@ 0x58
 80033e4:	e007      	b.n	80033f6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80033ee:	f023 0303 	bic.w	r3, r3, #3
 80033f2:	687a      	ldr	r2, [r7, #4]
 80033f4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3714      	adds	r7, #20
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr
 8003406:	bf00      	nop
 8003408:	aaaaaaab 	.word	0xaaaaaaab
 800340c:	0800ec20 	.word	0x0800ec20

08003410 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003410:	b480      	push	{r7}
 8003412:	b085      	sub	sp, #20
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003418:	2300      	movs	r3, #0
 800341a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003420:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	699b      	ldr	r3, [r3, #24]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d11f      	bne.n	800346a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	2b03      	cmp	r3, #3
 800342e:	d856      	bhi.n	80034de <DMA_CheckFifoParam+0xce>
 8003430:	a201      	add	r2, pc, #4	@ (adr r2, 8003438 <DMA_CheckFifoParam+0x28>)
 8003432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003436:	bf00      	nop
 8003438:	08003449 	.word	0x08003449
 800343c:	0800345b 	.word	0x0800345b
 8003440:	08003449 	.word	0x08003449
 8003444:	080034df 	.word	0x080034df
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800344c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003450:	2b00      	cmp	r3, #0
 8003452:	d046      	beq.n	80034e2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003458:	e043      	b.n	80034e2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800345e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003462:	d140      	bne.n	80034e6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003468:	e03d      	b.n	80034e6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	699b      	ldr	r3, [r3, #24]
 800346e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003472:	d121      	bne.n	80034b8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	2b03      	cmp	r3, #3
 8003478:	d837      	bhi.n	80034ea <DMA_CheckFifoParam+0xda>
 800347a:	a201      	add	r2, pc, #4	@ (adr r2, 8003480 <DMA_CheckFifoParam+0x70>)
 800347c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003480:	08003491 	.word	0x08003491
 8003484:	08003497 	.word	0x08003497
 8003488:	08003491 	.word	0x08003491
 800348c:	080034a9 	.word	0x080034a9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	73fb      	strb	r3, [r7, #15]
      break;
 8003494:	e030      	b.n	80034f8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800349a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d025      	beq.n	80034ee <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034a6:	e022      	b.n	80034ee <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ac:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80034b0:	d11f      	bne.n	80034f2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80034b6:	e01c      	b.n	80034f2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	2b02      	cmp	r3, #2
 80034bc:	d903      	bls.n	80034c6 <DMA_CheckFifoParam+0xb6>
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	2b03      	cmp	r3, #3
 80034c2:	d003      	beq.n	80034cc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80034c4:	e018      	b.n	80034f8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	73fb      	strb	r3, [r7, #15]
      break;
 80034ca:	e015      	b.n	80034f8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d00e      	beq.n	80034f6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	73fb      	strb	r3, [r7, #15]
      break;
 80034dc:	e00b      	b.n	80034f6 <DMA_CheckFifoParam+0xe6>
      break;
 80034de:	bf00      	nop
 80034e0:	e00a      	b.n	80034f8 <DMA_CheckFifoParam+0xe8>
      break;
 80034e2:	bf00      	nop
 80034e4:	e008      	b.n	80034f8 <DMA_CheckFifoParam+0xe8>
      break;
 80034e6:	bf00      	nop
 80034e8:	e006      	b.n	80034f8 <DMA_CheckFifoParam+0xe8>
      break;
 80034ea:	bf00      	nop
 80034ec:	e004      	b.n	80034f8 <DMA_CheckFifoParam+0xe8>
      break;
 80034ee:	bf00      	nop
 80034f0:	e002      	b.n	80034f8 <DMA_CheckFifoParam+0xe8>
      break;   
 80034f2:	bf00      	nop
 80034f4:	e000      	b.n	80034f8 <DMA_CheckFifoParam+0xe8>
      break;
 80034f6:	bf00      	nop
    }
  } 
  
  return status; 
 80034f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3714      	adds	r7, #20
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr
 8003506:	bf00      	nop

08003508 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003508:	b480      	push	{r7}
 800350a:	b089      	sub	sp, #36	@ 0x24
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
 8003510:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003512:	2300      	movs	r3, #0
 8003514:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003516:	2300      	movs	r3, #0
 8003518:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800351a:	2300      	movs	r3, #0
 800351c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800351e:	2300      	movs	r3, #0
 8003520:	61fb      	str	r3, [r7, #28]
 8003522:	e165      	b.n	80037f0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003524:	2201      	movs	r2, #1
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	fa02 f303 	lsl.w	r3, r2, r3
 800352c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	697a      	ldr	r2, [r7, #20]
 8003534:	4013      	ands	r3, r2
 8003536:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003538:	693a      	ldr	r2, [r7, #16]
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	429a      	cmp	r2, r3
 800353e:	f040 8154 	bne.w	80037ea <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	f003 0303 	and.w	r3, r3, #3
 800354a:	2b01      	cmp	r3, #1
 800354c:	d005      	beq.n	800355a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003556:	2b02      	cmp	r3, #2
 8003558:	d130      	bne.n	80035bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003560:	69fb      	ldr	r3, [r7, #28]
 8003562:	005b      	lsls	r3, r3, #1
 8003564:	2203      	movs	r2, #3
 8003566:	fa02 f303 	lsl.w	r3, r2, r3
 800356a:	43db      	mvns	r3, r3
 800356c:	69ba      	ldr	r2, [r7, #24]
 800356e:	4013      	ands	r3, r2
 8003570:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	68da      	ldr	r2, [r3, #12]
 8003576:	69fb      	ldr	r3, [r7, #28]
 8003578:	005b      	lsls	r3, r3, #1
 800357a:	fa02 f303 	lsl.w	r3, r2, r3
 800357e:	69ba      	ldr	r2, [r7, #24]
 8003580:	4313      	orrs	r3, r2
 8003582:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	69ba      	ldr	r2, [r7, #24]
 8003588:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003590:	2201      	movs	r2, #1
 8003592:	69fb      	ldr	r3, [r7, #28]
 8003594:	fa02 f303 	lsl.w	r3, r2, r3
 8003598:	43db      	mvns	r3, r3
 800359a:	69ba      	ldr	r2, [r7, #24]
 800359c:	4013      	ands	r3, r2
 800359e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	091b      	lsrs	r3, r3, #4
 80035a6:	f003 0201 	and.w	r2, r3, #1
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	fa02 f303 	lsl.w	r3, r2, r3
 80035b0:	69ba      	ldr	r2, [r7, #24]
 80035b2:	4313      	orrs	r3, r2
 80035b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	69ba      	ldr	r2, [r7, #24]
 80035ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	f003 0303 	and.w	r3, r3, #3
 80035c4:	2b03      	cmp	r3, #3
 80035c6:	d017      	beq.n	80035f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	005b      	lsls	r3, r3, #1
 80035d2:	2203      	movs	r2, #3
 80035d4:	fa02 f303 	lsl.w	r3, r2, r3
 80035d8:	43db      	mvns	r3, r3
 80035da:	69ba      	ldr	r2, [r7, #24]
 80035dc:	4013      	ands	r3, r2
 80035de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	689a      	ldr	r2, [r3, #8]
 80035e4:	69fb      	ldr	r3, [r7, #28]
 80035e6:	005b      	lsls	r3, r3, #1
 80035e8:	fa02 f303 	lsl.w	r3, r2, r3
 80035ec:	69ba      	ldr	r2, [r7, #24]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	69ba      	ldr	r2, [r7, #24]
 80035f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	f003 0303 	and.w	r3, r3, #3
 8003600:	2b02      	cmp	r3, #2
 8003602:	d123      	bne.n	800364c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	08da      	lsrs	r2, r3, #3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	3208      	adds	r2, #8
 800360c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003610:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	f003 0307 	and.w	r3, r3, #7
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	220f      	movs	r2, #15
 800361c:	fa02 f303 	lsl.w	r3, r2, r3
 8003620:	43db      	mvns	r3, r3
 8003622:	69ba      	ldr	r2, [r7, #24]
 8003624:	4013      	ands	r3, r2
 8003626:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	691a      	ldr	r2, [r3, #16]
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	f003 0307 	and.w	r3, r3, #7
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	fa02 f303 	lsl.w	r3, r2, r3
 8003638:	69ba      	ldr	r2, [r7, #24]
 800363a:	4313      	orrs	r3, r2
 800363c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800363e:	69fb      	ldr	r3, [r7, #28]
 8003640:	08da      	lsrs	r2, r3, #3
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	3208      	adds	r2, #8
 8003646:	69b9      	ldr	r1, [r7, #24]
 8003648:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003652:	69fb      	ldr	r3, [r7, #28]
 8003654:	005b      	lsls	r3, r3, #1
 8003656:	2203      	movs	r2, #3
 8003658:	fa02 f303 	lsl.w	r3, r2, r3
 800365c:	43db      	mvns	r3, r3
 800365e:	69ba      	ldr	r2, [r7, #24]
 8003660:	4013      	ands	r3, r2
 8003662:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	f003 0203 	and.w	r2, r3, #3
 800366c:	69fb      	ldr	r3, [r7, #28]
 800366e:	005b      	lsls	r3, r3, #1
 8003670:	fa02 f303 	lsl.w	r3, r2, r3
 8003674:	69ba      	ldr	r2, [r7, #24]
 8003676:	4313      	orrs	r3, r2
 8003678:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	69ba      	ldr	r2, [r7, #24]
 800367e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003688:	2b00      	cmp	r3, #0
 800368a:	f000 80ae 	beq.w	80037ea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800368e:	2300      	movs	r3, #0
 8003690:	60fb      	str	r3, [r7, #12]
 8003692:	4b5d      	ldr	r3, [pc, #372]	@ (8003808 <HAL_GPIO_Init+0x300>)
 8003694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003696:	4a5c      	ldr	r2, [pc, #368]	@ (8003808 <HAL_GPIO_Init+0x300>)
 8003698:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800369c:	6453      	str	r3, [r2, #68]	@ 0x44
 800369e:	4b5a      	ldr	r3, [pc, #360]	@ (8003808 <HAL_GPIO_Init+0x300>)
 80036a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036a6:	60fb      	str	r3, [r7, #12]
 80036a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80036aa:	4a58      	ldr	r2, [pc, #352]	@ (800380c <HAL_GPIO_Init+0x304>)
 80036ac:	69fb      	ldr	r3, [r7, #28]
 80036ae:	089b      	lsrs	r3, r3, #2
 80036b0:	3302      	adds	r3, #2
 80036b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80036b8:	69fb      	ldr	r3, [r7, #28]
 80036ba:	f003 0303 	and.w	r3, r3, #3
 80036be:	009b      	lsls	r3, r3, #2
 80036c0:	220f      	movs	r2, #15
 80036c2:	fa02 f303 	lsl.w	r3, r2, r3
 80036c6:	43db      	mvns	r3, r3
 80036c8:	69ba      	ldr	r2, [r7, #24]
 80036ca:	4013      	ands	r3, r2
 80036cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4a4f      	ldr	r2, [pc, #316]	@ (8003810 <HAL_GPIO_Init+0x308>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d025      	beq.n	8003722 <HAL_GPIO_Init+0x21a>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a4e      	ldr	r2, [pc, #312]	@ (8003814 <HAL_GPIO_Init+0x30c>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d01f      	beq.n	800371e <HAL_GPIO_Init+0x216>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a4d      	ldr	r2, [pc, #308]	@ (8003818 <HAL_GPIO_Init+0x310>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d019      	beq.n	800371a <HAL_GPIO_Init+0x212>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a4c      	ldr	r2, [pc, #304]	@ (800381c <HAL_GPIO_Init+0x314>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d013      	beq.n	8003716 <HAL_GPIO_Init+0x20e>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a4b      	ldr	r2, [pc, #300]	@ (8003820 <HAL_GPIO_Init+0x318>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d00d      	beq.n	8003712 <HAL_GPIO_Init+0x20a>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a4a      	ldr	r2, [pc, #296]	@ (8003824 <HAL_GPIO_Init+0x31c>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d007      	beq.n	800370e <HAL_GPIO_Init+0x206>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4a49      	ldr	r2, [pc, #292]	@ (8003828 <HAL_GPIO_Init+0x320>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d101      	bne.n	800370a <HAL_GPIO_Init+0x202>
 8003706:	2306      	movs	r3, #6
 8003708:	e00c      	b.n	8003724 <HAL_GPIO_Init+0x21c>
 800370a:	2307      	movs	r3, #7
 800370c:	e00a      	b.n	8003724 <HAL_GPIO_Init+0x21c>
 800370e:	2305      	movs	r3, #5
 8003710:	e008      	b.n	8003724 <HAL_GPIO_Init+0x21c>
 8003712:	2304      	movs	r3, #4
 8003714:	e006      	b.n	8003724 <HAL_GPIO_Init+0x21c>
 8003716:	2303      	movs	r3, #3
 8003718:	e004      	b.n	8003724 <HAL_GPIO_Init+0x21c>
 800371a:	2302      	movs	r3, #2
 800371c:	e002      	b.n	8003724 <HAL_GPIO_Init+0x21c>
 800371e:	2301      	movs	r3, #1
 8003720:	e000      	b.n	8003724 <HAL_GPIO_Init+0x21c>
 8003722:	2300      	movs	r3, #0
 8003724:	69fa      	ldr	r2, [r7, #28]
 8003726:	f002 0203 	and.w	r2, r2, #3
 800372a:	0092      	lsls	r2, r2, #2
 800372c:	4093      	lsls	r3, r2
 800372e:	69ba      	ldr	r2, [r7, #24]
 8003730:	4313      	orrs	r3, r2
 8003732:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003734:	4935      	ldr	r1, [pc, #212]	@ (800380c <HAL_GPIO_Init+0x304>)
 8003736:	69fb      	ldr	r3, [r7, #28]
 8003738:	089b      	lsrs	r3, r3, #2
 800373a:	3302      	adds	r3, #2
 800373c:	69ba      	ldr	r2, [r7, #24]
 800373e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003742:	4b3a      	ldr	r3, [pc, #232]	@ (800382c <HAL_GPIO_Init+0x324>)
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	43db      	mvns	r3, r3
 800374c:	69ba      	ldr	r2, [r7, #24]
 800374e:	4013      	ands	r3, r2
 8003750:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d003      	beq.n	8003766 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800375e:	69ba      	ldr	r2, [r7, #24]
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	4313      	orrs	r3, r2
 8003764:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003766:	4a31      	ldr	r2, [pc, #196]	@ (800382c <HAL_GPIO_Init+0x324>)
 8003768:	69bb      	ldr	r3, [r7, #24]
 800376a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800376c:	4b2f      	ldr	r3, [pc, #188]	@ (800382c <HAL_GPIO_Init+0x324>)
 800376e:	68db      	ldr	r3, [r3, #12]
 8003770:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	43db      	mvns	r3, r3
 8003776:	69ba      	ldr	r2, [r7, #24]
 8003778:	4013      	ands	r3, r2
 800377a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003784:	2b00      	cmp	r3, #0
 8003786:	d003      	beq.n	8003790 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003788:	69ba      	ldr	r2, [r7, #24]
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	4313      	orrs	r3, r2
 800378e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003790:	4a26      	ldr	r2, [pc, #152]	@ (800382c <HAL_GPIO_Init+0x324>)
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003796:	4b25      	ldr	r3, [pc, #148]	@ (800382c <HAL_GPIO_Init+0x324>)
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	43db      	mvns	r3, r3
 80037a0:	69ba      	ldr	r2, [r7, #24]
 80037a2:	4013      	ands	r3, r2
 80037a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d003      	beq.n	80037ba <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80037b2:	69ba      	ldr	r2, [r7, #24]
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80037ba:	4a1c      	ldr	r2, [pc, #112]	@ (800382c <HAL_GPIO_Init+0x324>)
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80037c0:	4b1a      	ldr	r3, [pc, #104]	@ (800382c <HAL_GPIO_Init+0x324>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	43db      	mvns	r3, r3
 80037ca:	69ba      	ldr	r2, [r7, #24]
 80037cc:	4013      	ands	r3, r2
 80037ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d003      	beq.n	80037e4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80037dc:	69ba      	ldr	r2, [r7, #24]
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	4313      	orrs	r3, r2
 80037e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80037e4:	4a11      	ldr	r2, [pc, #68]	@ (800382c <HAL_GPIO_Init+0x324>)
 80037e6:	69bb      	ldr	r3, [r7, #24]
 80037e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037ea:	69fb      	ldr	r3, [r7, #28]
 80037ec:	3301      	adds	r3, #1
 80037ee:	61fb      	str	r3, [r7, #28]
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	2b0f      	cmp	r3, #15
 80037f4:	f67f ae96 	bls.w	8003524 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80037f8:	bf00      	nop
 80037fa:	bf00      	nop
 80037fc:	3724      	adds	r7, #36	@ 0x24
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	40023800 	.word	0x40023800
 800380c:	40013800 	.word	0x40013800
 8003810:	40020000 	.word	0x40020000
 8003814:	40020400 	.word	0x40020400
 8003818:	40020800 	.word	0x40020800
 800381c:	40020c00 	.word	0x40020c00
 8003820:	40021000 	.word	0x40021000
 8003824:	40021400 	.word	0x40021400
 8003828:	40021800 	.word	0x40021800
 800382c:	40013c00 	.word	0x40013c00

08003830 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003830:	b480      	push	{r7}
 8003832:	b083      	sub	sp, #12
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
 8003838:	460b      	mov	r3, r1
 800383a:	807b      	strh	r3, [r7, #2]
 800383c:	4613      	mov	r3, r2
 800383e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003840:	787b      	ldrb	r3, [r7, #1]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d003      	beq.n	800384e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003846:	887a      	ldrh	r2, [r7, #2]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800384c:	e003      	b.n	8003856 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800384e:	887b      	ldrh	r3, [r7, #2]
 8003850:	041a      	lsls	r2, r3, #16
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	619a      	str	r2, [r3, #24]
}
 8003856:	bf00      	nop
 8003858:	370c      	adds	r7, #12
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr

08003862 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003862:	b480      	push	{r7}
 8003864:	b085      	sub	sp, #20
 8003866:	af00      	add	r7, sp, #0
 8003868:	6078      	str	r0, [r7, #4]
 800386a:	460b      	mov	r3, r1
 800386c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	695b      	ldr	r3, [r3, #20]
 8003872:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003874:	887a      	ldrh	r2, [r7, #2]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	4013      	ands	r3, r2
 800387a:	041a      	lsls	r2, r3, #16
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	43d9      	mvns	r1, r3
 8003880:	887b      	ldrh	r3, [r7, #2]
 8003882:	400b      	ands	r3, r1
 8003884:	431a      	orrs	r2, r3
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	619a      	str	r2, [r3, #24]
}
 800388a:	bf00      	nop
 800388c:	3714      	adds	r7, #20
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr
	...

08003898 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b082      	sub	sp, #8
 800389c:	af00      	add	r7, sp, #0
 800389e:	4603      	mov	r3, r0
 80038a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80038a2:	4b08      	ldr	r3, [pc, #32]	@ (80038c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038a4:	695a      	ldr	r2, [r3, #20]
 80038a6:	88fb      	ldrh	r3, [r7, #6]
 80038a8:	4013      	ands	r3, r2
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d006      	beq.n	80038bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80038ae:	4a05      	ldr	r2, [pc, #20]	@ (80038c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038b0:	88fb      	ldrh	r3, [r7, #6]
 80038b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80038b4:	88fb      	ldrh	r3, [r7, #6]
 80038b6:	4618      	mov	r0, r3
 80038b8:	f7fd fe72 	bl	80015a0 <HAL_GPIO_EXTI_Callback>
  }
}
 80038bc:	bf00      	nop
 80038be:	3708      	adds	r7, #8
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}
 80038c4:	40013c00 	.word	0x40013c00

080038c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b084      	sub	sp, #16
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d101      	bne.n	80038da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e12b      	b.n	8003b32 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d106      	bne.n	80038f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2200      	movs	r2, #0
 80038ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f7fd feb2 	bl	8001658 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2224      	movs	r2, #36	@ 0x24
 80038f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f022 0201 	bic.w	r2, r2, #1
 800390a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800391a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800392a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800392c:	f001 f93a 	bl	8004ba4 <HAL_RCC_GetPCLK1Freq>
 8003930:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	4a81      	ldr	r2, [pc, #516]	@ (8003b3c <HAL_I2C_Init+0x274>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d807      	bhi.n	800394c <HAL_I2C_Init+0x84>
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	4a80      	ldr	r2, [pc, #512]	@ (8003b40 <HAL_I2C_Init+0x278>)
 8003940:	4293      	cmp	r3, r2
 8003942:	bf94      	ite	ls
 8003944:	2301      	movls	r3, #1
 8003946:	2300      	movhi	r3, #0
 8003948:	b2db      	uxtb	r3, r3
 800394a:	e006      	b.n	800395a <HAL_I2C_Init+0x92>
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	4a7d      	ldr	r2, [pc, #500]	@ (8003b44 <HAL_I2C_Init+0x27c>)
 8003950:	4293      	cmp	r3, r2
 8003952:	bf94      	ite	ls
 8003954:	2301      	movls	r3, #1
 8003956:	2300      	movhi	r3, #0
 8003958:	b2db      	uxtb	r3, r3
 800395a:	2b00      	cmp	r3, #0
 800395c:	d001      	beq.n	8003962 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e0e7      	b.n	8003b32 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	4a78      	ldr	r2, [pc, #480]	@ (8003b48 <HAL_I2C_Init+0x280>)
 8003966:	fba2 2303 	umull	r2, r3, r2, r3
 800396a:	0c9b      	lsrs	r3, r3, #18
 800396c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	68ba      	ldr	r2, [r7, #8]
 800397e:	430a      	orrs	r2, r1
 8003980:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	6a1b      	ldr	r3, [r3, #32]
 8003988:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	4a6a      	ldr	r2, [pc, #424]	@ (8003b3c <HAL_I2C_Init+0x274>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d802      	bhi.n	800399c <HAL_I2C_Init+0xd4>
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	3301      	adds	r3, #1
 800399a:	e009      	b.n	80039b0 <HAL_I2C_Init+0xe8>
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80039a2:	fb02 f303 	mul.w	r3, r2, r3
 80039a6:	4a69      	ldr	r2, [pc, #420]	@ (8003b4c <HAL_I2C_Init+0x284>)
 80039a8:	fba2 2303 	umull	r2, r3, r2, r3
 80039ac:	099b      	lsrs	r3, r3, #6
 80039ae:	3301      	adds	r3, #1
 80039b0:	687a      	ldr	r2, [r7, #4]
 80039b2:	6812      	ldr	r2, [r2, #0]
 80039b4:	430b      	orrs	r3, r1
 80039b6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	69db      	ldr	r3, [r3, #28]
 80039be:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80039c2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	495c      	ldr	r1, [pc, #368]	@ (8003b3c <HAL_I2C_Init+0x274>)
 80039cc:	428b      	cmp	r3, r1
 80039ce:	d819      	bhi.n	8003a04 <HAL_I2C_Init+0x13c>
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	1e59      	subs	r1, r3, #1
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	005b      	lsls	r3, r3, #1
 80039da:	fbb1 f3f3 	udiv	r3, r1, r3
 80039de:	1c59      	adds	r1, r3, #1
 80039e0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80039e4:	400b      	ands	r3, r1
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d00a      	beq.n	8003a00 <HAL_I2C_Init+0x138>
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	1e59      	subs	r1, r3, #1
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	005b      	lsls	r3, r3, #1
 80039f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80039f8:	3301      	adds	r3, #1
 80039fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039fe:	e051      	b.n	8003aa4 <HAL_I2C_Init+0x1dc>
 8003a00:	2304      	movs	r3, #4
 8003a02:	e04f      	b.n	8003aa4 <HAL_I2C_Init+0x1dc>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d111      	bne.n	8003a30 <HAL_I2C_Init+0x168>
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	1e58      	subs	r0, r3, #1
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6859      	ldr	r1, [r3, #4]
 8003a14:	460b      	mov	r3, r1
 8003a16:	005b      	lsls	r3, r3, #1
 8003a18:	440b      	add	r3, r1
 8003a1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a1e:	3301      	adds	r3, #1
 8003a20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	bf0c      	ite	eq
 8003a28:	2301      	moveq	r3, #1
 8003a2a:	2300      	movne	r3, #0
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	e012      	b.n	8003a56 <HAL_I2C_Init+0x18e>
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	1e58      	subs	r0, r3, #1
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6859      	ldr	r1, [r3, #4]
 8003a38:	460b      	mov	r3, r1
 8003a3a:	009b      	lsls	r3, r3, #2
 8003a3c:	440b      	add	r3, r1
 8003a3e:	0099      	lsls	r1, r3, #2
 8003a40:	440b      	add	r3, r1
 8003a42:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a46:	3301      	adds	r3, #1
 8003a48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	bf0c      	ite	eq
 8003a50:	2301      	moveq	r3, #1
 8003a52:	2300      	movne	r3, #0
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d001      	beq.n	8003a5e <HAL_I2C_Init+0x196>
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e022      	b.n	8003aa4 <HAL_I2C_Init+0x1dc>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d10e      	bne.n	8003a84 <HAL_I2C_Init+0x1bc>
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	1e58      	subs	r0, r3, #1
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6859      	ldr	r1, [r3, #4]
 8003a6e:	460b      	mov	r3, r1
 8003a70:	005b      	lsls	r3, r3, #1
 8003a72:	440b      	add	r3, r1
 8003a74:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a78:	3301      	adds	r3, #1
 8003a7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a82:	e00f      	b.n	8003aa4 <HAL_I2C_Init+0x1dc>
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	1e58      	subs	r0, r3, #1
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6859      	ldr	r1, [r3, #4]
 8003a8c:	460b      	mov	r3, r1
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	440b      	add	r3, r1
 8003a92:	0099      	lsls	r1, r3, #2
 8003a94:	440b      	add	r3, r1
 8003a96:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a9a:	3301      	adds	r3, #1
 8003a9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003aa0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003aa4:	6879      	ldr	r1, [r7, #4]
 8003aa6:	6809      	ldr	r1, [r1, #0]
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	69da      	ldr	r2, [r3, #28]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6a1b      	ldr	r3, [r3, #32]
 8003abe:	431a      	orrs	r2, r3
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	430a      	orrs	r2, r1
 8003ac6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003ad2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	6911      	ldr	r1, [r2, #16]
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	68d2      	ldr	r2, [r2, #12]
 8003ade:	4311      	orrs	r1, r2
 8003ae0:	687a      	ldr	r2, [r7, #4]
 8003ae2:	6812      	ldr	r2, [r2, #0]
 8003ae4:	430b      	orrs	r3, r1
 8003ae6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	695a      	ldr	r2, [r3, #20]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	699b      	ldr	r3, [r3, #24]
 8003afa:	431a      	orrs	r2, r3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	430a      	orrs	r2, r1
 8003b02:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f042 0201 	orr.w	r2, r2, #1
 8003b12:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2200      	movs	r2, #0
 8003b18:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2220      	movs	r2, #32
 8003b1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2200      	movs	r2, #0
 8003b26:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003b30:	2300      	movs	r3, #0
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	3710      	adds	r7, #16
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}
 8003b3a:	bf00      	nop
 8003b3c:	000186a0 	.word	0x000186a0
 8003b40:	001e847f 	.word	0x001e847f
 8003b44:	003d08ff 	.word	0x003d08ff
 8003b48:	431bde83 	.word	0x431bde83
 8003b4c:	10624dd3 	.word	0x10624dd3

08003b50 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b088      	sub	sp, #32
 8003b54:	af02      	add	r7, sp, #8
 8003b56:	60f8      	str	r0, [r7, #12]
 8003b58:	607a      	str	r2, [r7, #4]
 8003b5a:	461a      	mov	r2, r3
 8003b5c:	460b      	mov	r3, r1
 8003b5e:	817b      	strh	r3, [r7, #10]
 8003b60:	4613      	mov	r3, r2
 8003b62:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003b64:	f7ff f84e 	bl	8002c04 <HAL_GetTick>
 8003b68:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	2b20      	cmp	r3, #32
 8003b74:	f040 80e0 	bne.w	8003d38 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	9300      	str	r3, [sp, #0]
 8003b7c:	2319      	movs	r3, #25
 8003b7e:	2201      	movs	r2, #1
 8003b80:	4970      	ldr	r1, [pc, #448]	@ (8003d44 <HAL_I2C_Master_Transmit+0x1f4>)
 8003b82:	68f8      	ldr	r0, [r7, #12]
 8003b84:	f000 f964 	bl	8003e50 <I2C_WaitOnFlagUntilTimeout>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d001      	beq.n	8003b92 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003b8e:	2302      	movs	r3, #2
 8003b90:	e0d3      	b.n	8003d3a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d101      	bne.n	8003ba0 <HAL_I2C_Master_Transmit+0x50>
 8003b9c:	2302      	movs	r3, #2
 8003b9e:	e0cc      	b.n	8003d3a <HAL_I2C_Master_Transmit+0x1ea>
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 0301 	and.w	r3, r3, #1
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d007      	beq.n	8003bc6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f042 0201 	orr.w	r2, r2, #1
 8003bc4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003bd4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2221      	movs	r2, #33	@ 0x21
 8003bda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2210      	movs	r2, #16
 8003be2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2200      	movs	r2, #0
 8003bea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	687a      	ldr	r2, [r7, #4]
 8003bf0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	893a      	ldrh	r2, [r7, #8]
 8003bf6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bfc:	b29a      	uxth	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	4a50      	ldr	r2, [pc, #320]	@ (8003d48 <HAL_I2C_Master_Transmit+0x1f8>)
 8003c06:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003c08:	8979      	ldrh	r1, [r7, #10]
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	6a3a      	ldr	r2, [r7, #32]
 8003c0e:	68f8      	ldr	r0, [r7, #12]
 8003c10:	f000 f89c 	bl	8003d4c <I2C_MasterRequestWrite>
 8003c14:	4603      	mov	r3, r0
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d001      	beq.n	8003c1e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e08d      	b.n	8003d3a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c1e:	2300      	movs	r3, #0
 8003c20:	613b      	str	r3, [r7, #16]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	695b      	ldr	r3, [r3, #20]
 8003c28:	613b      	str	r3, [r7, #16]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	699b      	ldr	r3, [r3, #24]
 8003c30:	613b      	str	r3, [r7, #16]
 8003c32:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003c34:	e066      	b.n	8003d04 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c36:	697a      	ldr	r2, [r7, #20]
 8003c38:	6a39      	ldr	r1, [r7, #32]
 8003c3a:	68f8      	ldr	r0, [r7, #12]
 8003c3c:	f000 fa22 	bl	8004084 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c40:	4603      	mov	r3, r0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d00d      	beq.n	8003c62 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c4a:	2b04      	cmp	r3, #4
 8003c4c:	d107      	bne.n	8003c5e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c5c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e06b      	b.n	8003d3a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c66:	781a      	ldrb	r2, [r3, #0]
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c72:	1c5a      	adds	r2, r3, #1
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c7c:	b29b      	uxth	r3, r3
 8003c7e:	3b01      	subs	r3, #1
 8003c80:	b29a      	uxth	r2, r3
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c8a:	3b01      	subs	r3, #1
 8003c8c:	b29a      	uxth	r2, r3
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	695b      	ldr	r3, [r3, #20]
 8003c98:	f003 0304 	and.w	r3, r3, #4
 8003c9c:	2b04      	cmp	r3, #4
 8003c9e:	d11b      	bne.n	8003cd8 <HAL_I2C_Master_Transmit+0x188>
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d017      	beq.n	8003cd8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cac:	781a      	ldrb	r2, [r3, #0]
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cb8:	1c5a      	adds	r2, r3, #1
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cc2:	b29b      	uxth	r3, r3
 8003cc4:	3b01      	subs	r3, #1
 8003cc6:	b29a      	uxth	r2, r3
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cd0:	3b01      	subs	r3, #1
 8003cd2:	b29a      	uxth	r2, r3
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cd8:	697a      	ldr	r2, [r7, #20]
 8003cda:	6a39      	ldr	r1, [r7, #32]
 8003cdc:	68f8      	ldr	r0, [r7, #12]
 8003cde:	f000 fa19 	bl	8004114 <I2C_WaitOnBTFFlagUntilTimeout>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d00d      	beq.n	8003d04 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cec:	2b04      	cmp	r3, #4
 8003cee:	d107      	bne.n	8003d00 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cfe:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003d00:	2301      	movs	r3, #1
 8003d02:	e01a      	b.n	8003d3a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d194      	bne.n	8003c36 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2220      	movs	r2, #32
 8003d20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2200      	movs	r2, #0
 8003d28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003d34:	2300      	movs	r3, #0
 8003d36:	e000      	b.n	8003d3a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003d38:	2302      	movs	r3, #2
  }
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	3718      	adds	r7, #24
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}
 8003d42:	bf00      	nop
 8003d44:	00100002 	.word	0x00100002
 8003d48:	ffff0000 	.word	0xffff0000

08003d4c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b088      	sub	sp, #32
 8003d50:	af02      	add	r7, sp, #8
 8003d52:	60f8      	str	r0, [r7, #12]
 8003d54:	607a      	str	r2, [r7, #4]
 8003d56:	603b      	str	r3, [r7, #0]
 8003d58:	460b      	mov	r3, r1
 8003d5a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d60:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	2b08      	cmp	r3, #8
 8003d66:	d006      	beq.n	8003d76 <I2C_MasterRequestWrite+0x2a>
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	2b01      	cmp	r3, #1
 8003d6c:	d003      	beq.n	8003d76 <I2C_MasterRequestWrite+0x2a>
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003d74:	d108      	bne.n	8003d88 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d84:	601a      	str	r2, [r3, #0]
 8003d86:	e00b      	b.n	8003da0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d8c:	2b12      	cmp	r3, #18
 8003d8e:	d107      	bne.n	8003da0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d9e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	9300      	str	r3, [sp, #0]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2200      	movs	r2, #0
 8003da8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003dac:	68f8      	ldr	r0, [r7, #12]
 8003dae:	f000 f84f 	bl	8003e50 <I2C_WaitOnFlagUntilTimeout>
 8003db2:	4603      	mov	r3, r0
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d00d      	beq.n	8003dd4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dc2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dc6:	d103      	bne.n	8003dd0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003dce:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003dd0:	2303      	movs	r3, #3
 8003dd2:	e035      	b.n	8003e40 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	691b      	ldr	r3, [r3, #16]
 8003dd8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003ddc:	d108      	bne.n	8003df0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003dde:	897b      	ldrh	r3, [r7, #10]
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	461a      	mov	r2, r3
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003dec:	611a      	str	r2, [r3, #16]
 8003dee:	e01b      	b.n	8003e28 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003df0:	897b      	ldrh	r3, [r7, #10]
 8003df2:	11db      	asrs	r3, r3, #7
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	f003 0306 	and.w	r3, r3, #6
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	f063 030f 	orn	r3, r3, #15
 8003e00:	b2da      	uxtb	r2, r3
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	687a      	ldr	r2, [r7, #4]
 8003e0c:	490e      	ldr	r1, [pc, #56]	@ (8003e48 <I2C_MasterRequestWrite+0xfc>)
 8003e0e:	68f8      	ldr	r0, [r7, #12]
 8003e10:	f000 f898 	bl	8003f44 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e14:	4603      	mov	r3, r0
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d001      	beq.n	8003e1e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e010      	b.n	8003e40 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003e1e:	897b      	ldrh	r3, [r7, #10]
 8003e20:	b2da      	uxtb	r2, r3
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	687a      	ldr	r2, [r7, #4]
 8003e2c:	4907      	ldr	r1, [pc, #28]	@ (8003e4c <I2C_MasterRequestWrite+0x100>)
 8003e2e:	68f8      	ldr	r0, [r7, #12]
 8003e30:	f000 f888 	bl	8003f44 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e34:	4603      	mov	r3, r0
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d001      	beq.n	8003e3e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e000      	b.n	8003e40 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003e3e:	2300      	movs	r3, #0
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3718      	adds	r7, #24
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}
 8003e48:	00010008 	.word	0x00010008
 8003e4c:	00010002 	.word	0x00010002

08003e50 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b084      	sub	sp, #16
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	603b      	str	r3, [r7, #0]
 8003e5c:	4613      	mov	r3, r2
 8003e5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e60:	e048      	b.n	8003ef4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e68:	d044      	beq.n	8003ef4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e6a:	f7fe fecb 	bl	8002c04 <HAL_GetTick>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	69bb      	ldr	r3, [r7, #24]
 8003e72:	1ad3      	subs	r3, r2, r3
 8003e74:	683a      	ldr	r2, [r7, #0]
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d302      	bcc.n	8003e80 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d139      	bne.n	8003ef4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	0c1b      	lsrs	r3, r3, #16
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	2b01      	cmp	r3, #1
 8003e88:	d10d      	bne.n	8003ea6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	695b      	ldr	r3, [r3, #20]
 8003e90:	43da      	mvns	r2, r3
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	4013      	ands	r3, r2
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	bf0c      	ite	eq
 8003e9c:	2301      	moveq	r3, #1
 8003e9e:	2300      	movne	r3, #0
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	e00c      	b.n	8003ec0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	699b      	ldr	r3, [r3, #24]
 8003eac:	43da      	mvns	r2, r3
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	bf0c      	ite	eq
 8003eb8:	2301      	moveq	r3, #1
 8003eba:	2300      	movne	r3, #0
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	79fb      	ldrb	r3, [r7, #7]
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d116      	bne.n	8003ef4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2220      	movs	r2, #32
 8003ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee0:	f043 0220 	orr.w	r2, r3, #32
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e023      	b.n	8003f3c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	0c1b      	lsrs	r3, r3, #16
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d10d      	bne.n	8003f1a <I2C_WaitOnFlagUntilTimeout+0xca>
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	695b      	ldr	r3, [r3, #20]
 8003f04:	43da      	mvns	r2, r3
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	4013      	ands	r3, r2
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	bf0c      	ite	eq
 8003f10:	2301      	moveq	r3, #1
 8003f12:	2300      	movne	r3, #0
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	461a      	mov	r2, r3
 8003f18:	e00c      	b.n	8003f34 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	699b      	ldr	r3, [r3, #24]
 8003f20:	43da      	mvns	r2, r3
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	4013      	ands	r3, r2
 8003f26:	b29b      	uxth	r3, r3
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	bf0c      	ite	eq
 8003f2c:	2301      	moveq	r3, #1
 8003f2e:	2300      	movne	r3, #0
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	461a      	mov	r2, r3
 8003f34:	79fb      	ldrb	r3, [r7, #7]
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d093      	beq.n	8003e62 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f3a:	2300      	movs	r3, #0
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3710      	adds	r7, #16
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}

08003f44 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	60f8      	str	r0, [r7, #12]
 8003f4c:	60b9      	str	r1, [r7, #8]
 8003f4e:	607a      	str	r2, [r7, #4]
 8003f50:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f52:	e071      	b.n	8004038 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	695b      	ldr	r3, [r3, #20]
 8003f5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f62:	d123      	bne.n	8003fac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f72:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f7c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2200      	movs	r2, #0
 8003f82:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2220      	movs	r2, #32
 8003f88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f98:	f043 0204 	orr.w	r2, r3, #4
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e067      	b.n	800407c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003fb2:	d041      	beq.n	8004038 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fb4:	f7fe fe26 	bl	8002c04 <HAL_GetTick>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	1ad3      	subs	r3, r2, r3
 8003fbe:	687a      	ldr	r2, [r7, #4]
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d302      	bcc.n	8003fca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d136      	bne.n	8004038 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	0c1b      	lsrs	r3, r3, #16
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d10c      	bne.n	8003fee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	695b      	ldr	r3, [r3, #20]
 8003fda:	43da      	mvns	r2, r3
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	4013      	ands	r3, r2
 8003fe0:	b29b      	uxth	r3, r3
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	bf14      	ite	ne
 8003fe6:	2301      	movne	r3, #1
 8003fe8:	2300      	moveq	r3, #0
 8003fea:	b2db      	uxtb	r3, r3
 8003fec:	e00b      	b.n	8004006 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	699b      	ldr	r3, [r3, #24]
 8003ff4:	43da      	mvns	r2, r3
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	b29b      	uxth	r3, r3
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	bf14      	ite	ne
 8004000:	2301      	movne	r3, #1
 8004002:	2300      	moveq	r3, #0
 8004004:	b2db      	uxtb	r3, r3
 8004006:	2b00      	cmp	r3, #0
 8004008:	d016      	beq.n	8004038 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2200      	movs	r2, #0
 800400e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2220      	movs	r2, #32
 8004014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	2200      	movs	r2, #0
 800401c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004024:	f043 0220 	orr.w	r2, r3, #32
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2200      	movs	r2, #0
 8004030:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e021      	b.n	800407c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	0c1b      	lsrs	r3, r3, #16
 800403c:	b2db      	uxtb	r3, r3
 800403e:	2b01      	cmp	r3, #1
 8004040:	d10c      	bne.n	800405c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	695b      	ldr	r3, [r3, #20]
 8004048:	43da      	mvns	r2, r3
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	4013      	ands	r3, r2
 800404e:	b29b      	uxth	r3, r3
 8004050:	2b00      	cmp	r3, #0
 8004052:	bf14      	ite	ne
 8004054:	2301      	movne	r3, #1
 8004056:	2300      	moveq	r3, #0
 8004058:	b2db      	uxtb	r3, r3
 800405a:	e00b      	b.n	8004074 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	699b      	ldr	r3, [r3, #24]
 8004062:	43da      	mvns	r2, r3
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	4013      	ands	r3, r2
 8004068:	b29b      	uxth	r3, r3
 800406a:	2b00      	cmp	r3, #0
 800406c:	bf14      	ite	ne
 800406e:	2301      	movne	r3, #1
 8004070:	2300      	moveq	r3, #0
 8004072:	b2db      	uxtb	r3, r3
 8004074:	2b00      	cmp	r3, #0
 8004076:	f47f af6d 	bne.w	8003f54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800407a:	2300      	movs	r3, #0
}
 800407c:	4618      	mov	r0, r3
 800407e:	3710      	adds	r7, #16
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}

08004084 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b084      	sub	sp, #16
 8004088:	af00      	add	r7, sp, #0
 800408a:	60f8      	str	r0, [r7, #12]
 800408c:	60b9      	str	r1, [r7, #8]
 800408e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004090:	e034      	b.n	80040fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004092:	68f8      	ldr	r0, [r7, #12]
 8004094:	f000 f886 	bl	80041a4 <I2C_IsAcknowledgeFailed>
 8004098:	4603      	mov	r3, r0
 800409a:	2b00      	cmp	r3, #0
 800409c:	d001      	beq.n	80040a2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e034      	b.n	800410c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80040a8:	d028      	beq.n	80040fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040aa:	f7fe fdab 	bl	8002c04 <HAL_GetTick>
 80040ae:	4602      	mov	r2, r0
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	1ad3      	subs	r3, r2, r3
 80040b4:	68ba      	ldr	r2, [r7, #8]
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d302      	bcc.n	80040c0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d11d      	bne.n	80040fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	695b      	ldr	r3, [r3, #20]
 80040c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040ca:	2b80      	cmp	r3, #128	@ 0x80
 80040cc:	d016      	beq.n	80040fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2200      	movs	r2, #0
 80040d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2220      	movs	r2, #32
 80040d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2200      	movs	r2, #0
 80040e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040e8:	f043 0220 	orr.w	r2, r3, #32
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	2200      	movs	r2, #0
 80040f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80040f8:	2301      	movs	r3, #1
 80040fa:	e007      	b.n	800410c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	695b      	ldr	r3, [r3, #20]
 8004102:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004106:	2b80      	cmp	r3, #128	@ 0x80
 8004108:	d1c3      	bne.n	8004092 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800410a:	2300      	movs	r3, #0
}
 800410c:	4618      	mov	r0, r3
 800410e:	3710      	adds	r7, #16
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}

08004114 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b084      	sub	sp, #16
 8004118:	af00      	add	r7, sp, #0
 800411a:	60f8      	str	r0, [r7, #12]
 800411c:	60b9      	str	r1, [r7, #8]
 800411e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004120:	e034      	b.n	800418c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004122:	68f8      	ldr	r0, [r7, #12]
 8004124:	f000 f83e 	bl	80041a4 <I2C_IsAcknowledgeFailed>
 8004128:	4603      	mov	r3, r0
 800412a:	2b00      	cmp	r3, #0
 800412c:	d001      	beq.n	8004132 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	e034      	b.n	800419c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004138:	d028      	beq.n	800418c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800413a:	f7fe fd63 	bl	8002c04 <HAL_GetTick>
 800413e:	4602      	mov	r2, r0
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	1ad3      	subs	r3, r2, r3
 8004144:	68ba      	ldr	r2, [r7, #8]
 8004146:	429a      	cmp	r2, r3
 8004148:	d302      	bcc.n	8004150 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d11d      	bne.n	800418c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	695b      	ldr	r3, [r3, #20]
 8004156:	f003 0304 	and.w	r3, r3, #4
 800415a:	2b04      	cmp	r3, #4
 800415c:	d016      	beq.n	800418c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2200      	movs	r2, #0
 8004162:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2220      	movs	r2, #32
 8004168:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2200      	movs	r2, #0
 8004170:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004178:	f043 0220 	orr.w	r2, r3, #32
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2200      	movs	r2, #0
 8004184:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	e007      	b.n	800419c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	695b      	ldr	r3, [r3, #20]
 8004192:	f003 0304 	and.w	r3, r3, #4
 8004196:	2b04      	cmp	r3, #4
 8004198:	d1c3      	bne.n	8004122 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800419a:	2300      	movs	r3, #0
}
 800419c:	4618      	mov	r0, r3
 800419e:	3710      	adds	r7, #16
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}

080041a4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b083      	sub	sp, #12
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	695b      	ldr	r3, [r3, #20]
 80041b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041ba:	d11b      	bne.n	80041f4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80041c4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2200      	movs	r2, #0
 80041ca:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2220      	movs	r2, #32
 80041d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2200      	movs	r2, #0
 80041d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041e0:	f043 0204 	orr.w	r2, r3, #4
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	e000      	b.n	80041f6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	370c      	adds	r7, #12
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr
	...

08004204 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b088      	sub	sp, #32
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d101      	bne.n	8004216 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e0e1      	b.n	80043da <HAL_I2S_Init+0x1d6>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800421c:	b2db      	uxtb	r3, r3
 800421e:	2b00      	cmp	r3, #0
 8004220:	d109      	bne.n	8004236 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2200      	movs	r2, #0
 8004226:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	4a6d      	ldr	r2, [pc, #436]	@ (80043e4 <HAL_I2S_Init+0x1e0>)
 800422e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f7fd fab5 	bl	80017a0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2202      	movs	r2, #2
 800423a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	69db      	ldr	r3, [r3, #28]
 8004244:	687a      	ldr	r2, [r7, #4]
 8004246:	6812      	ldr	r2, [r2, #0]
 8004248:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800424c:	f023 030f 	bic.w	r3, r3, #15
 8004250:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	2202      	movs	r2, #2
 8004258:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	695b      	ldr	r3, [r3, #20]
 800425e:	2b02      	cmp	r3, #2
 8004260:	d06f      	beq.n	8004342 <HAL_I2S_Init+0x13e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	68db      	ldr	r3, [r3, #12]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d102      	bne.n	8004270 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800426a:	2310      	movs	r3, #16
 800426c:	617b      	str	r3, [r7, #20]
 800426e:	e001      	b.n	8004274 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004270:	2320      	movs	r3, #32
 8004272:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	2b20      	cmp	r3, #32
 800427a:	d802      	bhi.n	8004282 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	005b      	lsls	r3, r3, #1
 8004280:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value **********************************************/
#if defined(I2S_APB1_APB2_FEATURE)
    if (IS_I2S_APB1_INSTANCE(hi2s->Instance))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a58      	ldr	r2, [pc, #352]	@ (80043e8 <HAL_I2S_Init+0x1e4>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d004      	beq.n	8004296 <HAL_I2S_Init+0x92>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a56      	ldr	r2, [pc, #344]	@ (80043ec <HAL_I2S_Init+0x1e8>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d104      	bne.n	80042a0 <HAL_I2S_Init+0x9c>
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB1);
 8004296:	2001      	movs	r0, #1
 8004298:	f001 f808 	bl	80052ac <HAL_RCCEx_GetPeriphCLKFreq>
 800429c:	60f8      	str	r0, [r7, #12]
 800429e:	e003      	b.n	80042a8 <HAL_I2S_Init+0xa4>
    }
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
 80042a0:	2002      	movs	r0, #2
 80042a2:	f001 f803 	bl	80052ac <HAL_RCCEx_GetPeriphCLKFreq>
 80042a6:	60f8      	str	r0, [r7, #12]
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	691b      	ldr	r3, [r3, #16]
 80042ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042b0:	d125      	bne.n	80042fe <HAL_I2S_Init+0xfa>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	68db      	ldr	r3, [r3, #12]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d010      	beq.n	80042dc <HAL_I2S_Init+0xd8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	009b      	lsls	r3, r3, #2
 80042be:	68fa      	ldr	r2, [r7, #12]
 80042c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80042c4:	4613      	mov	r3, r2
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	4413      	add	r3, r2
 80042ca:	005b      	lsls	r3, r3, #1
 80042cc:	461a      	mov	r2, r3
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	695b      	ldr	r3, [r3, #20]
 80042d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80042d6:	3305      	adds	r3, #5
 80042d8:	613b      	str	r3, [r7, #16]
 80042da:	e01f      	b.n	800431c <HAL_I2S_Init+0x118>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	00db      	lsls	r3, r3, #3
 80042e0:	68fa      	ldr	r2, [r7, #12]
 80042e2:	fbb2 f2f3 	udiv	r2, r2, r3
 80042e6:	4613      	mov	r3, r2
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	4413      	add	r3, r2
 80042ec:	005b      	lsls	r3, r3, #1
 80042ee:	461a      	mov	r2, r3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	695b      	ldr	r3, [r3, #20]
 80042f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80042f8:	3305      	adds	r3, #5
 80042fa:	613b      	str	r3, [r7, #16]
 80042fc:	e00e      	b.n	800431c <HAL_I2S_Init+0x118>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80042fe:	68fa      	ldr	r2, [r7, #12]
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	fbb2 f2f3 	udiv	r2, r2, r3
 8004306:	4613      	mov	r3, r2
 8004308:	009b      	lsls	r3, r3, #2
 800430a:	4413      	add	r3, r2
 800430c:	005b      	lsls	r3, r3, #1
 800430e:	461a      	mov	r2, r3
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	695b      	ldr	r3, [r3, #20]
 8004314:	fbb2 f3f3 	udiv	r3, r2, r3
 8004318:	3305      	adds	r3, #5
 800431a:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	4a34      	ldr	r2, [pc, #208]	@ (80043f0 <HAL_I2S_Init+0x1ec>)
 8004320:	fba2 2303 	umull	r2, r3, r2, r3
 8004324:	08db      	lsrs	r3, r3, #3
 8004326:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	f003 0301 	and.w	r3, r3, #1
 800432e:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8004330:	693a      	ldr	r2, [r7, #16]
 8004332:	69bb      	ldr	r3, [r7, #24]
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	085b      	lsrs	r3, r3, #1
 8004338:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800433a:	69bb      	ldr	r3, [r7, #24]
 800433c:	021b      	lsls	r3, r3, #8
 800433e:	61bb      	str	r3, [r7, #24]
 8004340:	e003      	b.n	800434a <HAL_I2S_Init+0x146>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004342:	2302      	movs	r3, #2
 8004344:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004346:	2300      	movs	r3, #0
 8004348:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800434a:	69fb      	ldr	r3, [r7, #28]
 800434c:	2b01      	cmp	r3, #1
 800434e:	d902      	bls.n	8004356 <HAL_I2S_Init+0x152>
 8004350:	69fb      	ldr	r3, [r7, #28]
 8004352:	2bff      	cmp	r3, #255	@ 0xff
 8004354:	d907      	bls.n	8004366 <HAL_I2S_Init+0x162>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800435a:	f043 0210 	orr.w	r2, r3, #16
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e039      	b.n	80043da <HAL_I2S_Init+0x1d6>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	691a      	ldr	r2, [r3, #16]
 800436a:	69bb      	ldr	r3, [r7, #24]
 800436c:	ea42 0103 	orr.w	r1, r2, r3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	69fa      	ldr	r2, [r7, #28]
 8004376:	430a      	orrs	r2, r1
 8004378:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	69db      	ldr	r3, [r3, #28]
 8004380:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004384:	f023 030f 	bic.w	r3, r3, #15
 8004388:	687a      	ldr	r2, [r7, #4]
 800438a:	6851      	ldr	r1, [r2, #4]
 800438c:	687a      	ldr	r2, [r7, #4]
 800438e:	6892      	ldr	r2, [r2, #8]
 8004390:	4311      	orrs	r1, r2
 8004392:	687a      	ldr	r2, [r7, #4]
 8004394:	68d2      	ldr	r2, [r2, #12]
 8004396:	4311      	orrs	r1, r2
 8004398:	687a      	ldr	r2, [r7, #4]
 800439a:	6992      	ldr	r2, [r2, #24]
 800439c:	430a      	orrs	r2, r1
 800439e:	431a      	orrs	r2, r3
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043a8:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	2b30      	cmp	r3, #48	@ 0x30
 80043b0:	d003      	beq.n	80043ba <HAL_I2S_Init+0x1b6>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	2bb0      	cmp	r3, #176	@ 0xb0
 80043b8:	d107      	bne.n	80043ca <HAL_I2S_Init+0x1c6>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	69da      	ldr	r2, [r3, #28]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80043c8:	61da      	str	r2, [r3, #28]
    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2200      	movs	r2, #0
 80043ce:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80043d8:	2300      	movs	r3, #0
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3720      	adds	r7, #32
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}
 80043e2:	bf00      	nop
 80043e4:	080048ab 	.word	0x080048ab
 80043e8:	40003800 	.word	0x40003800
 80043ec:	40003c00 	.word	0x40003c00
 80043f0:	cccccccd 	.word	0xcccccccd

080043f4 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b086      	sub	sp, #24
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	60f8      	str	r0, [r7, #12]
 80043fc:	60b9      	str	r1, [r7, #8]
 80043fe:	4613      	mov	r3, r2
 8004400:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d002      	beq.n	800440e <HAL_I2S_Transmit_DMA+0x1a>
 8004408:	88fb      	ldrh	r3, [r7, #6]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d101      	bne.n	8004412 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	e08a      	b.n	8004528 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004418:	b2db      	uxtb	r3, r3
 800441a:	2b01      	cmp	r3, #1
 800441c:	d001      	beq.n	8004422 <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 800441e:	2302      	movs	r3, #2
 8004420:	e082      	b.n	8004528 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004428:	b2db      	uxtb	r3, r3
 800442a:	2b01      	cmp	r3, #1
 800442c:	d101      	bne.n	8004432 <HAL_I2S_Transmit_DMA+0x3e>
 800442e:	2302      	movs	r3, #2
 8004430:	e07a      	b.n	8004528 <HAL_I2S_Transmit_DMA+0x134>
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2201      	movs	r2, #1
 8004436:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2203      	movs	r2, #3
 800443e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2200      	movs	r2, #0
 8004446:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	68ba      	ldr	r2, [r7, #8]
 800444c:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	69db      	ldr	r3, [r3, #28]
 8004454:	f003 0307 	and.w	r3, r3, #7
 8004458:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	2b03      	cmp	r3, #3
 800445e:	d002      	beq.n	8004466 <HAL_I2S_Transmit_DMA+0x72>
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	2b05      	cmp	r3, #5
 8004464:	d10a      	bne.n	800447c <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 8004466:	88fb      	ldrh	r3, [r7, #6]
 8004468:	005b      	lsls	r3, r3, #1
 800446a:	b29a      	uxth	r2, r3
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8004470:	88fb      	ldrh	r3, [r7, #6]
 8004472:	005b      	lsls	r3, r3, #1
 8004474:	b29a      	uxth	r2, r3
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800447a:	e005      	b.n	8004488 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	88fa      	ldrh	r2, [r7, #6]
 8004480:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	88fa      	ldrh	r2, [r7, #6]
 8004486:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800448c:	4a28      	ldr	r2, [pc, #160]	@ (8004530 <HAL_I2S_Transmit_DMA+0x13c>)
 800448e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004494:	4a27      	ldr	r2, [pc, #156]	@ (8004534 <HAL_I2S_Transmit_DMA+0x140>)
 8004496:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800449c:	4a26      	ldr	r2, [pc, #152]	@ (8004538 <HAL_I2S_Transmit_DMA+0x144>)
 800449e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80044a8:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80044b0:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044b6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80044b8:	f7fe fd64 	bl	8002f84 <HAL_DMA_Start_IT>
 80044bc:	4603      	mov	r3, r0
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d00f      	beq.n	80044e2 <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044c6:	f043 0208 	orr.w	r2, r3, #8
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2201      	movs	r2, #1
 80044d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2200      	movs	r2, #0
 80044da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	e022      	b.n	8004528 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2200      	movs	r2, #0
 80044e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	f003 0302 	and.w	r3, r3, #2
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d107      	bne.n	8004508 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	685a      	ldr	r2, [r3, #4]
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f042 0202 	orr.w	r2, r2, #2
 8004506:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	69db      	ldr	r3, [r3, #28]
 800450e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004512:	2b00      	cmp	r3, #0
 8004514:	d107      	bne.n	8004526 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	69da      	ldr	r2, [r3, #28]
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004524:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8004526:	2300      	movs	r3, #0
}
 8004528:	4618      	mov	r0, r3
 800452a:	3718      	adds	r7, #24
 800452c:	46bd      	mov	sp, r7
 800452e:	bd80      	pop	{r7, pc}
 8004530:	0800472b 	.word	0x0800472b
 8004534:	080046e9 	.word	0x080046e9
 8004538:	080047a5 	.word	0x080047a5

0800453c <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b086      	sub	sp, #24
 8004540:	af00      	add	r7, sp, #0
 8004542:	60f8      	str	r0, [r7, #12]
 8004544:	60b9      	str	r1, [r7, #8]
 8004546:	4613      	mov	r3, r2
 8004548:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d002      	beq.n	8004556 <HAL_I2S_Receive_DMA+0x1a>
 8004550:	88fb      	ldrh	r3, [r7, #6]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d101      	bne.n	800455a <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e09d      	b.n	8004696 <HAL_I2S_Receive_DMA+0x15a>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004560:	b2db      	uxtb	r3, r3
 8004562:	2b01      	cmp	r3, #1
 8004564:	d001      	beq.n	800456a <HAL_I2S_Receive_DMA+0x2e>
  {
    return HAL_BUSY;
 8004566:	2302      	movs	r3, #2
 8004568:	e095      	b.n	8004696 <HAL_I2S_Receive_DMA+0x15a>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004570:	b2db      	uxtb	r3, r3
 8004572:	2b01      	cmp	r3, #1
 8004574:	d101      	bne.n	800457a <HAL_I2S_Receive_DMA+0x3e>
 8004576:	2302      	movs	r3, #2
 8004578:	e08d      	b.n	8004696 <HAL_I2S_Receive_DMA+0x15a>
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2201      	movs	r2, #1
 800457e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2204      	movs	r2, #4
 8004586:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2200      	movs	r2, #0
 800458e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	68ba      	ldr	r2, [r7, #8]
 8004594:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	69db      	ldr	r3, [r3, #28]
 800459c:	f003 0307 	and.w	r3, r3, #7
 80045a0:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	2b03      	cmp	r3, #3
 80045a6:	d002      	beq.n	80045ae <HAL_I2S_Receive_DMA+0x72>
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	2b05      	cmp	r3, #5
 80045ac:	d10a      	bne.n	80045c4 <HAL_I2S_Receive_DMA+0x88>
  {
    hi2s->RxXferSize = (Size << 1U);
 80045ae:	88fb      	ldrh	r3, [r7, #6]
 80045b0:	005b      	lsls	r3, r3, #1
 80045b2:	b29a      	uxth	r2, r3
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 80045b8:	88fb      	ldrh	r3, [r7, #6]
 80045ba:	005b      	lsls	r3, r3, #1
 80045bc:	b29a      	uxth	r2, r3
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	865a      	strh	r2, [r3, #50]	@ 0x32
 80045c2:	e005      	b.n	80045d0 <HAL_I2S_Receive_DMA+0x94>
  }
  else
  {
    hi2s->RxXferSize = Size;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	88fa      	ldrh	r2, [r7, #6]
 80045c8:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	88fa      	ldrh	r2, [r7, #6]
 80045ce:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045d4:	4a32      	ldr	r2, [pc, #200]	@ (80046a0 <HAL_I2S_Receive_DMA+0x164>)
 80045d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045dc:	4a31      	ldr	r2, [pc, #196]	@ (80046a4 <HAL_I2S_Receive_DMA+0x168>)
 80045de:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045e4:	4a30      	ldr	r2, [pc, #192]	@ (80046a8 <HAL_I2S_Receive_DMA+0x16c>)
 80045e6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	69db      	ldr	r3, [r3, #28]
 80045ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80045f6:	d10a      	bne.n	800460e <HAL_I2S_Receive_DMA+0xd2>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80045f8:	2300      	movs	r3, #0
 80045fa:	613b      	str	r3, [r7, #16]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	68db      	ldr	r3, [r3, #12]
 8004602:	613b      	str	r3, [r7, #16]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	613b      	str	r3, [r7, #16]
 800460c:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	330c      	adds	r3, #12
 8004618:	4619      	mov	r1, r3
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800461e:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8004624:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8004626:	f7fe fcad 	bl	8002f84 <HAL_DMA_Start_IT>
 800462a:	4603      	mov	r3, r0
 800462c:	2b00      	cmp	r3, #0
 800462e:	d00f      	beq.n	8004650 <HAL_I2S_Receive_DMA+0x114>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004634:	f043 0208 	orr.w	r2, r3, #8
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2201      	movs	r2, #1
 8004640:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2200      	movs	r2, #0
 8004648:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	e022      	b.n	8004696 <HAL_I2S_Receive_DMA+0x15a>
  }

  __HAL_UNLOCK(hi2s);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2200      	movs	r2, #0
 8004654:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	f003 0301 	and.w	r3, r3, #1
 8004662:	2b00      	cmp	r3, #0
 8004664:	d107      	bne.n	8004676 <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	685a      	ldr	r2, [r3, #4]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f042 0201 	orr.w	r2, r2, #1
 8004674:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	69db      	ldr	r3, [r3, #28]
 800467c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004680:	2b00      	cmp	r3, #0
 8004682:	d107      	bne.n	8004694 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	69da      	ldr	r2, [r3, #28]
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004692:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8004694:	2300      	movs	r3, #0
}
 8004696:	4618      	mov	r0, r3
 8004698:	3718      	adds	r7, #24
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}
 800469e:	bf00      	nop
 80046a0:	08004789 	.word	0x08004789
 80046a4:	08004747 	.word	0x08004747
 80046a8:	080047a5 	.word	0x080047a5

080046ac <HAL_I2S_TxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b083      	sub	sp, #12
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxHalfCpltCallback could be implemented in the user file
   */
}
 80046b4:	bf00      	nop
 80046b6:	370c      	adds	r7, #12
 80046b8:	46bd      	mov	sp, r7
 80046ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046be:	4770      	bx	lr

080046c0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b083      	sub	sp, #12
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80046c8:	bf00      	nop
 80046ca:	370c      	adds	r7, #12
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr

080046d4 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b083      	sub	sp, #12
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80046dc:	bf00      	nop
 80046de:	370c      	adds	r7, #12
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr

080046e8 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b084      	sub	sp, #16
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046f4:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	69db      	ldr	r3, [r3, #28]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d10e      	bne.n	800471c <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	685a      	ldr	r2, [r3, #4]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f022 0202 	bic.w	r2, r2, #2
 800470c:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2200      	movs	r2, #0
 8004712:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2201      	movs	r2, #1
 8004718:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 800471c:	68f8      	ldr	r0, [r7, #12]
 800471e:	f7ff ffcf 	bl	80046c0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004722:	bf00      	nop
 8004724:	3710      	adds	r7, #16
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}

0800472a <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800472a:	b580      	push	{r7, lr}
 800472c:	b084      	sub	sp, #16
 800472e:	af00      	add	r7, sp, #0
 8004730:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004736:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8004738:	68f8      	ldr	r0, [r7, #12]
 800473a:	f7ff ffb7 	bl	80046ac <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800473e:	bf00      	nop
 8004740:	3710      	adds	r7, #16
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}

08004746 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8004746:	b580      	push	{r7, lr}
 8004748:	b084      	sub	sp, #16
 800474a:	af00      	add	r7, sp, #0
 800474c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004752:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	69db      	ldr	r3, [r3, #28]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d10e      	bne.n	800477a <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	685a      	ldr	r2, [r3, #4]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f022 0201 	bic.w	r2, r2, #1
 800476a:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2200      	movs	r2, #0
 8004770:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2201      	movs	r2, #1
 8004776:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 800477a:	68f8      	ldr	r0, [r7, #12]
 800477c:	f7fc fc12 	bl	8000fa4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004780:	bf00      	nop
 8004782:	3710      	adds	r7, #16
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}

08004788 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b084      	sub	sp, #16
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004794:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8004796:	68f8      	ldr	r0, [r7, #12]
 8004798:	f7fc fbe4 	bl	8000f64 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800479c:	bf00      	nop
 800479e:	3710      	adds	r7, #16
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b084      	sub	sp, #16
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047b0:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	685a      	ldr	r2, [r3, #4]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f022 0203 	bic.w	r2, r2, #3
 80047c0:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2200      	movs	r2, #0
 80047c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2200      	movs	r2, #0
 80047cc:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2201      	movs	r2, #1
 80047d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047da:	f043 0208 	orr.w	r2, r3, #8
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80047e2:	68f8      	ldr	r0, [r7, #12]
 80047e4:	f7ff ff76 	bl	80046d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80047e8:	bf00      	nop
 80047ea:	3710      	adds	r7, #16
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b082      	sub	sp, #8
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047fc:	881a      	ldrh	r2, [r3, #0]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004808:	1c9a      	adds	r2, r3, #2
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004812:	b29b      	uxth	r3, r3
 8004814:	3b01      	subs	r3, #1
 8004816:	b29a      	uxth	r2, r3
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004820:	b29b      	uxth	r3, r3
 8004822:	2b00      	cmp	r3, #0
 8004824:	d10e      	bne.n	8004844 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	685a      	ldr	r2, [r3, #4]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004834:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2201      	movs	r2, #1
 800483a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	f7ff ff3e 	bl	80046c0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004844:	bf00      	nop
 8004846:	3708      	adds	r7, #8
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}

0800484c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b082      	sub	sp, #8
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	68da      	ldr	r2, [r3, #12]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800485e:	b292      	uxth	r2, r2
 8004860:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004866:	1c9a      	adds	r2, r3, #2
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004870:	b29b      	uxth	r3, r3
 8004872:	3b01      	subs	r3, #1
 8004874:	b29a      	uxth	r2, r3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800487e:	b29b      	uxth	r3, r3
 8004880:	2b00      	cmp	r3, #0
 8004882:	d10e      	bne.n	80048a2 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	685a      	ldr	r2, [r3, #4]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004892:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2201      	movs	r2, #1
 8004898:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	f7fc fb81 	bl	8000fa4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80048a2:	bf00      	nop
 80048a4:	3708      	adds	r7, #8
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}

080048aa <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80048aa:	b580      	push	{r7, lr}
 80048ac:	b086      	sub	sp, #24
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048c0:	b2db      	uxtb	r3, r3
 80048c2:	2b04      	cmp	r3, #4
 80048c4:	d13a      	bne.n	800493c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	f003 0301 	and.w	r3, r3, #1
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d109      	bne.n	80048e4 <I2S_IRQHandler+0x3a>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048da:	2b40      	cmp	r3, #64	@ 0x40
 80048dc:	d102      	bne.n	80048e4 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	f7ff ffb4 	bl	800484c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048ea:	2b40      	cmp	r3, #64	@ 0x40
 80048ec:	d126      	bne.n	800493c <I2S_IRQHandler+0x92>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	f003 0320 	and.w	r3, r3, #32
 80048f8:	2b20      	cmp	r3, #32
 80048fa:	d11f      	bne.n	800493c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	685a      	ldr	r2, [r3, #4]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800490a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800490c:	2300      	movs	r3, #0
 800490e:	613b      	str	r3, [r7, #16]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	68db      	ldr	r3, [r3, #12]
 8004916:	613b      	str	r3, [r7, #16]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	613b      	str	r3, [r7, #16]
 8004920:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2201      	movs	r2, #1
 8004926:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800492e:	f043 0202 	orr.w	r2, r3, #2
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004936:	6878      	ldr	r0, [r7, #4]
 8004938:	f7ff fecc 	bl	80046d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004942:	b2db      	uxtb	r3, r3
 8004944:	2b03      	cmp	r3, #3
 8004946:	d136      	bne.n	80049b6 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	f003 0302 	and.w	r3, r3, #2
 800494e:	2b02      	cmp	r3, #2
 8004950:	d109      	bne.n	8004966 <I2S_IRQHandler+0xbc>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800495c:	2b80      	cmp	r3, #128	@ 0x80
 800495e:	d102      	bne.n	8004966 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004960:	6878      	ldr	r0, [r7, #4]
 8004962:	f7ff ff45 	bl	80047f0 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	f003 0308 	and.w	r3, r3, #8
 800496c:	2b08      	cmp	r3, #8
 800496e:	d122      	bne.n	80049b6 <I2S_IRQHandler+0x10c>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	f003 0320 	and.w	r3, r3, #32
 800497a:	2b20      	cmp	r3, #32
 800497c:	d11b      	bne.n	80049b6 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	685a      	ldr	r2, [r3, #4]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800498c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800498e:	2300      	movs	r3, #0
 8004990:	60fb      	str	r3, [r7, #12]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	60fb      	str	r3, [r7, #12]
 800499a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2201      	movs	r2, #1
 80049a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049a8:	f043 0204 	orr.w	r2, r3, #4
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80049b0:	6878      	ldr	r0, [r7, #4]
 80049b2:	f7ff fe8f 	bl	80046d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80049b6:	bf00      	nop
 80049b8:	3718      	adds	r7, #24
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}
	...

080049c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d101      	bne.n	80049d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	e0cc      	b.n	8004b6e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80049d4:	4b68      	ldr	r3, [pc, #416]	@ (8004b78 <HAL_RCC_ClockConfig+0x1b8>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 030f 	and.w	r3, r3, #15
 80049dc:	683a      	ldr	r2, [r7, #0]
 80049de:	429a      	cmp	r2, r3
 80049e0:	d90c      	bls.n	80049fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049e2:	4b65      	ldr	r3, [pc, #404]	@ (8004b78 <HAL_RCC_ClockConfig+0x1b8>)
 80049e4:	683a      	ldr	r2, [r7, #0]
 80049e6:	b2d2      	uxtb	r2, r2
 80049e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049ea:	4b63      	ldr	r3, [pc, #396]	@ (8004b78 <HAL_RCC_ClockConfig+0x1b8>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f003 030f 	and.w	r3, r3, #15
 80049f2:	683a      	ldr	r2, [r7, #0]
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d001      	beq.n	80049fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	e0b8      	b.n	8004b6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 0302 	and.w	r3, r3, #2
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d020      	beq.n	8004a4a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f003 0304 	and.w	r3, r3, #4
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d005      	beq.n	8004a20 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a14:	4b59      	ldr	r3, [pc, #356]	@ (8004b7c <HAL_RCC_ClockConfig+0x1bc>)
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	4a58      	ldr	r2, [pc, #352]	@ (8004b7c <HAL_RCC_ClockConfig+0x1bc>)
 8004a1a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004a1e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f003 0308 	and.w	r3, r3, #8
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d005      	beq.n	8004a38 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a2c:	4b53      	ldr	r3, [pc, #332]	@ (8004b7c <HAL_RCC_ClockConfig+0x1bc>)
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	4a52      	ldr	r2, [pc, #328]	@ (8004b7c <HAL_RCC_ClockConfig+0x1bc>)
 8004a32:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004a36:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a38:	4b50      	ldr	r3, [pc, #320]	@ (8004b7c <HAL_RCC_ClockConfig+0x1bc>)
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	494d      	ldr	r1, [pc, #308]	@ (8004b7c <HAL_RCC_ClockConfig+0x1bc>)
 8004a46:	4313      	orrs	r3, r2
 8004a48:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 0301 	and.w	r3, r3, #1
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d044      	beq.n	8004ae0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	2b01      	cmp	r3, #1
 8004a5c:	d107      	bne.n	8004a6e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a5e:	4b47      	ldr	r3, [pc, #284]	@ (8004b7c <HAL_RCC_ClockConfig+0x1bc>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d119      	bne.n	8004a9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e07f      	b.n	8004b6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	2b02      	cmp	r3, #2
 8004a74:	d003      	beq.n	8004a7e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a7a:	2b03      	cmp	r3, #3
 8004a7c:	d107      	bne.n	8004a8e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a7e:	4b3f      	ldr	r3, [pc, #252]	@ (8004b7c <HAL_RCC_ClockConfig+0x1bc>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d109      	bne.n	8004a9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e06f      	b.n	8004b6e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a8e:	4b3b      	ldr	r3, [pc, #236]	@ (8004b7c <HAL_RCC_ClockConfig+0x1bc>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 0302 	and.w	r3, r3, #2
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d101      	bne.n	8004a9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e067      	b.n	8004b6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a9e:	4b37      	ldr	r3, [pc, #220]	@ (8004b7c <HAL_RCC_ClockConfig+0x1bc>)
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	f023 0203 	bic.w	r2, r3, #3
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	4934      	ldr	r1, [pc, #208]	@ (8004b7c <HAL_RCC_ClockConfig+0x1bc>)
 8004aac:	4313      	orrs	r3, r2
 8004aae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ab0:	f7fe f8a8 	bl	8002c04 <HAL_GetTick>
 8004ab4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ab6:	e00a      	b.n	8004ace <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ab8:	f7fe f8a4 	bl	8002c04 <HAL_GetTick>
 8004abc:	4602      	mov	r2, r0
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d901      	bls.n	8004ace <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004aca:	2303      	movs	r3, #3
 8004acc:	e04f      	b.n	8004b6e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ace:	4b2b      	ldr	r3, [pc, #172]	@ (8004b7c <HAL_RCC_ClockConfig+0x1bc>)
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	f003 020c 	and.w	r2, r3, #12
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	009b      	lsls	r3, r3, #2
 8004adc:	429a      	cmp	r2, r3
 8004ade:	d1eb      	bne.n	8004ab8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ae0:	4b25      	ldr	r3, [pc, #148]	@ (8004b78 <HAL_RCC_ClockConfig+0x1b8>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 030f 	and.w	r3, r3, #15
 8004ae8:	683a      	ldr	r2, [r7, #0]
 8004aea:	429a      	cmp	r2, r3
 8004aec:	d20c      	bcs.n	8004b08 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004aee:	4b22      	ldr	r3, [pc, #136]	@ (8004b78 <HAL_RCC_ClockConfig+0x1b8>)
 8004af0:	683a      	ldr	r2, [r7, #0]
 8004af2:	b2d2      	uxtb	r2, r2
 8004af4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004af6:	4b20      	ldr	r3, [pc, #128]	@ (8004b78 <HAL_RCC_ClockConfig+0x1b8>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f003 030f 	and.w	r3, r3, #15
 8004afe:	683a      	ldr	r2, [r7, #0]
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d001      	beq.n	8004b08 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	e032      	b.n	8004b6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f003 0304 	and.w	r3, r3, #4
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d008      	beq.n	8004b26 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b14:	4b19      	ldr	r3, [pc, #100]	@ (8004b7c <HAL_RCC_ClockConfig+0x1bc>)
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	68db      	ldr	r3, [r3, #12]
 8004b20:	4916      	ldr	r1, [pc, #88]	@ (8004b7c <HAL_RCC_ClockConfig+0x1bc>)
 8004b22:	4313      	orrs	r3, r2
 8004b24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0308 	and.w	r3, r3, #8
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d009      	beq.n	8004b46 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b32:	4b12      	ldr	r3, [pc, #72]	@ (8004b7c <HAL_RCC_ClockConfig+0x1bc>)
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	691b      	ldr	r3, [r3, #16]
 8004b3e:	00db      	lsls	r3, r3, #3
 8004b40:	490e      	ldr	r1, [pc, #56]	@ (8004b7c <HAL_RCC_ClockConfig+0x1bc>)
 8004b42:	4313      	orrs	r3, r2
 8004b44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b46:	f000 fdfb 	bl	8005740 <HAL_RCC_GetSysClockFreq>
 8004b4a:	4602      	mov	r2, r0
 8004b4c:	4b0b      	ldr	r3, [pc, #44]	@ (8004b7c <HAL_RCC_ClockConfig+0x1bc>)
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	091b      	lsrs	r3, r3, #4
 8004b52:	f003 030f 	and.w	r3, r3, #15
 8004b56:	490a      	ldr	r1, [pc, #40]	@ (8004b80 <HAL_RCC_ClockConfig+0x1c0>)
 8004b58:	5ccb      	ldrb	r3, [r1, r3]
 8004b5a:	fa22 f303 	lsr.w	r3, r2, r3
 8004b5e:	4a09      	ldr	r2, [pc, #36]	@ (8004b84 <HAL_RCC_ClockConfig+0x1c4>)
 8004b60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004b62:	4b09      	ldr	r3, [pc, #36]	@ (8004b88 <HAL_RCC_ClockConfig+0x1c8>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4618      	mov	r0, r3
 8004b68:	f7fd f90a 	bl	8001d80 <HAL_InitTick>

  return HAL_OK;
 8004b6c:	2300      	movs	r3, #0
}
 8004b6e:	4618      	mov	r0, r3
 8004b70:	3710      	adds	r7, #16
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}
 8004b76:	bf00      	nop
 8004b78:	40023c00 	.word	0x40023c00
 8004b7c:	40023800 	.word	0x40023800
 8004b80:	0800ebfc 	.word	0x0800ebfc
 8004b84:	20000000 	.word	0x20000000
 8004b88:	20000004 	.word	0x20000004

08004b8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b90:	4b03      	ldr	r3, [pc, #12]	@ (8004ba0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b92:	681b      	ldr	r3, [r3, #0]
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	46bd      	mov	sp, r7
 8004b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9c:	4770      	bx	lr
 8004b9e:	bf00      	nop
 8004ba0:	20000000 	.word	0x20000000

08004ba4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004ba8:	f7ff fff0 	bl	8004b8c <HAL_RCC_GetHCLKFreq>
 8004bac:	4602      	mov	r2, r0
 8004bae:	4b05      	ldr	r3, [pc, #20]	@ (8004bc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	0a9b      	lsrs	r3, r3, #10
 8004bb4:	f003 0307 	and.w	r3, r3, #7
 8004bb8:	4903      	ldr	r1, [pc, #12]	@ (8004bc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004bba:	5ccb      	ldrb	r3, [r1, r3]
 8004bbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	bd80      	pop	{r7, pc}
 8004bc4:	40023800 	.word	0x40023800
 8004bc8:	0800ec0c 	.word	0x0800ec0c

08004bcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004bd0:	f7ff ffdc 	bl	8004b8c <HAL_RCC_GetHCLKFreq>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	4b05      	ldr	r3, [pc, #20]	@ (8004bec <HAL_RCC_GetPCLK2Freq+0x20>)
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	0b5b      	lsrs	r3, r3, #13
 8004bdc:	f003 0307 	and.w	r3, r3, #7
 8004be0:	4903      	ldr	r1, [pc, #12]	@ (8004bf0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004be2:	5ccb      	ldrb	r3, [r1, r3]
 8004be4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	bd80      	pop	{r7, pc}
 8004bec:	40023800 	.word	0x40023800
 8004bf0:	0800ec0c 	.word	0x0800ec0c

08004bf4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b083      	sub	sp, #12
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
 8004bfc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	220f      	movs	r2, #15
 8004c02:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004c04:	4b12      	ldr	r3, [pc, #72]	@ (8004c50 <HAL_RCC_GetClockConfig+0x5c>)
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	f003 0203 	and.w	r2, r3, #3
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004c10:	4b0f      	ldr	r3, [pc, #60]	@ (8004c50 <HAL_RCC_GetClockConfig+0x5c>)
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8004c50 <HAL_RCC_GetClockConfig+0x5c>)
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004c28:	4b09      	ldr	r3, [pc, #36]	@ (8004c50 <HAL_RCC_GetClockConfig+0x5c>)
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	08db      	lsrs	r3, r3, #3
 8004c2e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004c36:	4b07      	ldr	r3, [pc, #28]	@ (8004c54 <HAL_RCC_GetClockConfig+0x60>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 020f 	and.w	r2, r3, #15
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	601a      	str	r2, [r3, #0]
}
 8004c42:	bf00      	nop
 8004c44:	370c      	adds	r7, #12
 8004c46:	46bd      	mov	sp, r7
 8004c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4c:	4770      	bx	lr
 8004c4e:	bf00      	nop
 8004c50:	40023800 	.word	0x40023800
 8004c54:	40023c00 	.word	0x40023c00

08004c58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b08c      	sub	sp, #48	@ 0x30
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004c60:	2300      	movs	r3, #0
 8004c62:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8004c64:	2300      	movs	r3, #0
 8004c66:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8004c70:	2300      	movs	r3, #0
 8004c72:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8004c74:	2300      	movs	r3, #0
 8004c76:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8004c80:	2300      	movs	r3, #0
 8004c82:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f003 0301 	and.w	r3, r3, #1
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d010      	beq.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8004c90:	4b6f      	ldr	r3, [pc, #444]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c92:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c96:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c9e:	496c      	ldr	r1, [pc, #432]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d101      	bne.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f003 0302 	and.w	r3, r3, #2
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d010      	beq.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8004cbe:	4b64      	ldr	r3, [pc, #400]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004cc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cc4:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ccc:	4960      	ldr	r1, [pc, #384]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d101      	bne.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8004cdc:	2301      	movs	r3, #1
 8004cde:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f003 0304 	and.w	r3, r3, #4
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d017      	beq.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004cec:	4b58      	ldr	r3, [pc, #352]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004cee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cf2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cfa:	4955      	ldr	r1, [pc, #340]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d0a:	d101      	bne.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d101      	bne.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f003 0308 	and.w	r3, r3, #8
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d017      	beq.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004d28:	4b49      	ldr	r3, [pc, #292]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004d2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d2e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d36:	4946      	ldr	r1, [pc, #280]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d46:	d101      	bne.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d101      	bne.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8004d54:	2301      	movs	r3, #1
 8004d56:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 0320 	and.w	r3, r3, #32
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	f000 808a 	beq.w	8004e7a <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004d66:	2300      	movs	r3, #0
 8004d68:	60bb      	str	r3, [r7, #8]
 8004d6a:	4b39      	ldr	r3, [pc, #228]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d6e:	4a38      	ldr	r2, [pc, #224]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004d70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d74:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d76:	4b36      	ldr	r3, [pc, #216]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d7e:	60bb      	str	r3, [r7, #8]
 8004d80:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004d82:	4b34      	ldr	r3, [pc, #208]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a33      	ldr	r2, [pc, #204]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004d88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d8c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004d8e:	f7fd ff39 	bl	8002c04 <HAL_GetTick>
 8004d92:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004d94:	e008      	b.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d96:	f7fd ff35 	bl	8002c04 <HAL_GetTick>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d9e:	1ad3      	subs	r3, r2, r3
 8004da0:	2b02      	cmp	r3, #2
 8004da2:	d901      	bls.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8004da4:	2303      	movs	r3, #3
 8004da6:	e278      	b.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004da8:	4b2a      	ldr	r3, [pc, #168]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d0f0      	beq.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004db4:	4b26      	ldr	r3, [pc, #152]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004db6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004db8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dbc:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004dbe:	6a3b      	ldr	r3, [r7, #32]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d02f      	beq.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dc8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dcc:	6a3a      	ldr	r2, [r7, #32]
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	d028      	beq.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004dd2:	4b1f      	ldr	r3, [pc, #124]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004dd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dd6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004dda:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004ddc:	4b1e      	ldr	r3, [pc, #120]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004dde:	2201      	movs	r2, #1
 8004de0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004de2:	4b1d      	ldr	r3, [pc, #116]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004de4:	2200      	movs	r2, #0
 8004de6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004de8:	4a19      	ldr	r2, [pc, #100]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004dea:	6a3b      	ldr	r3, [r7, #32]
 8004dec:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004dee:	4b18      	ldr	r3, [pc, #96]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004df0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004df2:	f003 0301 	and.w	r3, r3, #1
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d114      	bne.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004dfa:	f7fd ff03 	bl	8002c04 <HAL_GetTick>
 8004dfe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e00:	e00a      	b.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e02:	f7fd feff 	bl	8002c04 <HAL_GetTick>
 8004e06:	4602      	mov	r2, r0
 8004e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e0a:	1ad3      	subs	r3, r2, r3
 8004e0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d901      	bls.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8004e14:	2303      	movs	r3, #3
 8004e16:	e240      	b.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e18:	4b0d      	ldr	r3, [pc, #52]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004e1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e1c:	f003 0302 	and.w	r3, r3, #2
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d0ee      	beq.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e2c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e30:	d114      	bne.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x204>
 8004e32:	4b07      	ldr	r3, [pc, #28]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e3e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004e42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e46:	4902      	ldr	r1, [pc, #8]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	608b      	str	r3, [r1, #8]
 8004e4c:	e00c      	b.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8004e4e:	bf00      	nop
 8004e50:	40023800 	.word	0x40023800
 8004e54:	40007000 	.word	0x40007000
 8004e58:	42470e40 	.word	0x42470e40
 8004e5c:	4b4a      	ldr	r3, [pc, #296]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e5e:	689b      	ldr	r3, [r3, #8]
 8004e60:	4a49      	ldr	r2, [pc, #292]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e62:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004e66:	6093      	str	r3, [r2, #8]
 8004e68:	4b47      	ldr	r3, [pc, #284]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e6a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e74:	4944      	ldr	r1, [pc, #272]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e76:	4313      	orrs	r3, r2
 8004e78:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 0310 	and.w	r3, r3, #16
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d004      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8004e8c:	4b3f      	ldr	r3, [pc, #252]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8004e8e:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d00a      	beq.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8004e9c:	4b3a      	ldr	r3, [pc, #232]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ea2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eaa:	4937      	ldr	r1, [pc, #220]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004eac:	4313      	orrs	r3, r2
 8004eae:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d00a      	beq.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004ebe:	4b32      	ldr	r3, [pc, #200]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004ec0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ec4:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ecc:	492e      	ldr	r1, [pc, #184]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d011      	beq.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004ee0:	4b29      	ldr	r3, [pc, #164]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004ee2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ee6:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eee:	4926      	ldr	r1, [pc, #152]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004efa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004efe:	d101      	bne.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8004f00:	2301      	movs	r3, #1
 8004f02:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d00a      	beq.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8004f10:	4b1d      	ldr	r3, [pc, #116]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004f12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f16:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f1e:	491a      	ldr	r1, [pc, #104]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004f20:	4313      	orrs	r3, r2
 8004f22:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d011      	beq.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8004f32:	4b15      	ldr	r3, [pc, #84]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004f34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f38:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f40:	4911      	ldr	r1, [pc, #68]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004f42:	4313      	orrs	r3, r2
 8004f44:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f50:	d101      	bne.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8004f52:	2301      	movs	r3, #1
 8004f54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8004f56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d005      	beq.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f64:	f040 80ff 	bne.w	8005166 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004f68:	4b09      	ldr	r3, [pc, #36]	@ (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004f6e:	f7fd fe49 	bl	8002c04 <HAL_GetTick>
 8004f72:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004f74:	e00e      	b.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004f76:	f7fd fe45 	bl	8002c04 <HAL_GetTick>
 8004f7a:	4602      	mov	r2, r0
 8004f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f7e:	1ad3      	subs	r3, r2, r3
 8004f80:	2b02      	cmp	r3, #2
 8004f82:	d907      	bls.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f84:	2303      	movs	r3, #3
 8004f86:	e188      	b.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8004f88:	40023800 	.word	0x40023800
 8004f8c:	424711e0 	.word	0x424711e0
 8004f90:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004f94:	4b7e      	ldr	r3, [pc, #504]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d1ea      	bne.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f003 0301 	and.w	r3, r3, #1
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d003      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d009      	beq.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d028      	beq.n	8005012 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d124      	bne.n	8005012 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004fc8:	4b71      	ldr	r3, [pc, #452]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004fca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fce:	0c1b      	lsrs	r3, r3, #16
 8004fd0:	f003 0303 	and.w	r3, r3, #3
 8004fd4:	3301      	adds	r3, #1
 8004fd6:	005b      	lsls	r3, r3, #1
 8004fd8:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004fda:	4b6d      	ldr	r3, [pc, #436]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004fdc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fe0:	0e1b      	lsrs	r3, r3, #24
 8004fe2:	f003 030f 	and.w	r3, r3, #15
 8004fe6:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	685a      	ldr	r2, [r3, #4]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	019b      	lsls	r3, r3, #6
 8004ff2:	431a      	orrs	r2, r3
 8004ff4:	69fb      	ldr	r3, [r7, #28]
 8004ff6:	085b      	lsrs	r3, r3, #1
 8004ff8:	3b01      	subs	r3, #1
 8004ffa:	041b      	lsls	r3, r3, #16
 8004ffc:	431a      	orrs	r2, r3
 8004ffe:	69bb      	ldr	r3, [r7, #24]
 8005000:	061b      	lsls	r3, r3, #24
 8005002:	431a      	orrs	r2, r3
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	695b      	ldr	r3, [r3, #20]
 8005008:	071b      	lsls	r3, r3, #28
 800500a:	4961      	ldr	r1, [pc, #388]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800500c:	4313      	orrs	r3, r2
 800500e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f003 0304 	and.w	r3, r3, #4
 800501a:	2b00      	cmp	r3, #0
 800501c:	d004      	beq.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005022:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005026:	d00a      	beq.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005030:	2b00      	cmp	r3, #0
 8005032:	d035      	beq.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005038:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800503c:	d130      	bne.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800503e:	4b54      	ldr	r3, [pc, #336]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005040:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005044:	0c1b      	lsrs	r3, r3, #16
 8005046:	f003 0303 	and.w	r3, r3, #3
 800504a:	3301      	adds	r3, #1
 800504c:	005b      	lsls	r3, r3, #1
 800504e:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005050:	4b4f      	ldr	r3, [pc, #316]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005052:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005056:	0f1b      	lsrs	r3, r3, #28
 8005058:	f003 0307 	and.w	r3, r3, #7
 800505c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	685a      	ldr	r2, [r3, #4]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	019b      	lsls	r3, r3, #6
 8005068:	431a      	orrs	r2, r3
 800506a:	69fb      	ldr	r3, [r7, #28]
 800506c:	085b      	lsrs	r3, r3, #1
 800506e:	3b01      	subs	r3, #1
 8005070:	041b      	lsls	r3, r3, #16
 8005072:	431a      	orrs	r2, r3
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	691b      	ldr	r3, [r3, #16]
 8005078:	061b      	lsls	r3, r3, #24
 800507a:	431a      	orrs	r2, r3
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	071b      	lsls	r3, r3, #28
 8005080:	4943      	ldr	r1, [pc, #268]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005082:	4313      	orrs	r3, r2
 8005084:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005088:	4b41      	ldr	r3, [pc, #260]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800508a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800508e:	f023 021f 	bic.w	r2, r3, #31
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005096:	3b01      	subs	r3, #1
 8005098:	493d      	ldr	r1, [pc, #244]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800509a:	4313      	orrs	r3, r2
 800509c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d029      	beq.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80050b4:	d124      	bne.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80050b6:	4b36      	ldr	r3, [pc, #216]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80050b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050bc:	0c1b      	lsrs	r3, r3, #16
 80050be:	f003 0303 	and.w	r3, r3, #3
 80050c2:	3301      	adds	r3, #1
 80050c4:	005b      	lsls	r3, r3, #1
 80050c6:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80050c8:	4b31      	ldr	r3, [pc, #196]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80050ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050ce:	0f1b      	lsrs	r3, r3, #28
 80050d0:	f003 0307 	and.w	r3, r3, #7
 80050d4:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	685a      	ldr	r2, [r3, #4]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	019b      	lsls	r3, r3, #6
 80050e0:	431a      	orrs	r2, r3
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	68db      	ldr	r3, [r3, #12]
 80050e6:	085b      	lsrs	r3, r3, #1
 80050e8:	3b01      	subs	r3, #1
 80050ea:	041b      	lsls	r3, r3, #16
 80050ec:	431a      	orrs	r2, r3
 80050ee:	69bb      	ldr	r3, [r7, #24]
 80050f0:	061b      	lsls	r3, r3, #24
 80050f2:	431a      	orrs	r2, r3
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	071b      	lsls	r3, r3, #28
 80050f8:	4925      	ldr	r1, [pc, #148]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80050fa:	4313      	orrs	r3, r2
 80050fc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005108:	2b00      	cmp	r3, #0
 800510a:	d016      	beq.n	800513a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	685a      	ldr	r2, [r3, #4]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	019b      	lsls	r3, r3, #6
 8005116:	431a      	orrs	r2, r3
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	68db      	ldr	r3, [r3, #12]
 800511c:	085b      	lsrs	r3, r3, #1
 800511e:	3b01      	subs	r3, #1
 8005120:	041b      	lsls	r3, r3, #16
 8005122:	431a      	orrs	r2, r3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	691b      	ldr	r3, [r3, #16]
 8005128:	061b      	lsls	r3, r3, #24
 800512a:	431a      	orrs	r2, r3
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	695b      	ldr	r3, [r3, #20]
 8005130:	071b      	lsls	r3, r3, #28
 8005132:	4917      	ldr	r1, [pc, #92]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005134:	4313      	orrs	r3, r2
 8005136:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800513a:	4b16      	ldr	r3, [pc, #88]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 800513c:	2201      	movs	r2, #1
 800513e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005140:	f7fd fd60 	bl	8002c04 <HAL_GetTick>
 8005144:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005146:	e008      	b.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005148:	f7fd fd5c 	bl	8002c04 <HAL_GetTick>
 800514c:	4602      	mov	r2, r0
 800514e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005150:	1ad3      	subs	r3, r2, r3
 8005152:	2b02      	cmp	r3, #2
 8005154:	d901      	bls.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005156:	2303      	movs	r3, #3
 8005158:	e09f      	b.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800515a:	4b0d      	ldr	r3, [pc, #52]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005162:	2b00      	cmp	r3, #0
 8005164:	d0f0      	beq.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 8005166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005168:	2b01      	cmp	r3, #1
 800516a:	f040 8095 	bne.w	8005298 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800516e:	4b0a      	ldr	r3, [pc, #40]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8005170:	2200      	movs	r2, #0
 8005172:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005174:	f7fd fd46 	bl	8002c04 <HAL_GetTick>
 8005178:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800517a:	e00f      	b.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800517c:	f7fd fd42 	bl	8002c04 <HAL_GetTick>
 8005180:	4602      	mov	r2, r0
 8005182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005184:	1ad3      	subs	r3, r2, r3
 8005186:	2b02      	cmp	r3, #2
 8005188:	d908      	bls.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800518a:	2303      	movs	r3, #3
 800518c:	e085      	b.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x642>
 800518e:	bf00      	nop
 8005190:	40023800 	.word	0x40023800
 8005194:	42470068 	.word	0x42470068
 8005198:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800519c:	4b41      	ldr	r3, [pc, #260]	@ (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051a8:	d0e8      	beq.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f003 0304 	and.w	r3, r3, #4
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d003      	beq.n	80051be <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d009      	beq.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d02b      	beq.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d127      	bne.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80051d2:	4b34      	ldr	r3, [pc, #208]	@ (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80051d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051d8:	0c1b      	lsrs	r3, r3, #16
 80051da:	f003 0303 	and.w	r3, r3, #3
 80051de:	3301      	adds	r3, #1
 80051e0:	005b      	lsls	r3, r3, #1
 80051e2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	699a      	ldr	r2, [r3, #24]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	69db      	ldr	r3, [r3, #28]
 80051ec:	019b      	lsls	r3, r3, #6
 80051ee:	431a      	orrs	r2, r3
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	085b      	lsrs	r3, r3, #1
 80051f4:	3b01      	subs	r3, #1
 80051f6:	041b      	lsls	r3, r3, #16
 80051f8:	431a      	orrs	r2, r3
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051fe:	061b      	lsls	r3, r3, #24
 8005200:	4928      	ldr	r1, [pc, #160]	@ (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005202:	4313      	orrs	r3, r2
 8005204:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005208:	4b26      	ldr	r3, [pc, #152]	@ (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800520a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800520e:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005216:	3b01      	subs	r3, #1
 8005218:	021b      	lsls	r3, r3, #8
 800521a:	4922      	ldr	r1, [pc, #136]	@ (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800521c:	4313      	orrs	r3, r2
 800521e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800522a:	2b00      	cmp	r3, #0
 800522c:	d01d      	beq.n	800526a <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005232:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005236:	d118      	bne.n	800526a <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005238:	4b1a      	ldr	r3, [pc, #104]	@ (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800523a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800523e:	0e1b      	lsrs	r3, r3, #24
 8005240:	f003 030f 	and.w	r3, r3, #15
 8005244:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	699a      	ldr	r2, [r3, #24]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	69db      	ldr	r3, [r3, #28]
 800524e:	019b      	lsls	r3, r3, #6
 8005250:	431a      	orrs	r2, r3
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6a1b      	ldr	r3, [r3, #32]
 8005256:	085b      	lsrs	r3, r3, #1
 8005258:	3b01      	subs	r3, #1
 800525a:	041b      	lsls	r3, r3, #16
 800525c:	431a      	orrs	r2, r3
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	061b      	lsls	r3, r3, #24
 8005262:	4910      	ldr	r1, [pc, #64]	@ (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005264:	4313      	orrs	r3, r2
 8005266:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800526a:	4b0f      	ldr	r3, [pc, #60]	@ (80052a8 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 800526c:	2201      	movs	r2, #1
 800526e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005270:	f7fd fcc8 	bl	8002c04 <HAL_GetTick>
 8005274:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005276:	e008      	b.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005278:	f7fd fcc4 	bl	8002c04 <HAL_GetTick>
 800527c:	4602      	mov	r2, r0
 800527e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005280:	1ad3      	subs	r3, r2, r3
 8005282:	2b02      	cmp	r3, #2
 8005284:	d901      	bls.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005286:	2303      	movs	r3, #3
 8005288:	e007      	b.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800528a:	4b06      	ldr	r3, [pc, #24]	@ (80052a4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005292:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005296:	d1ef      	bne.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8005298:	2300      	movs	r3, #0
}
 800529a:	4618      	mov	r0, r3
 800529c:	3730      	adds	r7, #48	@ 0x30
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}
 80052a2:	bf00      	nop
 80052a4:	40023800 	.word	0x40023800
 80052a8:	42470070 	.word	0x42470070

080052ac <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b089      	sub	sp, #36	@ 0x24
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U;
 80052b4:	2300      	movs	r3, #0
 80052b6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80052b8:	2300      	movs	r3, #0
 80052ba:	61fb      	str	r3, [r7, #28]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80052bc:	2300      	movs	r3, #0
 80052be:	61bb      	str	r3, [r7, #24]
  /* This variable used to store the SAI clock source */
  uint32_t saiclocksource = 0U;
 80052c0:	2300      	movs	r3, #0
 80052c2:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80052c4:	2300      	movs	r3, #0
 80052c6:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80052c8:	2300      	movs	r3, #0
 80052ca:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	3b01      	subs	r3, #1
 80052d0:	2b07      	cmp	r3, #7
 80052d2:	f200 8224 	bhi.w	800571e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80052d6:	a201      	add	r2, pc, #4	@ (adr r2, 80052dc <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80052d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052dc:	080054df 	.word	0x080054df
 80052e0:	08005609 	.word	0x08005609
 80052e4:	0800571f 	.word	0x0800571f
 80052e8:	080052fd 	.word	0x080052fd
 80052ec:	0800571f 	.word	0x0800571f
 80052f0:	0800571f 	.word	0x0800571f
 80052f4:	0800571f 	.word	0x0800571f
 80052f8:	080052fd 	.word	0x080052fd
  {
    case RCC_PERIPHCLK_SAI1:
    case RCC_PERIPHCLK_SAI2:
    {
      saiclocksource = RCC->DCKCFGR;
 80052fc:	4ba8      	ldr	r3, [pc, #672]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80052fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005302:	613b      	str	r3, [r7, #16]
      saiclocksource &= (RCC_DCKCFGR_SAI1SRC | RCC_DCKCFGR_SAI2SRC);
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
 800530a:	613b      	str	r3, [r7, #16]
      switch (saiclocksource)
 800530c:	693b      	ldr	r3, [r7, #16]
 800530e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005312:	f000 80d6 	beq.w	80054c2 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
 8005316:	693b      	ldr	r3, [r7, #16]
 8005318:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800531c:	f200 80dd 	bhi.w	80054da <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005326:	f000 809f 	beq.w	8005468 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005330:	f200 80d3 	bhi.w	80054da <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800533a:	d05b      	beq.n	80053f4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 800533c:	693b      	ldr	r3, [r7, #16]
 800533e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005342:	f200 80ca 	bhi.w	80054da <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800534c:	f000 80b6 	beq.w	80054bc <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005356:	f200 80c0 	bhi.w	80054da <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005360:	f000 8082 	beq.w	8005468 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800536a:	f200 80b6 	bhi.w	80054da <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d004      	beq.n	800537e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800537a:	d03b      	beq.n	80053f4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
          }
          break;
        }
        default :
        {
          break;
 800537c:	e0ad      	b.n	80054da <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800537e:	4b88      	ldr	r3, [pc, #544]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005386:	2b00      	cmp	r3, #0
 8005388:	d109      	bne.n	800539e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM));
 800538a:	4b85      	ldr	r3, [pc, #532]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800538c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005390:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005394:	4a83      	ldr	r2, [pc, #524]	@ (80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005396:	fbb2 f3f3 	udiv	r3, r2, r3
 800539a:	61bb      	str	r3, [r7, #24]
 800539c:	e008      	b.n	80053b0 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM)));
 800539e:	4b80      	ldr	r3, [pc, #512]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80053a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80053a8:	4a7f      	ldr	r2, [pc, #508]	@ (80055a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80053aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ae:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24U;
 80053b0:	4b7b      	ldr	r3, [pc, #492]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80053b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053b6:	0e1b      	lsrs	r3, r3, #24
 80053b8:	f003 030f 	and.w	r3, r3, #15
 80053bc:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U)) / (tmpreg1);
 80053be:	4b78      	ldr	r3, [pc, #480]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80053c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053c4:	099b      	lsrs	r3, r3, #6
 80053c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053ca:	69ba      	ldr	r2, [r7, #24]
 80053cc:	fb03 f202 	mul.w	r2, r3, r2
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80053d6:	61fb      	str	r3, [r7, #28]
          tmpreg1 = (((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> 8U) + 1U);
 80053d8:	4b71      	ldr	r3, [pc, #452]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80053da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80053de:	0a1b      	lsrs	r3, r3, #8
 80053e0:	f003 031f 	and.w	r3, r3, #31
 80053e4:	3301      	adds	r3, #1
 80053e6:	617b      	str	r3, [r7, #20]
          frequency = frequency / (tmpreg1);
 80053e8:	69fa      	ldr	r2, [r7, #28]
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80053f0:	61fb      	str	r3, [r7, #28]
          break;
 80053f2:	e073      	b.n	80054dc <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80053f4:	4b6a      	ldr	r3, [pc, #424]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d109      	bne.n	8005414 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005400:	4b67      	ldr	r3, [pc, #412]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005402:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005406:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800540a:	4a66      	ldr	r2, [pc, #408]	@ (80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800540c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005410:	61bb      	str	r3, [r7, #24]
 8005412:	e008      	b.n	8005426 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM)));
 8005414:	4b62      	ldr	r3, [pc, #392]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005416:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800541a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800541e:	4a62      	ldr	r2, [pc, #392]	@ (80055a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8005420:	fbb2 f3f3 	udiv	r3, r2, r3
 8005424:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24U;
 8005426:	4b5e      	ldr	r3, [pc, #376]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005428:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800542c:	0e1b      	lsrs	r3, r3, #24
 800542e:	f003 030f 	and.w	r3, r3, #15
 8005432:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U)) / (tmpreg1);
 8005434:	4b5a      	ldr	r3, [pc, #360]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005436:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800543a:	099b      	lsrs	r3, r3, #6
 800543c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005440:	69ba      	ldr	r2, [r7, #24]
 8005442:	fb03 f202 	mul.w	r2, r3, r2
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	fbb2 f3f3 	udiv	r3, r2, r3
 800544c:	61fb      	str	r3, [r7, #28]
          tmpreg1 = ((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) + 1U);
 800544e:	4b54      	ldr	r3, [pc, #336]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005450:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005454:	f003 031f 	and.w	r3, r3, #31
 8005458:	3301      	adds	r3, #1
 800545a:	617b      	str	r3, [r7, #20]
          frequency = frequency / (tmpreg1);
 800545c:	69fa      	ldr	r2, [r7, #28]
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	fbb2 f3f3 	udiv	r3, r2, r3
 8005464:	61fb      	str	r3, [r7, #28]
          break;
 8005466:	e039      	b.n	80054dc <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8005468:	4b4d      	ldr	r3, [pc, #308]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005470:	2b00      	cmp	r3, #0
 8005472:	d108      	bne.n	8005486 <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005474:	4b4a      	ldr	r3, [pc, #296]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800547c:	4a49      	ldr	r2, [pc, #292]	@ (80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800547e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005482:	61bb      	str	r3, [r7, #24]
 8005484:	e007      	b.n	8005496 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8005486:	4b46      	ldr	r3, [pc, #280]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800548e:	4a46      	ldr	r2, [pc, #280]	@ (80055a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8005490:	fbb2 f3f3 	udiv	r3, r2, r3
 8005494:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U;
 8005496:	4b42      	ldr	r3, [pc, #264]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	0f1b      	lsrs	r3, r3, #28
 800549c:	f003 0307 	and.w	r3, r3, #7
 80054a0:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U)) / (tmpreg1);
 80054a2:	4b3f      	ldr	r3, [pc, #252]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	099b      	lsrs	r3, r3, #6
 80054a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054ac:	69ba      	ldr	r2, [r7, #24]
 80054ae:	fb03 f202 	mul.w	r2, r3, r2
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80054b8:	61fb      	str	r3, [r7, #28]
          break;
 80054ba:	e00f      	b.n	80054dc <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          frequency = EXTERNAL_CLOCK_VALUE;
 80054bc:	4b3b      	ldr	r3, [pc, #236]	@ (80055ac <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 80054be:	61fb      	str	r3, [r7, #28]
          break;
 80054c0:	e00c      	b.n	80054dc <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80054c2:	4b37      	ldr	r3, [pc, #220]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d102      	bne.n	80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
            frequency = (uint32_t)(HSI_VALUE);
 80054ce:	4b35      	ldr	r3, [pc, #212]	@ (80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80054d0:	61fb      	str	r3, [r7, #28]
          break;
 80054d2:	e003      	b.n	80054dc <HAL_RCCEx_GetPeriphCLKFreq+0x230>
            frequency = (uint32_t)(HSE_VALUE);
 80054d4:	4b34      	ldr	r3, [pc, #208]	@ (80055a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80054d6:	61fb      	str	r3, [r7, #28]
          break;
 80054d8:	e000      	b.n	80054dc <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          break;
 80054da:	bf00      	nop
        }
      }
      break;
 80054dc:	e120      	b.n	8005720 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 80054de:	4b30      	ldr	r3, [pc, #192]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80054e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80054e4:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 80054e8:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 80054f0:	d079      	beq.n	80055e6 <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 80054f8:	f200 8082 	bhi.w	8005600 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005502:	d03c      	beq.n	800557e <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800550a:	d879      	bhi.n	8005600 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d006      	beq.n	8005520 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005518:	d172      	bne.n	8005600 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800551a:	4b24      	ldr	r3, [pc, #144]	@ (80055ac <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 800551c:	61fb      	str	r3, [r7, #28]
          break;
 800551e:	e072      	b.n	8005606 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005520:	4b1f      	ldr	r3, [pc, #124]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005522:	685b      	ldr	r3, [r3, #4]
 8005524:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005528:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800552c:	d109      	bne.n	8005542 <HAL_RCCEx_GetPeriphCLKFreq+0x296>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800552e:	4b1c      	ldr	r3, [pc, #112]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005530:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005534:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005538:	4a1b      	ldr	r2, [pc, #108]	@ (80055a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800553a:	fbb2 f3f3 	udiv	r3, r2, r3
 800553e:	61bb      	str	r3, [r7, #24]
 8005540:	e008      	b.n	8005554 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005542:	4b17      	ldr	r3, [pc, #92]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005544:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005548:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800554c:	4a15      	ldr	r2, [pc, #84]	@ (80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800554e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005552:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005554:	4b12      	ldr	r3, [pc, #72]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005556:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800555a:	099b      	lsrs	r3, r3, #6
 800555c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005560:	69bb      	ldr	r3, [r7, #24]
 8005562:	fb02 f303 	mul.w	r3, r2, r3
 8005566:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005568:	4b0d      	ldr	r3, [pc, #52]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800556a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800556e:	0f1b      	lsrs	r3, r3, #28
 8005570:	f003 0307 	and.w	r3, r3, #7
 8005574:	68ba      	ldr	r2, [r7, #8]
 8005576:	fbb2 f3f3 	udiv	r3, r2, r3
 800557a:	61fb      	str	r3, [r7, #28]
          break;
 800557c:	e043      	b.n	8005606 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800557e:	4b08      	ldr	r3, [pc, #32]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005586:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800558a:	d111      	bne.n	80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800558c:	4b04      	ldr	r3, [pc, #16]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005594:	4a04      	ldr	r2, [pc, #16]	@ (80055a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8005596:	fbb2 f3f3 	udiv	r3, r2, r3
 800559a:	61bb      	str	r3, [r7, #24]
 800559c:	e010      	b.n	80055c0 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 800559e:	bf00      	nop
 80055a0:	40023800 	.word	0x40023800
 80055a4:	00f42400 	.word	0x00f42400
 80055a8:	007a1200 	.word	0x007a1200
 80055ac:	00bb8000 	.word	0x00bb8000
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80055b0:	4b5f      	ldr	r3, [pc, #380]	@ (8005730 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80055b8:	4a5e      	ldr	r2, [pc, #376]	@ (8005734 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 80055ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80055be:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 80055c0:	4b5b      	ldr	r3, [pc, #364]	@ (8005730 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	099b      	lsrs	r3, r3, #6
 80055c6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80055ca:	69bb      	ldr	r3, [r7, #24]
 80055cc:	fb02 f303 	mul.w	r3, r2, r3
 80055d0:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 80055d2:	4b57      	ldr	r3, [pc, #348]	@ (8005730 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	0f1b      	lsrs	r3, r3, #28
 80055d8:	f003 0307 	and.w	r3, r3, #7
 80055dc:	68ba      	ldr	r2, [r7, #8]
 80055de:	fbb2 f3f3 	udiv	r3, r2, r3
 80055e2:	61fb      	str	r3, [r7, #28]
          break;
 80055e4:	e00f      	b.n	8005606 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
        case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80055e6:	4b52      	ldr	r3, [pc, #328]	@ (8005730 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80055f2:	d102      	bne.n	80055fa <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
          {
            frequency = HSE_VALUE;
 80055f4:	4b50      	ldr	r3, [pc, #320]	@ (8005738 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 80055f6:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 80055f8:	e005      	b.n	8005606 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
            frequency = HSI_VALUE;
 80055fa:	4b4e      	ldr	r3, [pc, #312]	@ (8005734 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 80055fc:	61fb      	str	r3, [r7, #28]
          break;
 80055fe:	e002      	b.n	8005606 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8005600:	2300      	movs	r3, #0
 8005602:	61fb      	str	r3, [r7, #28]
          break;
 8005604:	bf00      	nop
        }
      }
      break;
 8005606:	e08b      	b.n	8005720 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 8005608:	4b49      	ldr	r3, [pc, #292]	@ (8005730 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 800560a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800560e:	f003 53c0 	and.w	r3, r3, #402653184	@ 0x18000000
 8005612:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800561a:	d06f      	beq.n	80056fc <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8005622:	d878      	bhi.n	8005716 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800562a:	d03c      	beq.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005632:	d870      	bhi.n	8005716 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d006      	beq.n	8005648 <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005640:	d169      	bne.n	8005716 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005642:	4b3e      	ldr	r3, [pc, #248]	@ (800573c <HAL_RCCEx_GetPeriphCLKFreq+0x490>)
 8005644:	61fb      	str	r3, [r7, #28]
          break;
 8005646:	e069      	b.n	800571c <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005648:	4b39      	ldr	r3, [pc, #228]	@ (8005730 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005650:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005654:	d109      	bne.n	800566a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005656:	4b36      	ldr	r3, [pc, #216]	@ (8005730 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005658:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800565c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005660:	4a35      	ldr	r2, [pc, #212]	@ (8005738 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 8005662:	fbb2 f3f3 	udiv	r3, r2, r3
 8005666:	61bb      	str	r3, [r7, #24]
 8005668:	e008      	b.n	800567c <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800566a:	4b31      	ldr	r3, [pc, #196]	@ (8005730 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 800566c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005670:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005674:	4a2f      	ldr	r2, [pc, #188]	@ (8005734 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8005676:	fbb2 f3f3 	udiv	r3, r2, r3
 800567a:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800567c:	4b2c      	ldr	r3, [pc, #176]	@ (8005730 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 800567e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005682:	099b      	lsrs	r3, r3, #6
 8005684:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005688:	69bb      	ldr	r3, [r7, #24]
 800568a:	fb02 f303 	mul.w	r3, r2, r3
 800568e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005690:	4b27      	ldr	r3, [pc, #156]	@ (8005730 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8005692:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005696:	0f1b      	lsrs	r3, r3, #28
 8005698:	f003 0307 	and.w	r3, r3, #7
 800569c:	68ba      	ldr	r2, [r7, #8]
 800569e:	fbb2 f3f3 	udiv	r3, r2, r3
 80056a2:	61fb      	str	r3, [r7, #28]
          break;
 80056a4:	e03a      	b.n	800571c <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80056a6:	4b22      	ldr	r3, [pc, #136]	@ (8005730 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80056b2:	d108      	bne.n	80056c6 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80056b4:	4b1e      	ldr	r3, [pc, #120]	@ (8005730 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80056bc:	4a1e      	ldr	r2, [pc, #120]	@ (8005738 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 80056be:	fbb2 f3f3 	udiv	r3, r2, r3
 80056c2:	61bb      	str	r3, [r7, #24]
 80056c4:	e007      	b.n	80056d6 <HAL_RCCEx_GetPeriphCLKFreq+0x42a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80056c6:	4b1a      	ldr	r3, [pc, #104]	@ (8005730 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80056ce:	4a19      	ldr	r2, [pc, #100]	@ (8005734 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 80056d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80056d4:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 80056d6:	4b16      	ldr	r3, [pc, #88]	@ (8005730 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	099b      	lsrs	r3, r3, #6
 80056dc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80056e0:	69bb      	ldr	r3, [r7, #24]
 80056e2:	fb02 f303 	mul.w	r3, r2, r3
 80056e6:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 80056e8:	4b11      	ldr	r3, [pc, #68]	@ (8005730 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	0f1b      	lsrs	r3, r3, #28
 80056ee:	f003 0307 	and.w	r3, r3, #7
 80056f2:	68ba      	ldr	r2, [r7, #8]
 80056f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80056f8:	61fb      	str	r3, [r7, #28]
          break;
 80056fa:	e00f      	b.n	800571c <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
        case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80056fc:	4b0c      	ldr	r3, [pc, #48]	@ (8005730 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80056fe:	685b      	ldr	r3, [r3, #4]
 8005700:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005704:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005708:	d102      	bne.n	8005710 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          {
            frequency = HSE_VALUE;
 800570a:	4b0b      	ldr	r3, [pc, #44]	@ (8005738 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 800570c:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 800570e:	e005      	b.n	800571c <HAL_RCCEx_GetPeriphCLKFreq+0x470>
            frequency = HSI_VALUE;
 8005710:	4b08      	ldr	r3, [pc, #32]	@ (8005734 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8005712:	61fb      	str	r3, [r7, #28]
          break;
 8005714:	e002      	b.n	800571c <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8005716:	2300      	movs	r3, #0
 8005718:	61fb      	str	r3, [r7, #28]
          break;
 800571a:	bf00      	nop
        }
      }
      break;
 800571c:	e000      	b.n	8005720 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    default:
    {
      break;
 800571e:	bf00      	nop
    }
  }
  return frequency;
 8005720:	69fb      	ldr	r3, [r7, #28]
}
 8005722:	4618      	mov	r0, r3
 8005724:	3724      	adds	r7, #36	@ 0x24
 8005726:	46bd      	mov	sp, r7
 8005728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572c:	4770      	bx	lr
 800572e:	bf00      	nop
 8005730:	40023800 	.word	0x40023800
 8005734:	00f42400 	.word	0x00f42400
 8005738:	007a1200 	.word	0x007a1200
 800573c:	00bb8000 	.word	0x00bb8000

08005740 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005740:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005744:	b0ae      	sub	sp, #184	@ 0xb8
 8005746:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005748:	2300      	movs	r3, #0
 800574a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800574e:	2300      	movs	r3, #0
 8005750:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8005754:	2300      	movs	r3, #0
 8005756:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800575a:	2300      	movs	r3, #0
 800575c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8005760:	2300      	movs	r3, #0
 8005762:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005766:	4bcb      	ldr	r3, [pc, #812]	@ (8005a94 <HAL_RCC_GetSysClockFreq+0x354>)
 8005768:	689b      	ldr	r3, [r3, #8]
 800576a:	f003 030c 	and.w	r3, r3, #12
 800576e:	2b0c      	cmp	r3, #12
 8005770:	f200 8206 	bhi.w	8005b80 <HAL_RCC_GetSysClockFreq+0x440>
 8005774:	a201      	add	r2, pc, #4	@ (adr r2, 800577c <HAL_RCC_GetSysClockFreq+0x3c>)
 8005776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800577a:	bf00      	nop
 800577c:	080057b1 	.word	0x080057b1
 8005780:	08005b81 	.word	0x08005b81
 8005784:	08005b81 	.word	0x08005b81
 8005788:	08005b81 	.word	0x08005b81
 800578c:	080057b9 	.word	0x080057b9
 8005790:	08005b81 	.word	0x08005b81
 8005794:	08005b81 	.word	0x08005b81
 8005798:	08005b81 	.word	0x08005b81
 800579c:	080057c1 	.word	0x080057c1
 80057a0:	08005b81 	.word	0x08005b81
 80057a4:	08005b81 	.word	0x08005b81
 80057a8:	08005b81 	.word	0x08005b81
 80057ac:	080059b1 	.word	0x080059b1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80057b0:	4bb9      	ldr	r3, [pc, #740]	@ (8005a98 <HAL_RCC_GetSysClockFreq+0x358>)
 80057b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80057b6:	e1e7      	b.n	8005b88 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80057b8:	4bb8      	ldr	r3, [pc, #736]	@ (8005a9c <HAL_RCC_GetSysClockFreq+0x35c>)
 80057ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80057be:	e1e3      	b.n	8005b88 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80057c0:	4bb4      	ldr	r3, [pc, #720]	@ (8005a94 <HAL_RCC_GetSysClockFreq+0x354>)
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80057c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80057cc:	4bb1      	ldr	r3, [pc, #708]	@ (8005a94 <HAL_RCC_GetSysClockFreq+0x354>)
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d071      	beq.n	80058bc <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057d8:	4bae      	ldr	r3, [pc, #696]	@ (8005a94 <HAL_RCC_GetSysClockFreq+0x354>)
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	099b      	lsrs	r3, r3, #6
 80057de:	2200      	movs	r2, #0
 80057e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80057e4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80057e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80057ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057f0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80057f4:	2300      	movs	r3, #0
 80057f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80057fa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80057fe:	4622      	mov	r2, r4
 8005800:	462b      	mov	r3, r5
 8005802:	f04f 0000 	mov.w	r0, #0
 8005806:	f04f 0100 	mov.w	r1, #0
 800580a:	0159      	lsls	r1, r3, #5
 800580c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005810:	0150      	lsls	r0, r2, #5
 8005812:	4602      	mov	r2, r0
 8005814:	460b      	mov	r3, r1
 8005816:	4621      	mov	r1, r4
 8005818:	1a51      	subs	r1, r2, r1
 800581a:	6439      	str	r1, [r7, #64]	@ 0x40
 800581c:	4629      	mov	r1, r5
 800581e:	eb63 0301 	sbc.w	r3, r3, r1
 8005822:	647b      	str	r3, [r7, #68]	@ 0x44
 8005824:	f04f 0200 	mov.w	r2, #0
 8005828:	f04f 0300 	mov.w	r3, #0
 800582c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8005830:	4649      	mov	r1, r9
 8005832:	018b      	lsls	r3, r1, #6
 8005834:	4641      	mov	r1, r8
 8005836:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800583a:	4641      	mov	r1, r8
 800583c:	018a      	lsls	r2, r1, #6
 800583e:	4641      	mov	r1, r8
 8005840:	1a51      	subs	r1, r2, r1
 8005842:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005844:	4649      	mov	r1, r9
 8005846:	eb63 0301 	sbc.w	r3, r3, r1
 800584a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800584c:	f04f 0200 	mov.w	r2, #0
 8005850:	f04f 0300 	mov.w	r3, #0
 8005854:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8005858:	4649      	mov	r1, r9
 800585a:	00cb      	lsls	r3, r1, #3
 800585c:	4641      	mov	r1, r8
 800585e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005862:	4641      	mov	r1, r8
 8005864:	00ca      	lsls	r2, r1, #3
 8005866:	4610      	mov	r0, r2
 8005868:	4619      	mov	r1, r3
 800586a:	4603      	mov	r3, r0
 800586c:	4622      	mov	r2, r4
 800586e:	189b      	adds	r3, r3, r2
 8005870:	633b      	str	r3, [r7, #48]	@ 0x30
 8005872:	462b      	mov	r3, r5
 8005874:	460a      	mov	r2, r1
 8005876:	eb42 0303 	adc.w	r3, r2, r3
 800587a:	637b      	str	r3, [r7, #52]	@ 0x34
 800587c:	f04f 0200 	mov.w	r2, #0
 8005880:	f04f 0300 	mov.w	r3, #0
 8005884:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005888:	4629      	mov	r1, r5
 800588a:	024b      	lsls	r3, r1, #9
 800588c:	4621      	mov	r1, r4
 800588e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005892:	4621      	mov	r1, r4
 8005894:	024a      	lsls	r2, r1, #9
 8005896:	4610      	mov	r0, r2
 8005898:	4619      	mov	r1, r3
 800589a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800589e:	2200      	movs	r2, #0
 80058a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80058a4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80058a8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80058ac:	f7fb f99c 	bl	8000be8 <__aeabi_uldivmod>
 80058b0:	4602      	mov	r2, r0
 80058b2:	460b      	mov	r3, r1
 80058b4:	4613      	mov	r3, r2
 80058b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80058ba:	e067      	b.n	800598c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058bc:	4b75      	ldr	r3, [pc, #468]	@ (8005a94 <HAL_RCC_GetSysClockFreq+0x354>)
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	099b      	lsrs	r3, r3, #6
 80058c2:	2200      	movs	r2, #0
 80058c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80058c8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80058cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80058d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058d4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80058d6:	2300      	movs	r3, #0
 80058d8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80058da:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80058de:	4622      	mov	r2, r4
 80058e0:	462b      	mov	r3, r5
 80058e2:	f04f 0000 	mov.w	r0, #0
 80058e6:	f04f 0100 	mov.w	r1, #0
 80058ea:	0159      	lsls	r1, r3, #5
 80058ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80058f0:	0150      	lsls	r0, r2, #5
 80058f2:	4602      	mov	r2, r0
 80058f4:	460b      	mov	r3, r1
 80058f6:	4621      	mov	r1, r4
 80058f8:	1a51      	subs	r1, r2, r1
 80058fa:	62b9      	str	r1, [r7, #40]	@ 0x28
 80058fc:	4629      	mov	r1, r5
 80058fe:	eb63 0301 	sbc.w	r3, r3, r1
 8005902:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005904:	f04f 0200 	mov.w	r2, #0
 8005908:	f04f 0300 	mov.w	r3, #0
 800590c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8005910:	4649      	mov	r1, r9
 8005912:	018b      	lsls	r3, r1, #6
 8005914:	4641      	mov	r1, r8
 8005916:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800591a:	4641      	mov	r1, r8
 800591c:	018a      	lsls	r2, r1, #6
 800591e:	4641      	mov	r1, r8
 8005920:	ebb2 0a01 	subs.w	sl, r2, r1
 8005924:	4649      	mov	r1, r9
 8005926:	eb63 0b01 	sbc.w	fp, r3, r1
 800592a:	f04f 0200 	mov.w	r2, #0
 800592e:	f04f 0300 	mov.w	r3, #0
 8005932:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005936:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800593a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800593e:	4692      	mov	sl, r2
 8005940:	469b      	mov	fp, r3
 8005942:	4623      	mov	r3, r4
 8005944:	eb1a 0303 	adds.w	r3, sl, r3
 8005948:	623b      	str	r3, [r7, #32]
 800594a:	462b      	mov	r3, r5
 800594c:	eb4b 0303 	adc.w	r3, fp, r3
 8005950:	627b      	str	r3, [r7, #36]	@ 0x24
 8005952:	f04f 0200 	mov.w	r2, #0
 8005956:	f04f 0300 	mov.w	r3, #0
 800595a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800595e:	4629      	mov	r1, r5
 8005960:	028b      	lsls	r3, r1, #10
 8005962:	4621      	mov	r1, r4
 8005964:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005968:	4621      	mov	r1, r4
 800596a:	028a      	lsls	r2, r1, #10
 800596c:	4610      	mov	r0, r2
 800596e:	4619      	mov	r1, r3
 8005970:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005974:	2200      	movs	r2, #0
 8005976:	673b      	str	r3, [r7, #112]	@ 0x70
 8005978:	677a      	str	r2, [r7, #116]	@ 0x74
 800597a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800597e:	f7fb f933 	bl	8000be8 <__aeabi_uldivmod>
 8005982:	4602      	mov	r2, r0
 8005984:	460b      	mov	r3, r1
 8005986:	4613      	mov	r3, r2
 8005988:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800598c:	4b41      	ldr	r3, [pc, #260]	@ (8005a94 <HAL_RCC_GetSysClockFreq+0x354>)
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	0c1b      	lsrs	r3, r3, #16
 8005992:	f003 0303 	and.w	r3, r3, #3
 8005996:	3301      	adds	r3, #1
 8005998:	005b      	lsls	r3, r3, #1
 800599a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800599e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80059a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80059a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80059aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80059ae:	e0eb      	b.n	8005b88 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80059b0:	4b38      	ldr	r3, [pc, #224]	@ (8005a94 <HAL_RCC_GetSysClockFreq+0x354>)
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80059b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80059bc:	4b35      	ldr	r3, [pc, #212]	@ (8005a94 <HAL_RCC_GetSysClockFreq+0x354>)
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d06b      	beq.n	8005aa0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059c8:	4b32      	ldr	r3, [pc, #200]	@ (8005a94 <HAL_RCC_GetSysClockFreq+0x354>)
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	099b      	lsrs	r3, r3, #6
 80059ce:	2200      	movs	r2, #0
 80059d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80059d2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80059d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80059d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059da:	663b      	str	r3, [r7, #96]	@ 0x60
 80059dc:	2300      	movs	r3, #0
 80059de:	667b      	str	r3, [r7, #100]	@ 0x64
 80059e0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80059e4:	4622      	mov	r2, r4
 80059e6:	462b      	mov	r3, r5
 80059e8:	f04f 0000 	mov.w	r0, #0
 80059ec:	f04f 0100 	mov.w	r1, #0
 80059f0:	0159      	lsls	r1, r3, #5
 80059f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80059f6:	0150      	lsls	r0, r2, #5
 80059f8:	4602      	mov	r2, r0
 80059fa:	460b      	mov	r3, r1
 80059fc:	4621      	mov	r1, r4
 80059fe:	1a51      	subs	r1, r2, r1
 8005a00:	61b9      	str	r1, [r7, #24]
 8005a02:	4629      	mov	r1, r5
 8005a04:	eb63 0301 	sbc.w	r3, r3, r1
 8005a08:	61fb      	str	r3, [r7, #28]
 8005a0a:	f04f 0200 	mov.w	r2, #0
 8005a0e:	f04f 0300 	mov.w	r3, #0
 8005a12:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8005a16:	4659      	mov	r1, fp
 8005a18:	018b      	lsls	r3, r1, #6
 8005a1a:	4651      	mov	r1, sl
 8005a1c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005a20:	4651      	mov	r1, sl
 8005a22:	018a      	lsls	r2, r1, #6
 8005a24:	4651      	mov	r1, sl
 8005a26:	ebb2 0801 	subs.w	r8, r2, r1
 8005a2a:	4659      	mov	r1, fp
 8005a2c:	eb63 0901 	sbc.w	r9, r3, r1
 8005a30:	f04f 0200 	mov.w	r2, #0
 8005a34:	f04f 0300 	mov.w	r3, #0
 8005a38:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005a3c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005a40:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005a44:	4690      	mov	r8, r2
 8005a46:	4699      	mov	r9, r3
 8005a48:	4623      	mov	r3, r4
 8005a4a:	eb18 0303 	adds.w	r3, r8, r3
 8005a4e:	613b      	str	r3, [r7, #16]
 8005a50:	462b      	mov	r3, r5
 8005a52:	eb49 0303 	adc.w	r3, r9, r3
 8005a56:	617b      	str	r3, [r7, #20]
 8005a58:	f04f 0200 	mov.w	r2, #0
 8005a5c:	f04f 0300 	mov.w	r3, #0
 8005a60:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8005a64:	4629      	mov	r1, r5
 8005a66:	024b      	lsls	r3, r1, #9
 8005a68:	4621      	mov	r1, r4
 8005a6a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005a6e:	4621      	mov	r1, r4
 8005a70:	024a      	lsls	r2, r1, #9
 8005a72:	4610      	mov	r0, r2
 8005a74:	4619      	mov	r1, r3
 8005a76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005a7e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8005a80:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005a84:	f7fb f8b0 	bl	8000be8 <__aeabi_uldivmod>
 8005a88:	4602      	mov	r2, r0
 8005a8a:	460b      	mov	r3, r1
 8005a8c:	4613      	mov	r3, r2
 8005a8e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005a92:	e065      	b.n	8005b60 <HAL_RCC_GetSysClockFreq+0x420>
 8005a94:	40023800 	.word	0x40023800
 8005a98:	00f42400 	.word	0x00f42400
 8005a9c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005aa0:	4b3d      	ldr	r3, [pc, #244]	@ (8005b98 <HAL_RCC_GetSysClockFreq+0x458>)
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	099b      	lsrs	r3, r3, #6
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	4611      	mov	r1, r2
 8005aac:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005ab0:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ab6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8005aba:	4642      	mov	r2, r8
 8005abc:	464b      	mov	r3, r9
 8005abe:	f04f 0000 	mov.w	r0, #0
 8005ac2:	f04f 0100 	mov.w	r1, #0
 8005ac6:	0159      	lsls	r1, r3, #5
 8005ac8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005acc:	0150      	lsls	r0, r2, #5
 8005ace:	4602      	mov	r2, r0
 8005ad0:	460b      	mov	r3, r1
 8005ad2:	4641      	mov	r1, r8
 8005ad4:	1a51      	subs	r1, r2, r1
 8005ad6:	60b9      	str	r1, [r7, #8]
 8005ad8:	4649      	mov	r1, r9
 8005ada:	eb63 0301 	sbc.w	r3, r3, r1
 8005ade:	60fb      	str	r3, [r7, #12]
 8005ae0:	f04f 0200 	mov.w	r2, #0
 8005ae4:	f04f 0300 	mov.w	r3, #0
 8005ae8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8005aec:	4659      	mov	r1, fp
 8005aee:	018b      	lsls	r3, r1, #6
 8005af0:	4651      	mov	r1, sl
 8005af2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005af6:	4651      	mov	r1, sl
 8005af8:	018a      	lsls	r2, r1, #6
 8005afa:	4651      	mov	r1, sl
 8005afc:	1a54      	subs	r4, r2, r1
 8005afe:	4659      	mov	r1, fp
 8005b00:	eb63 0501 	sbc.w	r5, r3, r1
 8005b04:	f04f 0200 	mov.w	r2, #0
 8005b08:	f04f 0300 	mov.w	r3, #0
 8005b0c:	00eb      	lsls	r3, r5, #3
 8005b0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b12:	00e2      	lsls	r2, r4, #3
 8005b14:	4614      	mov	r4, r2
 8005b16:	461d      	mov	r5, r3
 8005b18:	4643      	mov	r3, r8
 8005b1a:	18e3      	adds	r3, r4, r3
 8005b1c:	603b      	str	r3, [r7, #0]
 8005b1e:	464b      	mov	r3, r9
 8005b20:	eb45 0303 	adc.w	r3, r5, r3
 8005b24:	607b      	str	r3, [r7, #4]
 8005b26:	f04f 0200 	mov.w	r2, #0
 8005b2a:	f04f 0300 	mov.w	r3, #0
 8005b2e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005b32:	4629      	mov	r1, r5
 8005b34:	028b      	lsls	r3, r1, #10
 8005b36:	4621      	mov	r1, r4
 8005b38:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005b3c:	4621      	mov	r1, r4
 8005b3e:	028a      	lsls	r2, r1, #10
 8005b40:	4610      	mov	r0, r2
 8005b42:	4619      	mov	r1, r3
 8005b44:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005b48:	2200      	movs	r2, #0
 8005b4a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b4c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005b4e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005b52:	f7fb f849 	bl	8000be8 <__aeabi_uldivmod>
 8005b56:	4602      	mov	r2, r0
 8005b58:	460b      	mov	r3, r1
 8005b5a:	4613      	mov	r3, r2
 8005b5c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005b60:	4b0d      	ldr	r3, [pc, #52]	@ (8005b98 <HAL_RCC_GetSysClockFreq+0x458>)
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	0f1b      	lsrs	r3, r3, #28
 8005b66:	f003 0307 	and.w	r3, r3, #7
 8005b6a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8005b6e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005b72:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b7a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005b7e:	e003      	b.n	8005b88 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005b80:	4b06      	ldr	r3, [pc, #24]	@ (8005b9c <HAL_RCC_GetSysClockFreq+0x45c>)
 8005b82:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005b86:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b88:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	37b8      	adds	r7, #184	@ 0xb8
 8005b90:	46bd      	mov	sp, r7
 8005b92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b96:	bf00      	nop
 8005b98:	40023800 	.word	0x40023800
 8005b9c:	00f42400 	.word	0x00f42400

08005ba0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b086      	sub	sp, #24
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d101      	bne.n	8005bb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005bae:	2301      	movs	r3, #1
 8005bb0:	e28d      	b.n	80060ce <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f003 0301 	and.w	r3, r3, #1
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	f000 8083 	beq.w	8005cc6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005bc0:	4b94      	ldr	r3, [pc, #592]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	f003 030c 	and.w	r3, r3, #12
 8005bc8:	2b04      	cmp	r3, #4
 8005bca:	d019      	beq.n	8005c00 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005bcc:	4b91      	ldr	r3, [pc, #580]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005bce:	689b      	ldr	r3, [r3, #8]
 8005bd0:	f003 030c 	and.w	r3, r3, #12
        || \
 8005bd4:	2b08      	cmp	r3, #8
 8005bd6:	d106      	bne.n	8005be6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005bd8:	4b8e      	ldr	r3, [pc, #568]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005be0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005be4:	d00c      	beq.n	8005c00 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005be6:	4b8b      	ldr	r3, [pc, #556]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005bee:	2b0c      	cmp	r3, #12
 8005bf0:	d112      	bne.n	8005c18 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005bf2:	4b88      	ldr	r3, [pc, #544]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005bfa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005bfe:	d10b      	bne.n	8005c18 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c00:	4b84      	ldr	r3, [pc, #528]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d05b      	beq.n	8005cc4 <HAL_RCC_OscConfig+0x124>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d157      	bne.n	8005cc4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005c14:	2301      	movs	r3, #1
 8005c16:	e25a      	b.n	80060ce <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c20:	d106      	bne.n	8005c30 <HAL_RCC_OscConfig+0x90>
 8005c22:	4b7c      	ldr	r3, [pc, #496]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a7b      	ldr	r2, [pc, #492]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005c28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c2c:	6013      	str	r3, [r2, #0]
 8005c2e:	e01d      	b.n	8005c6c <HAL_RCC_OscConfig+0xcc>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005c38:	d10c      	bne.n	8005c54 <HAL_RCC_OscConfig+0xb4>
 8005c3a:	4b76      	ldr	r3, [pc, #472]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a75      	ldr	r2, [pc, #468]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005c40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005c44:	6013      	str	r3, [r2, #0]
 8005c46:	4b73      	ldr	r3, [pc, #460]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a72      	ldr	r2, [pc, #456]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005c4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c50:	6013      	str	r3, [r2, #0]
 8005c52:	e00b      	b.n	8005c6c <HAL_RCC_OscConfig+0xcc>
 8005c54:	4b6f      	ldr	r3, [pc, #444]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4a6e      	ldr	r2, [pc, #440]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005c5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c5e:	6013      	str	r3, [r2, #0]
 8005c60:	4b6c      	ldr	r3, [pc, #432]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a6b      	ldr	r2, [pc, #428]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005c66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005c6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d013      	beq.n	8005c9c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c74:	f7fc ffc6 	bl	8002c04 <HAL_GetTick>
 8005c78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c7a:	e008      	b.n	8005c8e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c7c:	f7fc ffc2 	bl	8002c04 <HAL_GetTick>
 8005c80:	4602      	mov	r2, r0
 8005c82:	693b      	ldr	r3, [r7, #16]
 8005c84:	1ad3      	subs	r3, r2, r3
 8005c86:	2b64      	cmp	r3, #100	@ 0x64
 8005c88:	d901      	bls.n	8005c8e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8005c8a:	2303      	movs	r3, #3
 8005c8c:	e21f      	b.n	80060ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c8e:	4b61      	ldr	r3, [pc, #388]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d0f0      	beq.n	8005c7c <HAL_RCC_OscConfig+0xdc>
 8005c9a:	e014      	b.n	8005cc6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c9c:	f7fc ffb2 	bl	8002c04 <HAL_GetTick>
 8005ca0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ca2:	e008      	b.n	8005cb6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ca4:	f7fc ffae 	bl	8002c04 <HAL_GetTick>
 8005ca8:	4602      	mov	r2, r0
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	1ad3      	subs	r3, r2, r3
 8005cae:	2b64      	cmp	r3, #100	@ 0x64
 8005cb0:	d901      	bls.n	8005cb6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8005cb2:	2303      	movs	r3, #3
 8005cb4:	e20b      	b.n	80060ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005cb6:	4b57      	ldr	r3, [pc, #348]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d1f0      	bne.n	8005ca4 <HAL_RCC_OscConfig+0x104>
 8005cc2:	e000      	b.n	8005cc6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005cc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f003 0302 	and.w	r3, r3, #2
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d06f      	beq.n	8005db2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005cd2:	4b50      	ldr	r3, [pc, #320]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	f003 030c 	and.w	r3, r3, #12
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d017      	beq.n	8005d0e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005cde:	4b4d      	ldr	r3, [pc, #308]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005ce0:	689b      	ldr	r3, [r3, #8]
 8005ce2:	f003 030c 	and.w	r3, r3, #12
        || \
 8005ce6:	2b08      	cmp	r3, #8
 8005ce8:	d105      	bne.n	8005cf6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005cea:	4b4a      	ldr	r3, [pc, #296]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d00b      	beq.n	8005d0e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005cf6:	4b47      	ldr	r3, [pc, #284]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005cf8:	689b      	ldr	r3, [r3, #8]
 8005cfa:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005cfe:	2b0c      	cmp	r3, #12
 8005d00:	d11c      	bne.n	8005d3c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d02:	4b44      	ldr	r3, [pc, #272]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d116      	bne.n	8005d3c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d0e:	4b41      	ldr	r3, [pc, #260]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f003 0302 	and.w	r3, r3, #2
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d005      	beq.n	8005d26 <HAL_RCC_OscConfig+0x186>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	68db      	ldr	r3, [r3, #12]
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	d001      	beq.n	8005d26 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	e1d3      	b.n	80060ce <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d26:	4b3b      	ldr	r3, [pc, #236]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	691b      	ldr	r3, [r3, #16]
 8005d32:	00db      	lsls	r3, r3, #3
 8005d34:	4937      	ldr	r1, [pc, #220]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005d36:	4313      	orrs	r3, r2
 8005d38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d3a:	e03a      	b.n	8005db2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	68db      	ldr	r3, [r3, #12]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d020      	beq.n	8005d86 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d44:	4b34      	ldr	r3, [pc, #208]	@ (8005e18 <HAL_RCC_OscConfig+0x278>)
 8005d46:	2201      	movs	r2, #1
 8005d48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d4a:	f7fc ff5b 	bl	8002c04 <HAL_GetTick>
 8005d4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d50:	e008      	b.n	8005d64 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d52:	f7fc ff57 	bl	8002c04 <HAL_GetTick>
 8005d56:	4602      	mov	r2, r0
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	1ad3      	subs	r3, r2, r3
 8005d5c:	2b02      	cmp	r3, #2
 8005d5e:	d901      	bls.n	8005d64 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8005d60:	2303      	movs	r3, #3
 8005d62:	e1b4      	b.n	80060ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d64:	4b2b      	ldr	r3, [pc, #172]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f003 0302 	and.w	r3, r3, #2
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d0f0      	beq.n	8005d52 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d70:	4b28      	ldr	r3, [pc, #160]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	691b      	ldr	r3, [r3, #16]
 8005d7c:	00db      	lsls	r3, r3, #3
 8005d7e:	4925      	ldr	r1, [pc, #148]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005d80:	4313      	orrs	r3, r2
 8005d82:	600b      	str	r3, [r1, #0]
 8005d84:	e015      	b.n	8005db2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d86:	4b24      	ldr	r3, [pc, #144]	@ (8005e18 <HAL_RCC_OscConfig+0x278>)
 8005d88:	2200      	movs	r2, #0
 8005d8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d8c:	f7fc ff3a 	bl	8002c04 <HAL_GetTick>
 8005d90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d92:	e008      	b.n	8005da6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d94:	f7fc ff36 	bl	8002c04 <HAL_GetTick>
 8005d98:	4602      	mov	r2, r0
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	1ad3      	subs	r3, r2, r3
 8005d9e:	2b02      	cmp	r3, #2
 8005da0:	d901      	bls.n	8005da6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005da2:	2303      	movs	r3, #3
 8005da4:	e193      	b.n	80060ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005da6:	4b1b      	ldr	r3, [pc, #108]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f003 0302 	and.w	r3, r3, #2
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d1f0      	bne.n	8005d94 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f003 0308 	and.w	r3, r3, #8
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d036      	beq.n	8005e2c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	695b      	ldr	r3, [r3, #20]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d016      	beq.n	8005df4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005dc6:	4b15      	ldr	r3, [pc, #84]	@ (8005e1c <HAL_RCC_OscConfig+0x27c>)
 8005dc8:	2201      	movs	r2, #1
 8005dca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dcc:	f7fc ff1a 	bl	8002c04 <HAL_GetTick>
 8005dd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005dd2:	e008      	b.n	8005de6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005dd4:	f7fc ff16 	bl	8002c04 <HAL_GetTick>
 8005dd8:	4602      	mov	r2, r0
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	1ad3      	subs	r3, r2, r3
 8005dde:	2b02      	cmp	r3, #2
 8005de0:	d901      	bls.n	8005de6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8005de2:	2303      	movs	r3, #3
 8005de4:	e173      	b.n	80060ce <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005de6:	4b0b      	ldr	r3, [pc, #44]	@ (8005e14 <HAL_RCC_OscConfig+0x274>)
 8005de8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005dea:	f003 0302 	and.w	r3, r3, #2
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d0f0      	beq.n	8005dd4 <HAL_RCC_OscConfig+0x234>
 8005df2:	e01b      	b.n	8005e2c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005df4:	4b09      	ldr	r3, [pc, #36]	@ (8005e1c <HAL_RCC_OscConfig+0x27c>)
 8005df6:	2200      	movs	r2, #0
 8005df8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dfa:	f7fc ff03 	bl	8002c04 <HAL_GetTick>
 8005dfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e00:	e00e      	b.n	8005e20 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e02:	f7fc feff 	bl	8002c04 <HAL_GetTick>
 8005e06:	4602      	mov	r2, r0
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	1ad3      	subs	r3, r2, r3
 8005e0c:	2b02      	cmp	r3, #2
 8005e0e:	d907      	bls.n	8005e20 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005e10:	2303      	movs	r3, #3
 8005e12:	e15c      	b.n	80060ce <HAL_RCC_OscConfig+0x52e>
 8005e14:	40023800 	.word	0x40023800
 8005e18:	42470000 	.word	0x42470000
 8005e1c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e20:	4b8a      	ldr	r3, [pc, #552]	@ (800604c <HAL_RCC_OscConfig+0x4ac>)
 8005e22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e24:	f003 0302 	and.w	r3, r3, #2
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d1ea      	bne.n	8005e02 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f003 0304 	and.w	r3, r3, #4
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	f000 8097 	beq.w	8005f68 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e3e:	4b83      	ldr	r3, [pc, #524]	@ (800604c <HAL_RCC_OscConfig+0x4ac>)
 8005e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d10f      	bne.n	8005e6a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	60bb      	str	r3, [r7, #8]
 8005e4e:	4b7f      	ldr	r3, [pc, #508]	@ (800604c <HAL_RCC_OscConfig+0x4ac>)
 8005e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e52:	4a7e      	ldr	r2, [pc, #504]	@ (800604c <HAL_RCC_OscConfig+0x4ac>)
 8005e54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e58:	6413      	str	r3, [r2, #64]	@ 0x40
 8005e5a:	4b7c      	ldr	r3, [pc, #496]	@ (800604c <HAL_RCC_OscConfig+0x4ac>)
 8005e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e62:	60bb      	str	r3, [r7, #8]
 8005e64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e66:	2301      	movs	r3, #1
 8005e68:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e6a:	4b79      	ldr	r3, [pc, #484]	@ (8006050 <HAL_RCC_OscConfig+0x4b0>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d118      	bne.n	8005ea8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005e76:	4b76      	ldr	r3, [pc, #472]	@ (8006050 <HAL_RCC_OscConfig+0x4b0>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	4a75      	ldr	r2, [pc, #468]	@ (8006050 <HAL_RCC_OscConfig+0x4b0>)
 8005e7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005e82:	f7fc febf 	bl	8002c04 <HAL_GetTick>
 8005e86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e88:	e008      	b.n	8005e9c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e8a:	f7fc febb 	bl	8002c04 <HAL_GetTick>
 8005e8e:	4602      	mov	r2, r0
 8005e90:	693b      	ldr	r3, [r7, #16]
 8005e92:	1ad3      	subs	r3, r2, r3
 8005e94:	2b02      	cmp	r3, #2
 8005e96:	d901      	bls.n	8005e9c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005e98:	2303      	movs	r3, #3
 8005e9a:	e118      	b.n	80060ce <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e9c:	4b6c      	ldr	r3, [pc, #432]	@ (8006050 <HAL_RCC_OscConfig+0x4b0>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d0f0      	beq.n	8005e8a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	d106      	bne.n	8005ebe <HAL_RCC_OscConfig+0x31e>
 8005eb0:	4b66      	ldr	r3, [pc, #408]	@ (800604c <HAL_RCC_OscConfig+0x4ac>)
 8005eb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005eb4:	4a65      	ldr	r2, [pc, #404]	@ (800604c <HAL_RCC_OscConfig+0x4ac>)
 8005eb6:	f043 0301 	orr.w	r3, r3, #1
 8005eba:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ebc:	e01c      	b.n	8005ef8 <HAL_RCC_OscConfig+0x358>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	2b05      	cmp	r3, #5
 8005ec4:	d10c      	bne.n	8005ee0 <HAL_RCC_OscConfig+0x340>
 8005ec6:	4b61      	ldr	r3, [pc, #388]	@ (800604c <HAL_RCC_OscConfig+0x4ac>)
 8005ec8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005eca:	4a60      	ldr	r2, [pc, #384]	@ (800604c <HAL_RCC_OscConfig+0x4ac>)
 8005ecc:	f043 0304 	orr.w	r3, r3, #4
 8005ed0:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ed2:	4b5e      	ldr	r3, [pc, #376]	@ (800604c <HAL_RCC_OscConfig+0x4ac>)
 8005ed4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ed6:	4a5d      	ldr	r2, [pc, #372]	@ (800604c <HAL_RCC_OscConfig+0x4ac>)
 8005ed8:	f043 0301 	orr.w	r3, r3, #1
 8005edc:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ede:	e00b      	b.n	8005ef8 <HAL_RCC_OscConfig+0x358>
 8005ee0:	4b5a      	ldr	r3, [pc, #360]	@ (800604c <HAL_RCC_OscConfig+0x4ac>)
 8005ee2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ee4:	4a59      	ldr	r2, [pc, #356]	@ (800604c <HAL_RCC_OscConfig+0x4ac>)
 8005ee6:	f023 0301 	bic.w	r3, r3, #1
 8005eea:	6713      	str	r3, [r2, #112]	@ 0x70
 8005eec:	4b57      	ldr	r3, [pc, #348]	@ (800604c <HAL_RCC_OscConfig+0x4ac>)
 8005eee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ef0:	4a56      	ldr	r2, [pc, #344]	@ (800604c <HAL_RCC_OscConfig+0x4ac>)
 8005ef2:	f023 0304 	bic.w	r3, r3, #4
 8005ef6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	689b      	ldr	r3, [r3, #8]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d015      	beq.n	8005f2c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f00:	f7fc fe80 	bl	8002c04 <HAL_GetTick>
 8005f04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f06:	e00a      	b.n	8005f1e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f08:	f7fc fe7c 	bl	8002c04 <HAL_GetTick>
 8005f0c:	4602      	mov	r2, r0
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	1ad3      	subs	r3, r2, r3
 8005f12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d901      	bls.n	8005f1e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005f1a:	2303      	movs	r3, #3
 8005f1c:	e0d7      	b.n	80060ce <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f1e:	4b4b      	ldr	r3, [pc, #300]	@ (800604c <HAL_RCC_OscConfig+0x4ac>)
 8005f20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f22:	f003 0302 	and.w	r3, r3, #2
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d0ee      	beq.n	8005f08 <HAL_RCC_OscConfig+0x368>
 8005f2a:	e014      	b.n	8005f56 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f2c:	f7fc fe6a 	bl	8002c04 <HAL_GetTick>
 8005f30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f32:	e00a      	b.n	8005f4a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f34:	f7fc fe66 	bl	8002c04 <HAL_GetTick>
 8005f38:	4602      	mov	r2, r0
 8005f3a:	693b      	ldr	r3, [r7, #16]
 8005f3c:	1ad3      	subs	r3, r2, r3
 8005f3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d901      	bls.n	8005f4a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005f46:	2303      	movs	r3, #3
 8005f48:	e0c1      	b.n	80060ce <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f4a:	4b40      	ldr	r3, [pc, #256]	@ (800604c <HAL_RCC_OscConfig+0x4ac>)
 8005f4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f4e:	f003 0302 	and.w	r3, r3, #2
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d1ee      	bne.n	8005f34 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005f56:	7dfb      	ldrb	r3, [r7, #23]
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d105      	bne.n	8005f68 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f5c:	4b3b      	ldr	r3, [pc, #236]	@ (800604c <HAL_RCC_OscConfig+0x4ac>)
 8005f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f60:	4a3a      	ldr	r2, [pc, #232]	@ (800604c <HAL_RCC_OscConfig+0x4ac>)
 8005f62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f66:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	699b      	ldr	r3, [r3, #24]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	f000 80ad 	beq.w	80060cc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005f72:	4b36      	ldr	r3, [pc, #216]	@ (800604c <HAL_RCC_OscConfig+0x4ac>)
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	f003 030c 	and.w	r3, r3, #12
 8005f7a:	2b08      	cmp	r3, #8
 8005f7c:	d060      	beq.n	8006040 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	699b      	ldr	r3, [r3, #24]
 8005f82:	2b02      	cmp	r3, #2
 8005f84:	d145      	bne.n	8006012 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f86:	4b33      	ldr	r3, [pc, #204]	@ (8006054 <HAL_RCC_OscConfig+0x4b4>)
 8005f88:	2200      	movs	r2, #0
 8005f8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f8c:	f7fc fe3a 	bl	8002c04 <HAL_GetTick>
 8005f90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f92:	e008      	b.n	8005fa6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f94:	f7fc fe36 	bl	8002c04 <HAL_GetTick>
 8005f98:	4602      	mov	r2, r0
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	1ad3      	subs	r3, r2, r3
 8005f9e:	2b02      	cmp	r3, #2
 8005fa0:	d901      	bls.n	8005fa6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8005fa2:	2303      	movs	r3, #3
 8005fa4:	e093      	b.n	80060ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fa6:	4b29      	ldr	r3, [pc, #164]	@ (800604c <HAL_RCC_OscConfig+0x4ac>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d1f0      	bne.n	8005f94 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	69da      	ldr	r2, [r3, #28]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6a1b      	ldr	r3, [r3, #32]
 8005fba:	431a      	orrs	r2, r3
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fc0:	019b      	lsls	r3, r3, #6
 8005fc2:	431a      	orrs	r2, r3
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fc8:	085b      	lsrs	r3, r3, #1
 8005fca:	3b01      	subs	r3, #1
 8005fcc:	041b      	lsls	r3, r3, #16
 8005fce:	431a      	orrs	r2, r3
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fd4:	061b      	lsls	r3, r3, #24
 8005fd6:	431a      	orrs	r2, r3
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fdc:	071b      	lsls	r3, r3, #28
 8005fde:	491b      	ldr	r1, [pc, #108]	@ (800604c <HAL_RCC_OscConfig+0x4ac>)
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005fe4:	4b1b      	ldr	r3, [pc, #108]	@ (8006054 <HAL_RCC_OscConfig+0x4b4>)
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fea:	f7fc fe0b 	bl	8002c04 <HAL_GetTick>
 8005fee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ff0:	e008      	b.n	8006004 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ff2:	f7fc fe07 	bl	8002c04 <HAL_GetTick>
 8005ff6:	4602      	mov	r2, r0
 8005ff8:	693b      	ldr	r3, [r7, #16]
 8005ffa:	1ad3      	subs	r3, r2, r3
 8005ffc:	2b02      	cmp	r3, #2
 8005ffe:	d901      	bls.n	8006004 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8006000:	2303      	movs	r3, #3
 8006002:	e064      	b.n	80060ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006004:	4b11      	ldr	r3, [pc, #68]	@ (800604c <HAL_RCC_OscConfig+0x4ac>)
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800600c:	2b00      	cmp	r3, #0
 800600e:	d0f0      	beq.n	8005ff2 <HAL_RCC_OscConfig+0x452>
 8006010:	e05c      	b.n	80060cc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006012:	4b10      	ldr	r3, [pc, #64]	@ (8006054 <HAL_RCC_OscConfig+0x4b4>)
 8006014:	2200      	movs	r2, #0
 8006016:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006018:	f7fc fdf4 	bl	8002c04 <HAL_GetTick>
 800601c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800601e:	e008      	b.n	8006032 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006020:	f7fc fdf0 	bl	8002c04 <HAL_GetTick>
 8006024:	4602      	mov	r2, r0
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	1ad3      	subs	r3, r2, r3
 800602a:	2b02      	cmp	r3, #2
 800602c:	d901      	bls.n	8006032 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800602e:	2303      	movs	r3, #3
 8006030:	e04d      	b.n	80060ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006032:	4b06      	ldr	r3, [pc, #24]	@ (800604c <HAL_RCC_OscConfig+0x4ac>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800603a:	2b00      	cmp	r3, #0
 800603c:	d1f0      	bne.n	8006020 <HAL_RCC_OscConfig+0x480>
 800603e:	e045      	b.n	80060cc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	699b      	ldr	r3, [r3, #24]
 8006044:	2b01      	cmp	r3, #1
 8006046:	d107      	bne.n	8006058 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8006048:	2301      	movs	r3, #1
 800604a:	e040      	b.n	80060ce <HAL_RCC_OscConfig+0x52e>
 800604c:	40023800 	.word	0x40023800
 8006050:	40007000 	.word	0x40007000
 8006054:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006058:	4b1f      	ldr	r3, [pc, #124]	@ (80060d8 <HAL_RCC_OscConfig+0x538>)
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	699b      	ldr	r3, [r3, #24]
 8006062:	2b01      	cmp	r3, #1
 8006064:	d030      	beq.n	80060c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006070:	429a      	cmp	r2, r3
 8006072:	d129      	bne.n	80060c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800607e:	429a      	cmp	r2, r3
 8006080:	d122      	bne.n	80060c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006082:	68fa      	ldr	r2, [r7, #12]
 8006084:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006088:	4013      	ands	r3, r2
 800608a:	687a      	ldr	r2, [r7, #4]
 800608c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800608e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006090:	4293      	cmp	r3, r2
 8006092:	d119      	bne.n	80060c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800609e:	085b      	lsrs	r3, r3, #1
 80060a0:	3b01      	subs	r3, #1
 80060a2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060a4:	429a      	cmp	r2, r3
 80060a6:	d10f      	bne.n	80060c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060b2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80060b4:	429a      	cmp	r2, r3
 80060b6:	d107      	bne.n	80060c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060c2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80060c4:	429a      	cmp	r2, r3
 80060c6:	d001      	beq.n	80060cc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80060c8:	2301      	movs	r3, #1
 80060ca:	e000      	b.n	80060ce <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80060cc:	2300      	movs	r3, #0
}
 80060ce:	4618      	mov	r0, r3
 80060d0:	3718      	adds	r7, #24
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bd80      	pop	{r7, pc}
 80060d6:	bf00      	nop
 80060d8:	40023800 	.word	0x40023800

080060dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b082      	sub	sp, #8
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d101      	bne.n	80060ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80060ea:	2301      	movs	r3, #1
 80060ec:	e041      	b.n	8006172 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d106      	bne.n	8006108 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2200      	movs	r2, #0
 80060fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f000 f839 	bl	800617a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2202      	movs	r2, #2
 800610c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	3304      	adds	r3, #4
 8006118:	4619      	mov	r1, r3
 800611a:	4610      	mov	r0, r2
 800611c:	f000 faf4 	bl	8006708 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2201      	movs	r2, #1
 8006124:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2201      	movs	r2, #1
 800612c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2201      	movs	r2, #1
 8006134:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2201      	movs	r2, #1
 800613c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2201      	movs	r2, #1
 8006144:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2201      	movs	r2, #1
 800614c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2201      	movs	r2, #1
 8006154:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2201      	movs	r2, #1
 800615c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2201      	movs	r2, #1
 8006164:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2201      	movs	r2, #1
 800616c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006170:	2300      	movs	r3, #0
}
 8006172:	4618      	mov	r0, r3
 8006174:	3708      	adds	r7, #8
 8006176:	46bd      	mov	sp, r7
 8006178:	bd80      	pop	{r7, pc}

0800617a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800617a:	b480      	push	{r7}
 800617c:	b083      	sub	sp, #12
 800617e:	af00      	add	r7, sp, #0
 8006180:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006182:	bf00      	nop
 8006184:	370c      	adds	r7, #12
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr
	...

08006190 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006190:	b480      	push	{r7}
 8006192:	b085      	sub	sp, #20
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800619e:	b2db      	uxtb	r3, r3
 80061a0:	2b01      	cmp	r3, #1
 80061a2:	d001      	beq.n	80061a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80061a4:	2301      	movs	r3, #1
 80061a6:	e04e      	b.n	8006246 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2202      	movs	r2, #2
 80061ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	68da      	ldr	r2, [r3, #12]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f042 0201 	orr.w	r2, r2, #1
 80061be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a23      	ldr	r2, [pc, #140]	@ (8006254 <HAL_TIM_Base_Start_IT+0xc4>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d022      	beq.n	8006210 <HAL_TIM_Base_Start_IT+0x80>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061d2:	d01d      	beq.n	8006210 <HAL_TIM_Base_Start_IT+0x80>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a1f      	ldr	r2, [pc, #124]	@ (8006258 <HAL_TIM_Base_Start_IT+0xc8>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d018      	beq.n	8006210 <HAL_TIM_Base_Start_IT+0x80>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a1e      	ldr	r2, [pc, #120]	@ (800625c <HAL_TIM_Base_Start_IT+0xcc>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d013      	beq.n	8006210 <HAL_TIM_Base_Start_IT+0x80>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a1c      	ldr	r2, [pc, #112]	@ (8006260 <HAL_TIM_Base_Start_IT+0xd0>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d00e      	beq.n	8006210 <HAL_TIM_Base_Start_IT+0x80>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a1b      	ldr	r2, [pc, #108]	@ (8006264 <HAL_TIM_Base_Start_IT+0xd4>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d009      	beq.n	8006210 <HAL_TIM_Base_Start_IT+0x80>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a19      	ldr	r2, [pc, #100]	@ (8006268 <HAL_TIM_Base_Start_IT+0xd8>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d004      	beq.n	8006210 <HAL_TIM_Base_Start_IT+0x80>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a18      	ldr	r2, [pc, #96]	@ (800626c <HAL_TIM_Base_Start_IT+0xdc>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d111      	bne.n	8006234 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	689b      	ldr	r3, [r3, #8]
 8006216:	f003 0307 	and.w	r3, r3, #7
 800621a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2b06      	cmp	r3, #6
 8006220:	d010      	beq.n	8006244 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	681a      	ldr	r2, [r3, #0]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f042 0201 	orr.w	r2, r2, #1
 8006230:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006232:	e007      	b.n	8006244 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f042 0201 	orr.w	r2, r2, #1
 8006242:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006244:	2300      	movs	r3, #0
}
 8006246:	4618      	mov	r0, r3
 8006248:	3714      	adds	r7, #20
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr
 8006252:	bf00      	nop
 8006254:	40010000 	.word	0x40010000
 8006258:	40000400 	.word	0x40000400
 800625c:	40000800 	.word	0x40000800
 8006260:	40000c00 	.word	0x40000c00
 8006264:	40010400 	.word	0x40010400
 8006268:	40014000 	.word	0x40014000
 800626c:	40001800 	.word	0x40001800

08006270 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b086      	sub	sp, #24
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
 8006278:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d101      	bne.n	8006284 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006280:	2301      	movs	r3, #1
 8006282:	e097      	b.n	80063b4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800628a:	b2db      	uxtb	r3, r3
 800628c:	2b00      	cmp	r3, #0
 800628e:	d106      	bne.n	800629e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2200      	movs	r2, #0
 8006294:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f7fb ff67 	bl	800216c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2202      	movs	r2, #2
 80062a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	689b      	ldr	r3, [r3, #8]
 80062ac:	687a      	ldr	r2, [r7, #4]
 80062ae:	6812      	ldr	r2, [r2, #0]
 80062b0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80062b4:	f023 0307 	bic.w	r3, r3, #7
 80062b8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681a      	ldr	r2, [r3, #0]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	3304      	adds	r3, #4
 80062c2:	4619      	mov	r1, r3
 80062c4:	4610      	mov	r0, r2
 80062c6:	f000 fa1f 	bl	8006708 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	689b      	ldr	r3, [r3, #8]
 80062d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	699b      	ldr	r3, [r3, #24]
 80062d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	6a1b      	ldr	r3, [r3, #32]
 80062e0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	697a      	ldr	r2, [r7, #20]
 80062e8:	4313      	orrs	r3, r2
 80062ea:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80062ec:	693b      	ldr	r3, [r7, #16]
 80062ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062f2:	f023 0303 	bic.w	r3, r3, #3
 80062f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	689a      	ldr	r2, [r3, #8]
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	699b      	ldr	r3, [r3, #24]
 8006300:	021b      	lsls	r3, r3, #8
 8006302:	4313      	orrs	r3, r2
 8006304:	693a      	ldr	r2, [r7, #16]
 8006306:	4313      	orrs	r3, r2
 8006308:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006310:	f023 030c 	bic.w	r3, r3, #12
 8006314:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006316:	693b      	ldr	r3, [r7, #16]
 8006318:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800631c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006320:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	68da      	ldr	r2, [r3, #12]
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	69db      	ldr	r3, [r3, #28]
 800632a:	021b      	lsls	r3, r3, #8
 800632c:	4313      	orrs	r3, r2
 800632e:	693a      	ldr	r2, [r7, #16]
 8006330:	4313      	orrs	r3, r2
 8006332:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	691b      	ldr	r3, [r3, #16]
 8006338:	011a      	lsls	r2, r3, #4
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	6a1b      	ldr	r3, [r3, #32]
 800633e:	031b      	lsls	r3, r3, #12
 8006340:	4313      	orrs	r3, r2
 8006342:	693a      	ldr	r2, [r7, #16]
 8006344:	4313      	orrs	r3, r2
 8006346:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800634e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006356:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	685a      	ldr	r2, [r3, #4]
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	695b      	ldr	r3, [r3, #20]
 8006360:	011b      	lsls	r3, r3, #4
 8006362:	4313      	orrs	r3, r2
 8006364:	68fa      	ldr	r2, [r7, #12]
 8006366:	4313      	orrs	r3, r2
 8006368:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	697a      	ldr	r2, [r7, #20]
 8006370:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	693a      	ldr	r2, [r7, #16]
 8006378:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	68fa      	ldr	r2, [r7, #12]
 8006380:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2201      	movs	r2, #1
 8006386:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2201      	movs	r2, #1
 800638e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2201      	movs	r2, #1
 8006396:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2201      	movs	r2, #1
 800639e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2201      	movs	r2, #1
 80063a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2201      	movs	r2, #1
 80063ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80063b2:	2300      	movs	r3, #0
}
 80063b4:	4618      	mov	r0, r3
 80063b6:	3718      	adds	r7, #24
 80063b8:	46bd      	mov	sp, r7
 80063ba:	bd80      	pop	{r7, pc}

080063bc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b084      	sub	sp, #16
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
 80063c4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80063cc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80063d4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80063dc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80063e4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d110      	bne.n	800640e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80063ec:	7bfb      	ldrb	r3, [r7, #15]
 80063ee:	2b01      	cmp	r3, #1
 80063f0:	d102      	bne.n	80063f8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80063f2:	7b7b      	ldrb	r3, [r7, #13]
 80063f4:	2b01      	cmp	r3, #1
 80063f6:	d001      	beq.n	80063fc <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80063f8:	2301      	movs	r3, #1
 80063fa:	e069      	b.n	80064d0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2202      	movs	r2, #2
 8006400:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2202      	movs	r2, #2
 8006408:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800640c:	e031      	b.n	8006472 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	2b04      	cmp	r3, #4
 8006412:	d110      	bne.n	8006436 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006414:	7bbb      	ldrb	r3, [r7, #14]
 8006416:	2b01      	cmp	r3, #1
 8006418:	d102      	bne.n	8006420 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800641a:	7b3b      	ldrb	r3, [r7, #12]
 800641c:	2b01      	cmp	r3, #1
 800641e:	d001      	beq.n	8006424 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006420:	2301      	movs	r3, #1
 8006422:	e055      	b.n	80064d0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2202      	movs	r2, #2
 8006428:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2202      	movs	r2, #2
 8006430:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006434:	e01d      	b.n	8006472 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006436:	7bfb      	ldrb	r3, [r7, #15]
 8006438:	2b01      	cmp	r3, #1
 800643a:	d108      	bne.n	800644e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800643c:	7bbb      	ldrb	r3, [r7, #14]
 800643e:	2b01      	cmp	r3, #1
 8006440:	d105      	bne.n	800644e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006442:	7b7b      	ldrb	r3, [r7, #13]
 8006444:	2b01      	cmp	r3, #1
 8006446:	d102      	bne.n	800644e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006448:	7b3b      	ldrb	r3, [r7, #12]
 800644a:	2b01      	cmp	r3, #1
 800644c:	d001      	beq.n	8006452 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800644e:	2301      	movs	r3, #1
 8006450:	e03e      	b.n	80064d0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2202      	movs	r2, #2
 8006456:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2202      	movs	r2, #2
 800645e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2202      	movs	r2, #2
 8006466:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2202      	movs	r2, #2
 800646e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d003      	beq.n	8006480 <HAL_TIM_Encoder_Start+0xc4>
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	2b04      	cmp	r3, #4
 800647c:	d008      	beq.n	8006490 <HAL_TIM_Encoder_Start+0xd4>
 800647e:	e00f      	b.n	80064a0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	2201      	movs	r2, #1
 8006486:	2100      	movs	r1, #0
 8006488:	4618      	mov	r0, r3
 800648a:	f000 f9e3 	bl	8006854 <TIM_CCxChannelCmd>
      break;
 800648e:	e016      	b.n	80064be <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	2201      	movs	r2, #1
 8006496:	2104      	movs	r1, #4
 8006498:	4618      	mov	r0, r3
 800649a:	f000 f9db 	bl	8006854 <TIM_CCxChannelCmd>
      break;
 800649e:	e00e      	b.n	80064be <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	2201      	movs	r2, #1
 80064a6:	2100      	movs	r1, #0
 80064a8:	4618      	mov	r0, r3
 80064aa:	f000 f9d3 	bl	8006854 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	2201      	movs	r2, #1
 80064b4:	2104      	movs	r1, #4
 80064b6:	4618      	mov	r0, r3
 80064b8:	f000 f9cc 	bl	8006854 <TIM_CCxChannelCmd>
      break;
 80064bc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	681a      	ldr	r2, [r3, #0]
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f042 0201 	orr.w	r2, r2, #1
 80064cc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80064ce:	2300      	movs	r3, #0
}
 80064d0:	4618      	mov	r0, r3
 80064d2:	3710      	adds	r7, #16
 80064d4:	46bd      	mov	sp, r7
 80064d6:	bd80      	pop	{r7, pc}

080064d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b084      	sub	sp, #16
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	68db      	ldr	r3, [r3, #12]
 80064e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	691b      	ldr	r3, [r3, #16]
 80064ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	f003 0302 	and.w	r3, r3, #2
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d020      	beq.n	800653c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	f003 0302 	and.w	r3, r3, #2
 8006500:	2b00      	cmp	r3, #0
 8006502:	d01b      	beq.n	800653c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f06f 0202 	mvn.w	r2, #2
 800650c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2201      	movs	r2, #1
 8006512:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	699b      	ldr	r3, [r3, #24]
 800651a:	f003 0303 	and.w	r3, r3, #3
 800651e:	2b00      	cmp	r3, #0
 8006520:	d003      	beq.n	800652a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f000 f8d2 	bl	80066cc <HAL_TIM_IC_CaptureCallback>
 8006528:	e005      	b.n	8006536 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f000 f8c4 	bl	80066b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006530:	6878      	ldr	r0, [r7, #4]
 8006532:	f000 f8d5 	bl	80066e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2200      	movs	r2, #0
 800653a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	f003 0304 	and.w	r3, r3, #4
 8006542:	2b00      	cmp	r3, #0
 8006544:	d020      	beq.n	8006588 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	f003 0304 	and.w	r3, r3, #4
 800654c:	2b00      	cmp	r3, #0
 800654e:	d01b      	beq.n	8006588 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f06f 0204 	mvn.w	r2, #4
 8006558:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2202      	movs	r2, #2
 800655e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	699b      	ldr	r3, [r3, #24]
 8006566:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800656a:	2b00      	cmp	r3, #0
 800656c:	d003      	beq.n	8006576 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800656e:	6878      	ldr	r0, [r7, #4]
 8006570:	f000 f8ac 	bl	80066cc <HAL_TIM_IC_CaptureCallback>
 8006574:	e005      	b.n	8006582 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f000 f89e 	bl	80066b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	f000 f8af 	bl	80066e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2200      	movs	r2, #0
 8006586:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	f003 0308 	and.w	r3, r3, #8
 800658e:	2b00      	cmp	r3, #0
 8006590:	d020      	beq.n	80065d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	f003 0308 	and.w	r3, r3, #8
 8006598:	2b00      	cmp	r3, #0
 800659a:	d01b      	beq.n	80065d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f06f 0208 	mvn.w	r2, #8
 80065a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2204      	movs	r2, #4
 80065aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	69db      	ldr	r3, [r3, #28]
 80065b2:	f003 0303 	and.w	r3, r3, #3
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d003      	beq.n	80065c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065ba:	6878      	ldr	r0, [r7, #4]
 80065bc:	f000 f886 	bl	80066cc <HAL_TIM_IC_CaptureCallback>
 80065c0:	e005      	b.n	80065ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f000 f878 	bl	80066b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065c8:	6878      	ldr	r0, [r7, #4]
 80065ca:	f000 f889 	bl	80066e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2200      	movs	r2, #0
 80065d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	f003 0310 	and.w	r3, r3, #16
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d020      	beq.n	8006620 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	f003 0310 	and.w	r3, r3, #16
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d01b      	beq.n	8006620 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f06f 0210 	mvn.w	r2, #16
 80065f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2208      	movs	r2, #8
 80065f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	69db      	ldr	r3, [r3, #28]
 80065fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006602:	2b00      	cmp	r3, #0
 8006604:	d003      	beq.n	800660e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f000 f860 	bl	80066cc <HAL_TIM_IC_CaptureCallback>
 800660c:	e005      	b.n	800661a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f000 f852 	bl	80066b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006614:	6878      	ldr	r0, [r7, #4]
 8006616:	f000 f863 	bl	80066e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2200      	movs	r2, #0
 800661e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	f003 0301 	and.w	r3, r3, #1
 8006626:	2b00      	cmp	r3, #0
 8006628:	d00c      	beq.n	8006644 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	f003 0301 	and.w	r3, r3, #1
 8006630:	2b00      	cmp	r3, #0
 8006632:	d007      	beq.n	8006644 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f06f 0201 	mvn.w	r2, #1
 800663c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800663e:	6878      	ldr	r0, [r7, #4]
 8006640:	f7fb fb5a 	bl	8001cf8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800664a:	2b00      	cmp	r3, #0
 800664c:	d00c      	beq.n	8006668 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006654:	2b00      	cmp	r3, #0
 8006656:	d007      	beq.n	8006668 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006660:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f000 f9a2 	bl	80069ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800666e:	2b00      	cmp	r3, #0
 8006670:	d00c      	beq.n	800668c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006678:	2b00      	cmp	r3, #0
 800667a:	d007      	beq.n	800668c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006684:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f000 f834 	bl	80066f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	f003 0320 	and.w	r3, r3, #32
 8006692:	2b00      	cmp	r3, #0
 8006694:	d00c      	beq.n	80066b0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	f003 0320 	and.w	r3, r3, #32
 800669c:	2b00      	cmp	r3, #0
 800669e:	d007      	beq.n	80066b0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f06f 0220 	mvn.w	r2, #32
 80066a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f000 f974 	bl	8006998 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80066b0:	bf00      	nop
 80066b2:	3710      	adds	r7, #16
 80066b4:	46bd      	mov	sp, r7
 80066b6:	bd80      	pop	{r7, pc}

080066b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b083      	sub	sp, #12
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80066c0:	bf00      	nop
 80066c2:	370c      	adds	r7, #12
 80066c4:	46bd      	mov	sp, r7
 80066c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ca:	4770      	bx	lr

080066cc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80066cc:	b480      	push	{r7}
 80066ce:	b083      	sub	sp, #12
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80066d4:	bf00      	nop
 80066d6:	370c      	adds	r7, #12
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr

080066e0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b083      	sub	sp, #12
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80066e8:	bf00      	nop
 80066ea:	370c      	adds	r7, #12
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr

080066f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b083      	sub	sp, #12
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80066fc:	bf00      	nop
 80066fe:	370c      	adds	r7, #12
 8006700:	46bd      	mov	sp, r7
 8006702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006706:	4770      	bx	lr

08006708 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006708:	b480      	push	{r7}
 800670a:	b085      	sub	sp, #20
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
 8006710:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	4a43      	ldr	r2, [pc, #268]	@ (8006828 <TIM_Base_SetConfig+0x120>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d013      	beq.n	8006748 <TIM_Base_SetConfig+0x40>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006726:	d00f      	beq.n	8006748 <TIM_Base_SetConfig+0x40>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	4a40      	ldr	r2, [pc, #256]	@ (800682c <TIM_Base_SetConfig+0x124>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d00b      	beq.n	8006748 <TIM_Base_SetConfig+0x40>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	4a3f      	ldr	r2, [pc, #252]	@ (8006830 <TIM_Base_SetConfig+0x128>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d007      	beq.n	8006748 <TIM_Base_SetConfig+0x40>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	4a3e      	ldr	r2, [pc, #248]	@ (8006834 <TIM_Base_SetConfig+0x12c>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d003      	beq.n	8006748 <TIM_Base_SetConfig+0x40>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	4a3d      	ldr	r2, [pc, #244]	@ (8006838 <TIM_Base_SetConfig+0x130>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d108      	bne.n	800675a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800674e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	685b      	ldr	r3, [r3, #4]
 8006754:	68fa      	ldr	r2, [r7, #12]
 8006756:	4313      	orrs	r3, r2
 8006758:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	4a32      	ldr	r2, [pc, #200]	@ (8006828 <TIM_Base_SetConfig+0x120>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d02b      	beq.n	80067ba <TIM_Base_SetConfig+0xb2>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006768:	d027      	beq.n	80067ba <TIM_Base_SetConfig+0xb2>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	4a2f      	ldr	r2, [pc, #188]	@ (800682c <TIM_Base_SetConfig+0x124>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d023      	beq.n	80067ba <TIM_Base_SetConfig+0xb2>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	4a2e      	ldr	r2, [pc, #184]	@ (8006830 <TIM_Base_SetConfig+0x128>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d01f      	beq.n	80067ba <TIM_Base_SetConfig+0xb2>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	4a2d      	ldr	r2, [pc, #180]	@ (8006834 <TIM_Base_SetConfig+0x12c>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d01b      	beq.n	80067ba <TIM_Base_SetConfig+0xb2>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	4a2c      	ldr	r2, [pc, #176]	@ (8006838 <TIM_Base_SetConfig+0x130>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d017      	beq.n	80067ba <TIM_Base_SetConfig+0xb2>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	4a2b      	ldr	r2, [pc, #172]	@ (800683c <TIM_Base_SetConfig+0x134>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d013      	beq.n	80067ba <TIM_Base_SetConfig+0xb2>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	4a2a      	ldr	r2, [pc, #168]	@ (8006840 <TIM_Base_SetConfig+0x138>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d00f      	beq.n	80067ba <TIM_Base_SetConfig+0xb2>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	4a29      	ldr	r2, [pc, #164]	@ (8006844 <TIM_Base_SetConfig+0x13c>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d00b      	beq.n	80067ba <TIM_Base_SetConfig+0xb2>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	4a28      	ldr	r2, [pc, #160]	@ (8006848 <TIM_Base_SetConfig+0x140>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d007      	beq.n	80067ba <TIM_Base_SetConfig+0xb2>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	4a27      	ldr	r2, [pc, #156]	@ (800684c <TIM_Base_SetConfig+0x144>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d003      	beq.n	80067ba <TIM_Base_SetConfig+0xb2>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	4a26      	ldr	r2, [pc, #152]	@ (8006850 <TIM_Base_SetConfig+0x148>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d108      	bne.n	80067cc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	68db      	ldr	r3, [r3, #12]
 80067c6:	68fa      	ldr	r2, [r7, #12]
 80067c8:	4313      	orrs	r3, r2
 80067ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	695b      	ldr	r3, [r3, #20]
 80067d6:	4313      	orrs	r3, r2
 80067d8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	689a      	ldr	r2, [r3, #8]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	681a      	ldr	r2, [r3, #0]
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	4a0e      	ldr	r2, [pc, #56]	@ (8006828 <TIM_Base_SetConfig+0x120>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d003      	beq.n	80067fa <TIM_Base_SetConfig+0xf2>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	4a10      	ldr	r2, [pc, #64]	@ (8006838 <TIM_Base_SetConfig+0x130>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d103      	bne.n	8006802 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	691a      	ldr	r2, [r3, #16]
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f043 0204 	orr.w	r2, r3, #4
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2201      	movs	r2, #1
 8006812:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	68fa      	ldr	r2, [r7, #12]
 8006818:	601a      	str	r2, [r3, #0]
}
 800681a:	bf00      	nop
 800681c:	3714      	adds	r7, #20
 800681e:	46bd      	mov	sp, r7
 8006820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006824:	4770      	bx	lr
 8006826:	bf00      	nop
 8006828:	40010000 	.word	0x40010000
 800682c:	40000400 	.word	0x40000400
 8006830:	40000800 	.word	0x40000800
 8006834:	40000c00 	.word	0x40000c00
 8006838:	40010400 	.word	0x40010400
 800683c:	40014000 	.word	0x40014000
 8006840:	40014400 	.word	0x40014400
 8006844:	40014800 	.word	0x40014800
 8006848:	40001800 	.word	0x40001800
 800684c:	40001c00 	.word	0x40001c00
 8006850:	40002000 	.word	0x40002000

08006854 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006854:	b480      	push	{r7}
 8006856:	b087      	sub	sp, #28
 8006858:	af00      	add	r7, sp, #0
 800685a:	60f8      	str	r0, [r7, #12]
 800685c:	60b9      	str	r1, [r7, #8]
 800685e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	f003 031f 	and.w	r3, r3, #31
 8006866:	2201      	movs	r2, #1
 8006868:	fa02 f303 	lsl.w	r3, r2, r3
 800686c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	6a1a      	ldr	r2, [r3, #32]
 8006872:	697b      	ldr	r3, [r7, #20]
 8006874:	43db      	mvns	r3, r3
 8006876:	401a      	ands	r2, r3
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	6a1a      	ldr	r2, [r3, #32]
 8006880:	68bb      	ldr	r3, [r7, #8]
 8006882:	f003 031f 	and.w	r3, r3, #31
 8006886:	6879      	ldr	r1, [r7, #4]
 8006888:	fa01 f303 	lsl.w	r3, r1, r3
 800688c:	431a      	orrs	r2, r3
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	621a      	str	r2, [r3, #32]
}
 8006892:	bf00      	nop
 8006894:	371c      	adds	r7, #28
 8006896:	46bd      	mov	sp, r7
 8006898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689c:	4770      	bx	lr
	...

080068a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80068a0:	b480      	push	{r7}
 80068a2:	b085      	sub	sp, #20
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
 80068a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068b0:	2b01      	cmp	r3, #1
 80068b2:	d101      	bne.n	80068b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80068b4:	2302      	movs	r3, #2
 80068b6:	e05a      	b.n	800696e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2201      	movs	r2, #1
 80068bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2202      	movs	r2, #2
 80068c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	685b      	ldr	r3, [r3, #4]
 80068ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	689b      	ldr	r3, [r3, #8]
 80068d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	68fa      	ldr	r2, [r7, #12]
 80068e6:	4313      	orrs	r3, r2
 80068e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	68fa      	ldr	r2, [r7, #12]
 80068f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a21      	ldr	r2, [pc, #132]	@ (800697c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d022      	beq.n	8006942 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006904:	d01d      	beq.n	8006942 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a1d      	ldr	r2, [pc, #116]	@ (8006980 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d018      	beq.n	8006942 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a1b      	ldr	r2, [pc, #108]	@ (8006984 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d013      	beq.n	8006942 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a1a      	ldr	r2, [pc, #104]	@ (8006988 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d00e      	beq.n	8006942 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a18      	ldr	r2, [pc, #96]	@ (800698c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d009      	beq.n	8006942 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a17      	ldr	r2, [pc, #92]	@ (8006990 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d004      	beq.n	8006942 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4a15      	ldr	r2, [pc, #84]	@ (8006994 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d10c      	bne.n	800695c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006948:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	68ba      	ldr	r2, [r7, #8]
 8006950:	4313      	orrs	r3, r2
 8006952:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	68ba      	ldr	r2, [r7, #8]
 800695a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2201      	movs	r2, #1
 8006960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2200      	movs	r2, #0
 8006968:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800696c:	2300      	movs	r3, #0
}
 800696e:	4618      	mov	r0, r3
 8006970:	3714      	adds	r7, #20
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr
 800697a:	bf00      	nop
 800697c:	40010000 	.word	0x40010000
 8006980:	40000400 	.word	0x40000400
 8006984:	40000800 	.word	0x40000800
 8006988:	40000c00 	.word	0x40000c00
 800698c:	40010400 	.word	0x40010400
 8006990:	40014000 	.word	0x40014000
 8006994:	40001800 	.word	0x40001800

08006998 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006998:	b480      	push	{r7}
 800699a:	b083      	sub	sp, #12
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80069a0:	bf00      	nop
 80069a2:	370c      	adds	r7, #12
 80069a4:	46bd      	mov	sp, r7
 80069a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069aa:	4770      	bx	lr

080069ac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80069ac:	b480      	push	{r7}
 80069ae:	b083      	sub	sp, #12
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80069b4:	bf00      	nop
 80069b6:	370c      	adds	r7, #12
 80069b8:	46bd      	mov	sp, r7
 80069ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069be:	4770      	bx	lr

080069c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b082      	sub	sp, #8
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d101      	bne.n	80069d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80069ce:	2301      	movs	r3, #1
 80069d0:	e042      	b.n	8006a58 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069d8:	b2db      	uxtb	r3, r3
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d106      	bne.n	80069ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2200      	movs	r2, #0
 80069e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80069e6:	6878      	ldr	r0, [r7, #4]
 80069e8:	f7fb fc32 	bl	8002250 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2224      	movs	r2, #36	@ 0x24
 80069f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	68da      	ldr	r2, [r3, #12]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006a02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f000 f973 	bl	8006cf0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	691a      	ldr	r2, [r3, #16]
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006a18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	695a      	ldr	r2, [r3, #20]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006a28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	68da      	ldr	r2, [r3, #12]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006a38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2220      	movs	r2, #32
 8006a44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2220      	movs	r2, #32
 8006a4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2200      	movs	r2, #0
 8006a54:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006a56:	2300      	movs	r3, #0
}
 8006a58:	4618      	mov	r0, r3
 8006a5a:	3708      	adds	r7, #8
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	bd80      	pop	{r7, pc}

08006a60 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b08a      	sub	sp, #40	@ 0x28
 8006a64:	af02      	add	r7, sp, #8
 8006a66:	60f8      	str	r0, [r7, #12]
 8006a68:	60b9      	str	r1, [r7, #8]
 8006a6a:	603b      	str	r3, [r7, #0]
 8006a6c:	4613      	mov	r3, r2
 8006a6e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006a70:	2300      	movs	r3, #0
 8006a72:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a7a:	b2db      	uxtb	r3, r3
 8006a7c:	2b20      	cmp	r3, #32
 8006a7e:	d175      	bne.n	8006b6c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d002      	beq.n	8006a8c <HAL_UART_Transmit+0x2c>
 8006a86:	88fb      	ldrh	r3, [r7, #6]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d101      	bne.n	8006a90 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	e06e      	b.n	8006b6e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	2200      	movs	r2, #0
 8006a94:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2221      	movs	r2, #33	@ 0x21
 8006a9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006a9e:	f7fc f8b1 	bl	8002c04 <HAL_GetTick>
 8006aa2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	88fa      	ldrh	r2, [r7, #6]
 8006aa8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	88fa      	ldrh	r2, [r7, #6]
 8006aae:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	689b      	ldr	r3, [r3, #8]
 8006ab4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ab8:	d108      	bne.n	8006acc <HAL_UART_Transmit+0x6c>
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	691b      	ldr	r3, [r3, #16]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d104      	bne.n	8006acc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006ac6:	68bb      	ldr	r3, [r7, #8]
 8006ac8:	61bb      	str	r3, [r7, #24]
 8006aca:	e003      	b.n	8006ad4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006ad4:	e02e      	b.n	8006b34 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	9300      	str	r3, [sp, #0]
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	2200      	movs	r2, #0
 8006ade:	2180      	movs	r1, #128	@ 0x80
 8006ae0:	68f8      	ldr	r0, [r7, #12]
 8006ae2:	f000 f848 	bl	8006b76 <UART_WaitOnFlagUntilTimeout>
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d005      	beq.n	8006af8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	2220      	movs	r2, #32
 8006af0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006af4:	2303      	movs	r3, #3
 8006af6:	e03a      	b.n	8006b6e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006af8:	69fb      	ldr	r3, [r7, #28]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d10b      	bne.n	8006b16 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006afe:	69bb      	ldr	r3, [r7, #24]
 8006b00:	881b      	ldrh	r3, [r3, #0]
 8006b02:	461a      	mov	r2, r3
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006b0c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006b0e:	69bb      	ldr	r3, [r7, #24]
 8006b10:	3302      	adds	r3, #2
 8006b12:	61bb      	str	r3, [r7, #24]
 8006b14:	e007      	b.n	8006b26 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006b16:	69fb      	ldr	r3, [r7, #28]
 8006b18:	781a      	ldrb	r2, [r3, #0]
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006b20:	69fb      	ldr	r3, [r7, #28]
 8006b22:	3301      	adds	r3, #1
 8006b24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006b2a:	b29b      	uxth	r3, r3
 8006b2c:	3b01      	subs	r3, #1
 8006b2e:	b29a      	uxth	r2, r3
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006b38:	b29b      	uxth	r3, r3
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d1cb      	bne.n	8006ad6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	9300      	str	r3, [sp, #0]
 8006b42:	697b      	ldr	r3, [r7, #20]
 8006b44:	2200      	movs	r2, #0
 8006b46:	2140      	movs	r1, #64	@ 0x40
 8006b48:	68f8      	ldr	r0, [r7, #12]
 8006b4a:	f000 f814 	bl	8006b76 <UART_WaitOnFlagUntilTimeout>
 8006b4e:	4603      	mov	r3, r0
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d005      	beq.n	8006b60 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	2220      	movs	r2, #32
 8006b58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006b5c:	2303      	movs	r3, #3
 8006b5e:	e006      	b.n	8006b6e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2220      	movs	r2, #32
 8006b64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006b68:	2300      	movs	r3, #0
 8006b6a:	e000      	b.n	8006b6e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006b6c:	2302      	movs	r3, #2
  }
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3720      	adds	r7, #32
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}

08006b76 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006b76:	b580      	push	{r7, lr}
 8006b78:	b086      	sub	sp, #24
 8006b7a:	af00      	add	r7, sp, #0
 8006b7c:	60f8      	str	r0, [r7, #12]
 8006b7e:	60b9      	str	r1, [r7, #8]
 8006b80:	603b      	str	r3, [r7, #0]
 8006b82:	4613      	mov	r3, r2
 8006b84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b86:	e03b      	b.n	8006c00 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b88:	6a3b      	ldr	r3, [r7, #32]
 8006b8a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006b8e:	d037      	beq.n	8006c00 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b90:	f7fc f838 	bl	8002c04 <HAL_GetTick>
 8006b94:	4602      	mov	r2, r0
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	1ad3      	subs	r3, r2, r3
 8006b9a:	6a3a      	ldr	r2, [r7, #32]
 8006b9c:	429a      	cmp	r2, r3
 8006b9e:	d302      	bcc.n	8006ba6 <UART_WaitOnFlagUntilTimeout+0x30>
 8006ba0:	6a3b      	ldr	r3, [r7, #32]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d101      	bne.n	8006baa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006ba6:	2303      	movs	r3, #3
 8006ba8:	e03a      	b.n	8006c20 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	68db      	ldr	r3, [r3, #12]
 8006bb0:	f003 0304 	and.w	r3, r3, #4
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d023      	beq.n	8006c00 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	2b80      	cmp	r3, #128	@ 0x80
 8006bbc:	d020      	beq.n	8006c00 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	2b40      	cmp	r3, #64	@ 0x40
 8006bc2:	d01d      	beq.n	8006c00 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f003 0308 	and.w	r3, r3, #8
 8006bce:	2b08      	cmp	r3, #8
 8006bd0:	d116      	bne.n	8006c00 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	617b      	str	r3, [r7, #20]
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	617b      	str	r3, [r7, #20]
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	617b      	str	r3, [r7, #20]
 8006be6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006be8:	68f8      	ldr	r0, [r7, #12]
 8006bea:	f000 f81d 	bl	8006c28 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2208      	movs	r2, #8
 8006bf2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	e00f      	b.n	8006c20 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	681a      	ldr	r2, [r3, #0]
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	4013      	ands	r3, r2
 8006c0a:	68ba      	ldr	r2, [r7, #8]
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	bf0c      	ite	eq
 8006c10:	2301      	moveq	r3, #1
 8006c12:	2300      	movne	r3, #0
 8006c14:	b2db      	uxtb	r3, r3
 8006c16:	461a      	mov	r2, r3
 8006c18:	79fb      	ldrb	r3, [r7, #7]
 8006c1a:	429a      	cmp	r2, r3
 8006c1c:	d0b4      	beq.n	8006b88 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006c1e:	2300      	movs	r3, #0
}
 8006c20:	4618      	mov	r0, r3
 8006c22:	3718      	adds	r7, #24
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bd80      	pop	{r7, pc}

08006c28 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b095      	sub	sp, #84	@ 0x54
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	330c      	adds	r3, #12
 8006c36:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c3a:	e853 3f00 	ldrex	r3, [r3]
 8006c3e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006c46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	330c      	adds	r3, #12
 8006c4e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006c50:	643a      	str	r2, [r7, #64]	@ 0x40
 8006c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c54:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006c56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006c58:	e841 2300 	strex	r3, r2, [r1]
 8006c5c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006c5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d1e5      	bne.n	8006c30 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	3314      	adds	r3, #20
 8006c6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c6c:	6a3b      	ldr	r3, [r7, #32]
 8006c6e:	e853 3f00 	ldrex	r3, [r3]
 8006c72:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c74:	69fb      	ldr	r3, [r7, #28]
 8006c76:	f023 0301 	bic.w	r3, r3, #1
 8006c7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	3314      	adds	r3, #20
 8006c82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c84:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006c86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c8c:	e841 2300 	strex	r3, r2, [r1]
 8006c90:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d1e5      	bne.n	8006c64 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c9c:	2b01      	cmp	r3, #1
 8006c9e:	d119      	bne.n	8006cd4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	330c      	adds	r3, #12
 8006ca6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	e853 3f00 	ldrex	r3, [r3]
 8006cae:	60bb      	str	r3, [r7, #8]
   return(result);
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	f023 0310 	bic.w	r3, r3, #16
 8006cb6:	647b      	str	r3, [r7, #68]	@ 0x44
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	330c      	adds	r3, #12
 8006cbe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006cc0:	61ba      	str	r2, [r7, #24]
 8006cc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cc4:	6979      	ldr	r1, [r7, #20]
 8006cc6:	69ba      	ldr	r2, [r7, #24]
 8006cc8:	e841 2300 	strex	r3, r2, [r1]
 8006ccc:	613b      	str	r3, [r7, #16]
   return(result);
 8006cce:	693b      	ldr	r3, [r7, #16]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d1e5      	bne.n	8006ca0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2220      	movs	r2, #32
 8006cd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006ce2:	bf00      	nop
 8006ce4:	3754      	adds	r7, #84	@ 0x54
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cec:	4770      	bx	lr
	...

08006cf0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006cf0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006cf4:	b0c0      	sub	sp, #256	@ 0x100
 8006cf6:	af00      	add	r7, sp, #0
 8006cf8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	691b      	ldr	r3, [r3, #16]
 8006d04:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d0c:	68d9      	ldr	r1, [r3, #12]
 8006d0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d12:	681a      	ldr	r2, [r3, #0]
 8006d14:	ea40 0301 	orr.w	r3, r0, r1
 8006d18:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006d1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d1e:	689a      	ldr	r2, [r3, #8]
 8006d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d24:	691b      	ldr	r3, [r3, #16]
 8006d26:	431a      	orrs	r2, r3
 8006d28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d2c:	695b      	ldr	r3, [r3, #20]
 8006d2e:	431a      	orrs	r2, r3
 8006d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d34:	69db      	ldr	r3, [r3, #28]
 8006d36:	4313      	orrs	r3, r2
 8006d38:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006d3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	68db      	ldr	r3, [r3, #12]
 8006d44:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006d48:	f021 010c 	bic.w	r1, r1, #12
 8006d4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d50:	681a      	ldr	r2, [r3, #0]
 8006d52:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006d56:	430b      	orrs	r3, r1
 8006d58:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006d5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	695b      	ldr	r3, [r3, #20]
 8006d62:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006d66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d6a:	6999      	ldr	r1, [r3, #24]
 8006d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d70:	681a      	ldr	r2, [r3, #0]
 8006d72:	ea40 0301 	orr.w	r3, r0, r1
 8006d76:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006d78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	4b8f      	ldr	r3, [pc, #572]	@ (8006fbc <UART_SetConfig+0x2cc>)
 8006d80:	429a      	cmp	r2, r3
 8006d82:	d005      	beq.n	8006d90 <UART_SetConfig+0xa0>
 8006d84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d88:	681a      	ldr	r2, [r3, #0]
 8006d8a:	4b8d      	ldr	r3, [pc, #564]	@ (8006fc0 <UART_SetConfig+0x2d0>)
 8006d8c:	429a      	cmp	r2, r3
 8006d8e:	d104      	bne.n	8006d9a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006d90:	f7fd ff1c 	bl	8004bcc <HAL_RCC_GetPCLK2Freq>
 8006d94:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006d98:	e003      	b.n	8006da2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006d9a:	f7fd ff03 	bl	8004ba4 <HAL_RCC_GetPCLK1Freq>
 8006d9e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006da2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006da6:	69db      	ldr	r3, [r3, #28]
 8006da8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006dac:	f040 810c 	bne.w	8006fc8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006db0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006db4:	2200      	movs	r2, #0
 8006db6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006dba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006dbe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006dc2:	4622      	mov	r2, r4
 8006dc4:	462b      	mov	r3, r5
 8006dc6:	1891      	adds	r1, r2, r2
 8006dc8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006dca:	415b      	adcs	r3, r3
 8006dcc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006dce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006dd2:	4621      	mov	r1, r4
 8006dd4:	eb12 0801 	adds.w	r8, r2, r1
 8006dd8:	4629      	mov	r1, r5
 8006dda:	eb43 0901 	adc.w	r9, r3, r1
 8006dde:	f04f 0200 	mov.w	r2, #0
 8006de2:	f04f 0300 	mov.w	r3, #0
 8006de6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006dea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006dee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006df2:	4690      	mov	r8, r2
 8006df4:	4699      	mov	r9, r3
 8006df6:	4623      	mov	r3, r4
 8006df8:	eb18 0303 	adds.w	r3, r8, r3
 8006dfc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006e00:	462b      	mov	r3, r5
 8006e02:	eb49 0303 	adc.w	r3, r9, r3
 8006e06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006e0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	2200      	movs	r2, #0
 8006e12:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006e16:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006e1a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006e1e:	460b      	mov	r3, r1
 8006e20:	18db      	adds	r3, r3, r3
 8006e22:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e24:	4613      	mov	r3, r2
 8006e26:	eb42 0303 	adc.w	r3, r2, r3
 8006e2a:	657b      	str	r3, [r7, #84]	@ 0x54
 8006e2c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006e30:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006e34:	f7f9 fed8 	bl	8000be8 <__aeabi_uldivmod>
 8006e38:	4602      	mov	r2, r0
 8006e3a:	460b      	mov	r3, r1
 8006e3c:	4b61      	ldr	r3, [pc, #388]	@ (8006fc4 <UART_SetConfig+0x2d4>)
 8006e3e:	fba3 2302 	umull	r2, r3, r3, r2
 8006e42:	095b      	lsrs	r3, r3, #5
 8006e44:	011c      	lsls	r4, r3, #4
 8006e46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006e50:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006e54:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006e58:	4642      	mov	r2, r8
 8006e5a:	464b      	mov	r3, r9
 8006e5c:	1891      	adds	r1, r2, r2
 8006e5e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006e60:	415b      	adcs	r3, r3
 8006e62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e64:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006e68:	4641      	mov	r1, r8
 8006e6a:	eb12 0a01 	adds.w	sl, r2, r1
 8006e6e:	4649      	mov	r1, r9
 8006e70:	eb43 0b01 	adc.w	fp, r3, r1
 8006e74:	f04f 0200 	mov.w	r2, #0
 8006e78:	f04f 0300 	mov.w	r3, #0
 8006e7c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006e80:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006e84:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006e88:	4692      	mov	sl, r2
 8006e8a:	469b      	mov	fp, r3
 8006e8c:	4643      	mov	r3, r8
 8006e8e:	eb1a 0303 	adds.w	r3, sl, r3
 8006e92:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006e96:	464b      	mov	r3, r9
 8006e98:	eb4b 0303 	adc.w	r3, fp, r3
 8006e9c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ea4:	685b      	ldr	r3, [r3, #4]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006eac:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006eb0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006eb4:	460b      	mov	r3, r1
 8006eb6:	18db      	adds	r3, r3, r3
 8006eb8:	643b      	str	r3, [r7, #64]	@ 0x40
 8006eba:	4613      	mov	r3, r2
 8006ebc:	eb42 0303 	adc.w	r3, r2, r3
 8006ec0:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ec2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006ec6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006eca:	f7f9 fe8d 	bl	8000be8 <__aeabi_uldivmod>
 8006ece:	4602      	mov	r2, r0
 8006ed0:	460b      	mov	r3, r1
 8006ed2:	4611      	mov	r1, r2
 8006ed4:	4b3b      	ldr	r3, [pc, #236]	@ (8006fc4 <UART_SetConfig+0x2d4>)
 8006ed6:	fba3 2301 	umull	r2, r3, r3, r1
 8006eda:	095b      	lsrs	r3, r3, #5
 8006edc:	2264      	movs	r2, #100	@ 0x64
 8006ede:	fb02 f303 	mul.w	r3, r2, r3
 8006ee2:	1acb      	subs	r3, r1, r3
 8006ee4:	00db      	lsls	r3, r3, #3
 8006ee6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006eea:	4b36      	ldr	r3, [pc, #216]	@ (8006fc4 <UART_SetConfig+0x2d4>)
 8006eec:	fba3 2302 	umull	r2, r3, r3, r2
 8006ef0:	095b      	lsrs	r3, r3, #5
 8006ef2:	005b      	lsls	r3, r3, #1
 8006ef4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006ef8:	441c      	add	r4, r3
 8006efa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006efe:	2200      	movs	r2, #0
 8006f00:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006f04:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006f08:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006f0c:	4642      	mov	r2, r8
 8006f0e:	464b      	mov	r3, r9
 8006f10:	1891      	adds	r1, r2, r2
 8006f12:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006f14:	415b      	adcs	r3, r3
 8006f16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f18:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006f1c:	4641      	mov	r1, r8
 8006f1e:	1851      	adds	r1, r2, r1
 8006f20:	6339      	str	r1, [r7, #48]	@ 0x30
 8006f22:	4649      	mov	r1, r9
 8006f24:	414b      	adcs	r3, r1
 8006f26:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f28:	f04f 0200 	mov.w	r2, #0
 8006f2c:	f04f 0300 	mov.w	r3, #0
 8006f30:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006f34:	4659      	mov	r1, fp
 8006f36:	00cb      	lsls	r3, r1, #3
 8006f38:	4651      	mov	r1, sl
 8006f3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f3e:	4651      	mov	r1, sl
 8006f40:	00ca      	lsls	r2, r1, #3
 8006f42:	4610      	mov	r0, r2
 8006f44:	4619      	mov	r1, r3
 8006f46:	4603      	mov	r3, r0
 8006f48:	4642      	mov	r2, r8
 8006f4a:	189b      	adds	r3, r3, r2
 8006f4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006f50:	464b      	mov	r3, r9
 8006f52:	460a      	mov	r2, r1
 8006f54:	eb42 0303 	adc.w	r3, r2, r3
 8006f58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f60:	685b      	ldr	r3, [r3, #4]
 8006f62:	2200      	movs	r2, #0
 8006f64:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006f68:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006f6c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006f70:	460b      	mov	r3, r1
 8006f72:	18db      	adds	r3, r3, r3
 8006f74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f76:	4613      	mov	r3, r2
 8006f78:	eb42 0303 	adc.w	r3, r2, r3
 8006f7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f7e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006f82:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006f86:	f7f9 fe2f 	bl	8000be8 <__aeabi_uldivmod>
 8006f8a:	4602      	mov	r2, r0
 8006f8c:	460b      	mov	r3, r1
 8006f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8006fc4 <UART_SetConfig+0x2d4>)
 8006f90:	fba3 1302 	umull	r1, r3, r3, r2
 8006f94:	095b      	lsrs	r3, r3, #5
 8006f96:	2164      	movs	r1, #100	@ 0x64
 8006f98:	fb01 f303 	mul.w	r3, r1, r3
 8006f9c:	1ad3      	subs	r3, r2, r3
 8006f9e:	00db      	lsls	r3, r3, #3
 8006fa0:	3332      	adds	r3, #50	@ 0x32
 8006fa2:	4a08      	ldr	r2, [pc, #32]	@ (8006fc4 <UART_SetConfig+0x2d4>)
 8006fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8006fa8:	095b      	lsrs	r3, r3, #5
 8006faa:	f003 0207 	and.w	r2, r3, #7
 8006fae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4422      	add	r2, r4
 8006fb6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006fb8:	e106      	b.n	80071c8 <UART_SetConfig+0x4d8>
 8006fba:	bf00      	nop
 8006fbc:	40011000 	.word	0x40011000
 8006fc0:	40011400 	.word	0x40011400
 8006fc4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006fc8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fcc:	2200      	movs	r2, #0
 8006fce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006fd2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006fd6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006fda:	4642      	mov	r2, r8
 8006fdc:	464b      	mov	r3, r9
 8006fde:	1891      	adds	r1, r2, r2
 8006fe0:	6239      	str	r1, [r7, #32]
 8006fe2:	415b      	adcs	r3, r3
 8006fe4:	627b      	str	r3, [r7, #36]	@ 0x24
 8006fe6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006fea:	4641      	mov	r1, r8
 8006fec:	1854      	adds	r4, r2, r1
 8006fee:	4649      	mov	r1, r9
 8006ff0:	eb43 0501 	adc.w	r5, r3, r1
 8006ff4:	f04f 0200 	mov.w	r2, #0
 8006ff8:	f04f 0300 	mov.w	r3, #0
 8006ffc:	00eb      	lsls	r3, r5, #3
 8006ffe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007002:	00e2      	lsls	r2, r4, #3
 8007004:	4614      	mov	r4, r2
 8007006:	461d      	mov	r5, r3
 8007008:	4643      	mov	r3, r8
 800700a:	18e3      	adds	r3, r4, r3
 800700c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007010:	464b      	mov	r3, r9
 8007012:	eb45 0303 	adc.w	r3, r5, r3
 8007016:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800701a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800701e:	685b      	ldr	r3, [r3, #4]
 8007020:	2200      	movs	r2, #0
 8007022:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007026:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800702a:	f04f 0200 	mov.w	r2, #0
 800702e:	f04f 0300 	mov.w	r3, #0
 8007032:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007036:	4629      	mov	r1, r5
 8007038:	008b      	lsls	r3, r1, #2
 800703a:	4621      	mov	r1, r4
 800703c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007040:	4621      	mov	r1, r4
 8007042:	008a      	lsls	r2, r1, #2
 8007044:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007048:	f7f9 fdce 	bl	8000be8 <__aeabi_uldivmod>
 800704c:	4602      	mov	r2, r0
 800704e:	460b      	mov	r3, r1
 8007050:	4b60      	ldr	r3, [pc, #384]	@ (80071d4 <UART_SetConfig+0x4e4>)
 8007052:	fba3 2302 	umull	r2, r3, r3, r2
 8007056:	095b      	lsrs	r3, r3, #5
 8007058:	011c      	lsls	r4, r3, #4
 800705a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800705e:	2200      	movs	r2, #0
 8007060:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007064:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007068:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800706c:	4642      	mov	r2, r8
 800706e:	464b      	mov	r3, r9
 8007070:	1891      	adds	r1, r2, r2
 8007072:	61b9      	str	r1, [r7, #24]
 8007074:	415b      	adcs	r3, r3
 8007076:	61fb      	str	r3, [r7, #28]
 8007078:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800707c:	4641      	mov	r1, r8
 800707e:	1851      	adds	r1, r2, r1
 8007080:	6139      	str	r1, [r7, #16]
 8007082:	4649      	mov	r1, r9
 8007084:	414b      	adcs	r3, r1
 8007086:	617b      	str	r3, [r7, #20]
 8007088:	f04f 0200 	mov.w	r2, #0
 800708c:	f04f 0300 	mov.w	r3, #0
 8007090:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007094:	4659      	mov	r1, fp
 8007096:	00cb      	lsls	r3, r1, #3
 8007098:	4651      	mov	r1, sl
 800709a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800709e:	4651      	mov	r1, sl
 80070a0:	00ca      	lsls	r2, r1, #3
 80070a2:	4610      	mov	r0, r2
 80070a4:	4619      	mov	r1, r3
 80070a6:	4603      	mov	r3, r0
 80070a8:	4642      	mov	r2, r8
 80070aa:	189b      	adds	r3, r3, r2
 80070ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80070b0:	464b      	mov	r3, r9
 80070b2:	460a      	mov	r2, r1
 80070b4:	eb42 0303 	adc.w	r3, r2, r3
 80070b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80070bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	2200      	movs	r2, #0
 80070c4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80070c6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80070c8:	f04f 0200 	mov.w	r2, #0
 80070cc:	f04f 0300 	mov.w	r3, #0
 80070d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80070d4:	4649      	mov	r1, r9
 80070d6:	008b      	lsls	r3, r1, #2
 80070d8:	4641      	mov	r1, r8
 80070da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80070de:	4641      	mov	r1, r8
 80070e0:	008a      	lsls	r2, r1, #2
 80070e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80070e6:	f7f9 fd7f 	bl	8000be8 <__aeabi_uldivmod>
 80070ea:	4602      	mov	r2, r0
 80070ec:	460b      	mov	r3, r1
 80070ee:	4611      	mov	r1, r2
 80070f0:	4b38      	ldr	r3, [pc, #224]	@ (80071d4 <UART_SetConfig+0x4e4>)
 80070f2:	fba3 2301 	umull	r2, r3, r3, r1
 80070f6:	095b      	lsrs	r3, r3, #5
 80070f8:	2264      	movs	r2, #100	@ 0x64
 80070fa:	fb02 f303 	mul.w	r3, r2, r3
 80070fe:	1acb      	subs	r3, r1, r3
 8007100:	011b      	lsls	r3, r3, #4
 8007102:	3332      	adds	r3, #50	@ 0x32
 8007104:	4a33      	ldr	r2, [pc, #204]	@ (80071d4 <UART_SetConfig+0x4e4>)
 8007106:	fba2 2303 	umull	r2, r3, r2, r3
 800710a:	095b      	lsrs	r3, r3, #5
 800710c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007110:	441c      	add	r4, r3
 8007112:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007116:	2200      	movs	r2, #0
 8007118:	673b      	str	r3, [r7, #112]	@ 0x70
 800711a:	677a      	str	r2, [r7, #116]	@ 0x74
 800711c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007120:	4642      	mov	r2, r8
 8007122:	464b      	mov	r3, r9
 8007124:	1891      	adds	r1, r2, r2
 8007126:	60b9      	str	r1, [r7, #8]
 8007128:	415b      	adcs	r3, r3
 800712a:	60fb      	str	r3, [r7, #12]
 800712c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007130:	4641      	mov	r1, r8
 8007132:	1851      	adds	r1, r2, r1
 8007134:	6039      	str	r1, [r7, #0]
 8007136:	4649      	mov	r1, r9
 8007138:	414b      	adcs	r3, r1
 800713a:	607b      	str	r3, [r7, #4]
 800713c:	f04f 0200 	mov.w	r2, #0
 8007140:	f04f 0300 	mov.w	r3, #0
 8007144:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007148:	4659      	mov	r1, fp
 800714a:	00cb      	lsls	r3, r1, #3
 800714c:	4651      	mov	r1, sl
 800714e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007152:	4651      	mov	r1, sl
 8007154:	00ca      	lsls	r2, r1, #3
 8007156:	4610      	mov	r0, r2
 8007158:	4619      	mov	r1, r3
 800715a:	4603      	mov	r3, r0
 800715c:	4642      	mov	r2, r8
 800715e:	189b      	adds	r3, r3, r2
 8007160:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007162:	464b      	mov	r3, r9
 8007164:	460a      	mov	r2, r1
 8007166:	eb42 0303 	adc.w	r3, r2, r3
 800716a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800716c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007170:	685b      	ldr	r3, [r3, #4]
 8007172:	2200      	movs	r2, #0
 8007174:	663b      	str	r3, [r7, #96]	@ 0x60
 8007176:	667a      	str	r2, [r7, #100]	@ 0x64
 8007178:	f04f 0200 	mov.w	r2, #0
 800717c:	f04f 0300 	mov.w	r3, #0
 8007180:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007184:	4649      	mov	r1, r9
 8007186:	008b      	lsls	r3, r1, #2
 8007188:	4641      	mov	r1, r8
 800718a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800718e:	4641      	mov	r1, r8
 8007190:	008a      	lsls	r2, r1, #2
 8007192:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007196:	f7f9 fd27 	bl	8000be8 <__aeabi_uldivmod>
 800719a:	4602      	mov	r2, r0
 800719c:	460b      	mov	r3, r1
 800719e:	4b0d      	ldr	r3, [pc, #52]	@ (80071d4 <UART_SetConfig+0x4e4>)
 80071a0:	fba3 1302 	umull	r1, r3, r3, r2
 80071a4:	095b      	lsrs	r3, r3, #5
 80071a6:	2164      	movs	r1, #100	@ 0x64
 80071a8:	fb01 f303 	mul.w	r3, r1, r3
 80071ac:	1ad3      	subs	r3, r2, r3
 80071ae:	011b      	lsls	r3, r3, #4
 80071b0:	3332      	adds	r3, #50	@ 0x32
 80071b2:	4a08      	ldr	r2, [pc, #32]	@ (80071d4 <UART_SetConfig+0x4e4>)
 80071b4:	fba2 2303 	umull	r2, r3, r2, r3
 80071b8:	095b      	lsrs	r3, r3, #5
 80071ba:	f003 020f 	and.w	r2, r3, #15
 80071be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	4422      	add	r2, r4
 80071c6:	609a      	str	r2, [r3, #8]
}
 80071c8:	bf00      	nop
 80071ca:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80071ce:	46bd      	mov	sp, r7
 80071d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80071d4:	51eb851f 	.word	0x51eb851f

080071d8 <__NVIC_SetPriority>:
{
 80071d8:	b480      	push	{r7}
 80071da:	b083      	sub	sp, #12
 80071dc:	af00      	add	r7, sp, #0
 80071de:	4603      	mov	r3, r0
 80071e0:	6039      	str	r1, [r7, #0]
 80071e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80071e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	db0a      	blt.n	8007202 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	b2da      	uxtb	r2, r3
 80071f0:	490c      	ldr	r1, [pc, #48]	@ (8007224 <__NVIC_SetPriority+0x4c>)
 80071f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071f6:	0112      	lsls	r2, r2, #4
 80071f8:	b2d2      	uxtb	r2, r2
 80071fa:	440b      	add	r3, r1
 80071fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007200:	e00a      	b.n	8007218 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	b2da      	uxtb	r2, r3
 8007206:	4908      	ldr	r1, [pc, #32]	@ (8007228 <__NVIC_SetPriority+0x50>)
 8007208:	79fb      	ldrb	r3, [r7, #7]
 800720a:	f003 030f 	and.w	r3, r3, #15
 800720e:	3b04      	subs	r3, #4
 8007210:	0112      	lsls	r2, r2, #4
 8007212:	b2d2      	uxtb	r2, r2
 8007214:	440b      	add	r3, r1
 8007216:	761a      	strb	r2, [r3, #24]
}
 8007218:	bf00      	nop
 800721a:	370c      	adds	r7, #12
 800721c:	46bd      	mov	sp, r7
 800721e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007222:	4770      	bx	lr
 8007224:	e000e100 	.word	0xe000e100
 8007228:	e000ed00 	.word	0xe000ed00

0800722c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800722c:	b580      	push	{r7, lr}
 800722e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007230:	4b05      	ldr	r3, [pc, #20]	@ (8007248 <SysTick_Handler+0x1c>)
 8007232:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007234:	f002 fd34 	bl	8009ca0 <xTaskGetSchedulerState>
 8007238:	4603      	mov	r3, r0
 800723a:	2b01      	cmp	r3, #1
 800723c:	d001      	beq.n	8007242 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800723e:	f003 fc63 	bl	800ab08 <xPortSysTickHandler>
  }
}
 8007242:	bf00      	nop
 8007244:	bd80      	pop	{r7, pc}
 8007246:	bf00      	nop
 8007248:	e000e010 	.word	0xe000e010

0800724c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800724c:	b580      	push	{r7, lr}
 800724e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007250:	2100      	movs	r1, #0
 8007252:	f06f 0004 	mvn.w	r0, #4
 8007256:	f7ff ffbf 	bl	80071d8 <__NVIC_SetPriority>
#endif
}
 800725a:	bf00      	nop
 800725c:	bd80      	pop	{r7, pc}
	...

08007260 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007260:	b480      	push	{r7}
 8007262:	b083      	sub	sp, #12
 8007264:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007266:	f3ef 8305 	mrs	r3, IPSR
 800726a:	603b      	str	r3, [r7, #0]
  return(result);
 800726c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800726e:	2b00      	cmp	r3, #0
 8007270:	d003      	beq.n	800727a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007272:	f06f 0305 	mvn.w	r3, #5
 8007276:	607b      	str	r3, [r7, #4]
 8007278:	e00c      	b.n	8007294 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800727a:	4b0a      	ldr	r3, [pc, #40]	@ (80072a4 <osKernelInitialize+0x44>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d105      	bne.n	800728e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007282:	4b08      	ldr	r3, [pc, #32]	@ (80072a4 <osKernelInitialize+0x44>)
 8007284:	2201      	movs	r2, #1
 8007286:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007288:	2300      	movs	r3, #0
 800728a:	607b      	str	r3, [r7, #4]
 800728c:	e002      	b.n	8007294 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800728e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007292:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007294:	687b      	ldr	r3, [r7, #4]
}
 8007296:	4618      	mov	r0, r3
 8007298:	370c      	adds	r7, #12
 800729a:	46bd      	mov	sp, r7
 800729c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a0:	4770      	bx	lr
 80072a2:	bf00      	nop
 80072a4:	20000d10 	.word	0x20000d10

080072a8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b082      	sub	sp, #8
 80072ac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80072ae:	f3ef 8305 	mrs	r3, IPSR
 80072b2:	603b      	str	r3, [r7, #0]
  return(result);
 80072b4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d003      	beq.n	80072c2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80072ba:	f06f 0305 	mvn.w	r3, #5
 80072be:	607b      	str	r3, [r7, #4]
 80072c0:	e010      	b.n	80072e4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80072c2:	4b0b      	ldr	r3, [pc, #44]	@ (80072f0 <osKernelStart+0x48>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	2b01      	cmp	r3, #1
 80072c8:	d109      	bne.n	80072de <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80072ca:	f7ff ffbf 	bl	800724c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80072ce:	4b08      	ldr	r3, [pc, #32]	@ (80072f0 <osKernelStart+0x48>)
 80072d0:	2202      	movs	r2, #2
 80072d2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80072d4:	f001 ffde 	bl	8009294 <vTaskStartScheduler>
      stat = osOK;
 80072d8:	2300      	movs	r3, #0
 80072da:	607b      	str	r3, [r7, #4]
 80072dc:	e002      	b.n	80072e4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80072de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80072e2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80072e4:	687b      	ldr	r3, [r7, #4]
}
 80072e6:	4618      	mov	r0, r3
 80072e8:	3708      	adds	r7, #8
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}
 80072ee:	bf00      	nop
 80072f0:	20000d10 	.word	0x20000d10

080072f4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b08e      	sub	sp, #56	@ 0x38
 80072f8:	af04      	add	r7, sp, #16
 80072fa:	60f8      	str	r0, [r7, #12]
 80072fc:	60b9      	str	r1, [r7, #8]
 80072fe:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007300:	2300      	movs	r3, #0
 8007302:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007304:	f3ef 8305 	mrs	r3, IPSR
 8007308:	617b      	str	r3, [r7, #20]
  return(result);
 800730a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800730c:	2b00      	cmp	r3, #0
 800730e:	d17e      	bne.n	800740e <osThreadNew+0x11a>
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d07b      	beq.n	800740e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007316:	2380      	movs	r3, #128	@ 0x80
 8007318:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800731a:	2318      	movs	r3, #24
 800731c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800731e:	2300      	movs	r3, #0
 8007320:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8007322:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007326:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d045      	beq.n	80073ba <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d002      	beq.n	800733c <osThreadNew+0x48>
        name = attr->name;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	699b      	ldr	r3, [r3, #24]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d002      	beq.n	800734a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	699b      	ldr	r3, [r3, #24]
 8007348:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800734a:	69fb      	ldr	r3, [r7, #28]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d008      	beq.n	8007362 <osThreadNew+0x6e>
 8007350:	69fb      	ldr	r3, [r7, #28]
 8007352:	2b38      	cmp	r3, #56	@ 0x38
 8007354:	d805      	bhi.n	8007362 <osThreadNew+0x6e>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	685b      	ldr	r3, [r3, #4]
 800735a:	f003 0301 	and.w	r3, r3, #1
 800735e:	2b00      	cmp	r3, #0
 8007360:	d001      	beq.n	8007366 <osThreadNew+0x72>
        return (NULL);
 8007362:	2300      	movs	r3, #0
 8007364:	e054      	b.n	8007410 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	695b      	ldr	r3, [r3, #20]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d003      	beq.n	8007376 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	695b      	ldr	r3, [r3, #20]
 8007372:	089b      	lsrs	r3, r3, #2
 8007374:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	689b      	ldr	r3, [r3, #8]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d00e      	beq.n	800739c <osThreadNew+0xa8>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	68db      	ldr	r3, [r3, #12]
 8007382:	2ba7      	cmp	r3, #167	@ 0xa7
 8007384:	d90a      	bls.n	800739c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800738a:	2b00      	cmp	r3, #0
 800738c:	d006      	beq.n	800739c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	695b      	ldr	r3, [r3, #20]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d002      	beq.n	800739c <osThreadNew+0xa8>
        mem = 1;
 8007396:	2301      	movs	r3, #1
 8007398:	61bb      	str	r3, [r7, #24]
 800739a:	e010      	b.n	80073be <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	689b      	ldr	r3, [r3, #8]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d10c      	bne.n	80073be <osThreadNew+0xca>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	68db      	ldr	r3, [r3, #12]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d108      	bne.n	80073be <osThreadNew+0xca>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	691b      	ldr	r3, [r3, #16]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d104      	bne.n	80073be <osThreadNew+0xca>
          mem = 0;
 80073b4:	2300      	movs	r3, #0
 80073b6:	61bb      	str	r3, [r7, #24]
 80073b8:	e001      	b.n	80073be <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80073ba:	2300      	movs	r3, #0
 80073bc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80073be:	69bb      	ldr	r3, [r7, #24]
 80073c0:	2b01      	cmp	r3, #1
 80073c2:	d110      	bne.n	80073e6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80073c8:	687a      	ldr	r2, [r7, #4]
 80073ca:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80073cc:	9202      	str	r2, [sp, #8]
 80073ce:	9301      	str	r3, [sp, #4]
 80073d0:	69fb      	ldr	r3, [r7, #28]
 80073d2:	9300      	str	r3, [sp, #0]
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	6a3a      	ldr	r2, [r7, #32]
 80073d8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80073da:	68f8      	ldr	r0, [r7, #12]
 80073dc:	f001 fd66 	bl	8008eac <xTaskCreateStatic>
 80073e0:	4603      	mov	r3, r0
 80073e2:	613b      	str	r3, [r7, #16]
 80073e4:	e013      	b.n	800740e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80073e6:	69bb      	ldr	r3, [r7, #24]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d110      	bne.n	800740e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80073ec:	6a3b      	ldr	r3, [r7, #32]
 80073ee:	b29a      	uxth	r2, r3
 80073f0:	f107 0310 	add.w	r3, r7, #16
 80073f4:	9301      	str	r3, [sp, #4]
 80073f6:	69fb      	ldr	r3, [r7, #28]
 80073f8:	9300      	str	r3, [sp, #0]
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80073fe:	68f8      	ldr	r0, [r7, #12]
 8007400:	f001 fdb4 	bl	8008f6c <xTaskCreate>
 8007404:	4603      	mov	r3, r0
 8007406:	2b01      	cmp	r3, #1
 8007408:	d001      	beq.n	800740e <osThreadNew+0x11a>
            hTask = NULL;
 800740a:	2300      	movs	r3, #0
 800740c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800740e:	693b      	ldr	r3, [r7, #16]
}
 8007410:	4618      	mov	r0, r3
 8007412:	3728      	adds	r7, #40	@ 0x28
 8007414:	46bd      	mov	sp, r7
 8007416:	bd80      	pop	{r7, pc}

08007418 <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 8007418:	b480      	push	{r7}
 800741a:	b083      	sub	sp, #12
 800741c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800741e:	f3ef 8305 	mrs	r3, IPSR
 8007422:	603b      	str	r3, [r7, #0]
  return(result);
 8007424:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007426:	2b00      	cmp	r3, #0
 8007428:	d003      	beq.n	8007432 <osThreadYield+0x1a>
    stat = osErrorISR;
 800742a:	f06f 0305 	mvn.w	r3, #5
 800742e:	607b      	str	r3, [r7, #4]
 8007430:	e009      	b.n	8007446 <osThreadYield+0x2e>
  } else {
    stat = osOK;
 8007432:	2300      	movs	r3, #0
 8007434:	607b      	str	r3, [r7, #4]
    taskYIELD();
 8007436:	4b07      	ldr	r3, [pc, #28]	@ (8007454 <osThreadYield+0x3c>)
 8007438:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800743c:	601a      	str	r2, [r3, #0]
 800743e:	f3bf 8f4f 	dsb	sy
 8007442:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 8007446:	687b      	ldr	r3, [r7, #4]
}
 8007448:	4618      	mov	r0, r3
 800744a:	370c      	adds	r7, #12
 800744c:	46bd      	mov	sp, r7
 800744e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007452:	4770      	bx	lr
 8007454:	e000ed04 	.word	0xe000ed04

08007458 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007458:	b580      	push	{r7, lr}
 800745a:	b084      	sub	sp, #16
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007460:	f3ef 8305 	mrs	r3, IPSR
 8007464:	60bb      	str	r3, [r7, #8]
  return(result);
 8007466:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007468:	2b00      	cmp	r3, #0
 800746a:	d003      	beq.n	8007474 <osDelay+0x1c>
    stat = osErrorISR;
 800746c:	f06f 0305 	mvn.w	r3, #5
 8007470:	60fb      	str	r3, [r7, #12]
 8007472:	e007      	b.n	8007484 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007474:	2300      	movs	r3, #0
 8007476:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d002      	beq.n	8007484 <osDelay+0x2c>
      vTaskDelay(ticks);
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f001 fed2 	bl	8009228 <vTaskDelay>
    }
  }

  return (stat);
 8007484:	68fb      	ldr	r3, [r7, #12]
}
 8007486:	4618      	mov	r0, r3
 8007488:	3710      	adds	r7, #16
 800748a:	46bd      	mov	sp, r7
 800748c:	bd80      	pop	{r7, pc}

0800748e <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 800748e:	b580      	push	{r7, lr}
 8007490:	b086      	sub	sp, #24
 8007492:	af00      	add	r7, sp, #0
 8007494:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8007496:	2300      	movs	r3, #0
 8007498:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800749a:	f3ef 8305 	mrs	r3, IPSR
 800749e:	60fb      	str	r3, [r7, #12]
  return(result);
 80074a0:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d12d      	bne.n	8007502 <osEventFlagsNew+0x74>
    mem = -1;
 80074a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80074aa:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d015      	beq.n	80074de <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	689b      	ldr	r3, [r3, #8]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d006      	beq.n	80074c8 <osEventFlagsNew+0x3a>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	68db      	ldr	r3, [r3, #12]
 80074be:	2b1f      	cmp	r3, #31
 80074c0:	d902      	bls.n	80074c8 <osEventFlagsNew+0x3a>
        mem = 1;
 80074c2:	2301      	movs	r3, #1
 80074c4:	613b      	str	r3, [r7, #16]
 80074c6:	e00c      	b.n	80074e2 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	689b      	ldr	r3, [r3, #8]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d108      	bne.n	80074e2 <osEventFlagsNew+0x54>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	68db      	ldr	r3, [r3, #12]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d104      	bne.n	80074e2 <osEventFlagsNew+0x54>
          mem = 0;
 80074d8:	2300      	movs	r3, #0
 80074da:	613b      	str	r3, [r7, #16]
 80074dc:	e001      	b.n	80074e2 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 80074de:	2300      	movs	r3, #0
 80074e0:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 80074e2:	693b      	ldr	r3, [r7, #16]
 80074e4:	2b01      	cmp	r3, #1
 80074e6:	d106      	bne.n	80074f6 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	689b      	ldr	r3, [r3, #8]
 80074ec:	4618      	mov	r0, r3
 80074ee:	f000 fa07 	bl	8007900 <xEventGroupCreateStatic>
 80074f2:	6178      	str	r0, [r7, #20]
 80074f4:	e005      	b.n	8007502 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d102      	bne.n	8007502 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 80074fc:	f000 fa39 	bl	8007972 <xEventGroupCreate>
 8007500:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8007502:	697b      	ldr	r3, [r7, #20]
}
 8007504:	4618      	mov	r0, r3
 8007506:	3718      	adds	r7, #24
 8007508:	46bd      	mov	sp, r7
 800750a:	bd80      	pop	{r7, pc}

0800750c <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 800750c:	b580      	push	{r7, lr}
 800750e:	b086      	sub	sp, #24
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
 8007514:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800751a:	693b      	ldr	r3, [r7, #16]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d003      	beq.n	8007528 <osEventFlagsSet+0x1c>
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007526:	d303      	bcc.n	8007530 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 8007528:	f06f 0303 	mvn.w	r3, #3
 800752c:	617b      	str	r3, [r7, #20]
 800752e:	e028      	b.n	8007582 <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007530:	f3ef 8305 	mrs	r3, IPSR
 8007534:	60fb      	str	r3, [r7, #12]
  return(result);
 8007536:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007538:	2b00      	cmp	r3, #0
 800753a:	d01d      	beq.n	8007578 <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 800753c:	2300      	movs	r3, #0
 800753e:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8007540:	f107 0308 	add.w	r3, r7, #8
 8007544:	461a      	mov	r2, r3
 8007546:	6839      	ldr	r1, [r7, #0]
 8007548:	6938      	ldr	r0, [r7, #16]
 800754a:	f000 fbbb 	bl	8007cc4 <xEventGroupSetBitsFromISR>
 800754e:	4603      	mov	r3, r0
 8007550:	2b00      	cmp	r3, #0
 8007552:	d103      	bne.n	800755c <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 8007554:	f06f 0302 	mvn.w	r3, #2
 8007558:	617b      	str	r3, [r7, #20]
 800755a:	e012      	b.n	8007582 <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d00d      	beq.n	8007582 <osEventFlagsSet+0x76>
 8007566:	4b09      	ldr	r3, [pc, #36]	@ (800758c <osEventFlagsSet+0x80>)
 8007568:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800756c:	601a      	str	r2, [r3, #0]
 800756e:	f3bf 8f4f 	dsb	sy
 8007572:	f3bf 8f6f 	isb	sy
 8007576:	e004      	b.n	8007582 <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8007578:	6839      	ldr	r1, [r7, #0]
 800757a:	6938      	ldr	r0, [r7, #16]
 800757c:	f000 fae6 	bl	8007b4c <xEventGroupSetBits>
 8007580:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8007582:	697b      	ldr	r3, [r7, #20]
}
 8007584:	4618      	mov	r0, r3
 8007586:	3718      	adds	r7, #24
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}
 800758c:	e000ed04 	.word	0xe000ed04

08007590 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8007590:	b580      	push	{r7, lr}
 8007592:	b08c      	sub	sp, #48	@ 0x30
 8007594:	af02      	add	r7, sp, #8
 8007596:	60f8      	str	r0, [r7, #12]
 8007598:	60b9      	str	r1, [r7, #8]
 800759a:	607a      	str	r2, [r7, #4]
 800759c:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 80075a2:	69bb      	ldr	r3, [r7, #24]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d003      	beq.n	80075b0 <osEventFlagsWait+0x20>
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80075ae:	d303      	bcc.n	80075b8 <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 80075b0:	f06f 0303 	mvn.w	r3, #3
 80075b4:	61fb      	str	r3, [r7, #28]
 80075b6:	e04b      	b.n	8007650 <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80075b8:	f3ef 8305 	mrs	r3, IPSR
 80075bc:	617b      	str	r3, [r7, #20]
  return(result);
 80075be:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d003      	beq.n	80075cc <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 80075c4:	f06f 0305 	mvn.w	r3, #5
 80075c8:	61fb      	str	r3, [r7, #28]
 80075ca:	e041      	b.n	8007650 <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	f003 0301 	and.w	r3, r3, #1
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d002      	beq.n	80075dc <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 80075d6:	2301      	movs	r3, #1
 80075d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80075da:	e001      	b.n	80075e0 <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 80075dc:	2300      	movs	r3, #0
 80075de:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	f003 0302 	and.w	r3, r3, #2
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d002      	beq.n	80075f0 <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 80075ea:	2300      	movs	r3, #0
 80075ec:	623b      	str	r3, [r7, #32]
 80075ee:	e001      	b.n	80075f4 <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 80075f0:	2301      	movs	r3, #1
 80075f2:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	9300      	str	r3, [sp, #0]
 80075f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075fa:	6a3a      	ldr	r2, [r7, #32]
 80075fc:	68b9      	ldr	r1, [r7, #8]
 80075fe:	69b8      	ldr	r0, [r7, #24]
 8007600:	f000 f9d2 	bl	80079a8 <xEventGroupWaitBits>
 8007604:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	f003 0301 	and.w	r3, r3, #1
 800760c:	2b00      	cmp	r3, #0
 800760e:	d010      	beq.n	8007632 <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 8007610:	68ba      	ldr	r2, [r7, #8]
 8007612:	69fb      	ldr	r3, [r7, #28]
 8007614:	4013      	ands	r3, r2
 8007616:	68ba      	ldr	r2, [r7, #8]
 8007618:	429a      	cmp	r2, r3
 800761a:	d019      	beq.n	8007650 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d003      	beq.n	800762a <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 8007622:	f06f 0301 	mvn.w	r3, #1
 8007626:	61fb      	str	r3, [r7, #28]
 8007628:	e012      	b.n	8007650 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 800762a:	f06f 0302 	mvn.w	r3, #2
 800762e:	61fb      	str	r3, [r7, #28]
 8007630:	e00e      	b.n	8007650 <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8007632:	68ba      	ldr	r2, [r7, #8]
 8007634:	69fb      	ldr	r3, [r7, #28]
 8007636:	4013      	ands	r3, r2
 8007638:	2b00      	cmp	r3, #0
 800763a:	d109      	bne.n	8007650 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d003      	beq.n	800764a <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 8007642:	f06f 0301 	mvn.w	r3, #1
 8007646:	61fb      	str	r3, [r7, #28]
 8007648:	e002      	b.n	8007650 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 800764a:	f06f 0302 	mvn.w	r3, #2
 800764e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8007650:	69fb      	ldr	r3, [r7, #28]
}
 8007652:	4618      	mov	r0, r3
 8007654:	3728      	adds	r7, #40	@ 0x28
 8007656:	46bd      	mov	sp, r7
 8007658:	bd80      	pop	{r7, pc}

0800765a <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800765a:	b580      	push	{r7, lr}
 800765c:	b08a      	sub	sp, #40	@ 0x28
 800765e:	af02      	add	r7, sp, #8
 8007660:	60f8      	str	r0, [r7, #12]
 8007662:	60b9      	str	r1, [r7, #8]
 8007664:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8007666:	2300      	movs	r3, #0
 8007668:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800766a:	f3ef 8305 	mrs	r3, IPSR
 800766e:	613b      	str	r3, [r7, #16]
  return(result);
 8007670:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007672:	2b00      	cmp	r3, #0
 8007674:	d175      	bne.n	8007762 <osSemaphoreNew+0x108>
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d072      	beq.n	8007762 <osSemaphoreNew+0x108>
 800767c:	68ba      	ldr	r2, [r7, #8]
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	429a      	cmp	r2, r3
 8007682:	d86e      	bhi.n	8007762 <osSemaphoreNew+0x108>
    mem = -1;
 8007684:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007688:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d015      	beq.n	80076bc <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	689b      	ldr	r3, [r3, #8]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d006      	beq.n	80076a6 <osSemaphoreNew+0x4c>
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	68db      	ldr	r3, [r3, #12]
 800769c:	2b4f      	cmp	r3, #79	@ 0x4f
 800769e:	d902      	bls.n	80076a6 <osSemaphoreNew+0x4c>
        mem = 1;
 80076a0:	2301      	movs	r3, #1
 80076a2:	61bb      	str	r3, [r7, #24]
 80076a4:	e00c      	b.n	80076c0 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	689b      	ldr	r3, [r3, #8]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d108      	bne.n	80076c0 <osSemaphoreNew+0x66>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	68db      	ldr	r3, [r3, #12]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d104      	bne.n	80076c0 <osSemaphoreNew+0x66>
          mem = 0;
 80076b6:	2300      	movs	r3, #0
 80076b8:	61bb      	str	r3, [r7, #24]
 80076ba:	e001      	b.n	80076c0 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80076bc:	2300      	movs	r3, #0
 80076be:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80076c0:	69bb      	ldr	r3, [r7, #24]
 80076c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80076c6:	d04c      	beq.n	8007762 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	2b01      	cmp	r3, #1
 80076cc:	d128      	bne.n	8007720 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80076ce:	69bb      	ldr	r3, [r7, #24]
 80076d0:	2b01      	cmp	r3, #1
 80076d2:	d10a      	bne.n	80076ea <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	689b      	ldr	r3, [r3, #8]
 80076d8:	2203      	movs	r2, #3
 80076da:	9200      	str	r2, [sp, #0]
 80076dc:	2200      	movs	r2, #0
 80076de:	2100      	movs	r1, #0
 80076e0:	2001      	movs	r0, #1
 80076e2:	f000 fc21 	bl	8007f28 <xQueueGenericCreateStatic>
 80076e6:	61f8      	str	r0, [r7, #28]
 80076e8:	e005      	b.n	80076f6 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80076ea:	2203      	movs	r2, #3
 80076ec:	2100      	movs	r1, #0
 80076ee:	2001      	movs	r0, #1
 80076f0:	f000 fc97 	bl	8008022 <xQueueGenericCreate>
 80076f4:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80076f6:	69fb      	ldr	r3, [r7, #28]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d022      	beq.n	8007742 <osSemaphoreNew+0xe8>
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d01f      	beq.n	8007742 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007702:	2300      	movs	r3, #0
 8007704:	2200      	movs	r2, #0
 8007706:	2100      	movs	r1, #0
 8007708:	69f8      	ldr	r0, [r7, #28]
 800770a:	f000 fd57 	bl	80081bc <xQueueGenericSend>
 800770e:	4603      	mov	r3, r0
 8007710:	2b01      	cmp	r3, #1
 8007712:	d016      	beq.n	8007742 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8007714:	69f8      	ldr	r0, [r7, #28]
 8007716:	f001 f9f5 	bl	8008b04 <vQueueDelete>
            hSemaphore = NULL;
 800771a:	2300      	movs	r3, #0
 800771c:	61fb      	str	r3, [r7, #28]
 800771e:	e010      	b.n	8007742 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8007720:	69bb      	ldr	r3, [r7, #24]
 8007722:	2b01      	cmp	r3, #1
 8007724:	d108      	bne.n	8007738 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	689b      	ldr	r3, [r3, #8]
 800772a:	461a      	mov	r2, r3
 800772c:	68b9      	ldr	r1, [r7, #8]
 800772e:	68f8      	ldr	r0, [r7, #12]
 8007730:	f000 fcd5 	bl	80080de <xQueueCreateCountingSemaphoreStatic>
 8007734:	61f8      	str	r0, [r7, #28]
 8007736:	e004      	b.n	8007742 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8007738:	68b9      	ldr	r1, [r7, #8]
 800773a:	68f8      	ldr	r0, [r7, #12]
 800773c:	f000 fd08 	bl	8008150 <xQueueCreateCountingSemaphore>
 8007740:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8007742:	69fb      	ldr	r3, [r7, #28]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d00c      	beq.n	8007762 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d003      	beq.n	8007756 <osSemaphoreNew+0xfc>
          name = attr->name;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	617b      	str	r3, [r7, #20]
 8007754:	e001      	b.n	800775a <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8007756:	2300      	movs	r3, #0
 8007758:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800775a:	6979      	ldr	r1, [r7, #20]
 800775c:	69f8      	ldr	r0, [r7, #28]
 800775e:	f001 fb1d 	bl	8008d9c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8007762:	69fb      	ldr	r3, [r7, #28]
}
 8007764:	4618      	mov	r0, r3
 8007766:	3720      	adds	r7, #32
 8007768:	46bd      	mov	sp, r7
 800776a:	bd80      	pop	{r7, pc}

0800776c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800776c:	b580      	push	{r7, lr}
 800776e:	b086      	sub	sp, #24
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
 8007774:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800777a:	2300      	movs	r3, #0
 800777c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800777e:	693b      	ldr	r3, [r7, #16]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d103      	bne.n	800778c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8007784:	f06f 0303 	mvn.w	r3, #3
 8007788:	617b      	str	r3, [r7, #20]
 800778a:	e039      	b.n	8007800 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800778c:	f3ef 8305 	mrs	r3, IPSR
 8007790:	60fb      	str	r3, [r7, #12]
  return(result);
 8007792:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007794:	2b00      	cmp	r3, #0
 8007796:	d022      	beq.n	80077de <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d003      	beq.n	80077a6 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800779e:	f06f 0303 	mvn.w	r3, #3
 80077a2:	617b      	str	r3, [r7, #20]
 80077a4:	e02c      	b.n	8007800 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80077a6:	2300      	movs	r3, #0
 80077a8:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80077aa:	f107 0308 	add.w	r3, r7, #8
 80077ae:	461a      	mov	r2, r3
 80077b0:	2100      	movs	r1, #0
 80077b2:	6938      	ldr	r0, [r7, #16]
 80077b4:	f001 f924 	bl	8008a00 <xQueueReceiveFromISR>
 80077b8:	4603      	mov	r3, r0
 80077ba:	2b01      	cmp	r3, #1
 80077bc:	d003      	beq.n	80077c6 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80077be:	f06f 0302 	mvn.w	r3, #2
 80077c2:	617b      	str	r3, [r7, #20]
 80077c4:	e01c      	b.n	8007800 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d019      	beq.n	8007800 <osSemaphoreAcquire+0x94>
 80077cc:	4b0f      	ldr	r3, [pc, #60]	@ (800780c <osSemaphoreAcquire+0xa0>)
 80077ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077d2:	601a      	str	r2, [r3, #0]
 80077d4:	f3bf 8f4f 	dsb	sy
 80077d8:	f3bf 8f6f 	isb	sy
 80077dc:	e010      	b.n	8007800 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80077de:	6839      	ldr	r1, [r7, #0]
 80077e0:	6938      	ldr	r0, [r7, #16]
 80077e2:	f000 fffd 	bl	80087e0 <xQueueSemaphoreTake>
 80077e6:	4603      	mov	r3, r0
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	d009      	beq.n	8007800 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d003      	beq.n	80077fa <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80077f2:	f06f 0301 	mvn.w	r3, #1
 80077f6:	617b      	str	r3, [r7, #20]
 80077f8:	e002      	b.n	8007800 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80077fa:	f06f 0302 	mvn.w	r3, #2
 80077fe:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8007800:	697b      	ldr	r3, [r7, #20]
}
 8007802:	4618      	mov	r0, r3
 8007804:	3718      	adds	r7, #24
 8007806:	46bd      	mov	sp, r7
 8007808:	bd80      	pop	{r7, pc}
 800780a:	bf00      	nop
 800780c:	e000ed04 	.word	0xe000ed04

08007810 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8007810:	b580      	push	{r7, lr}
 8007812:	b086      	sub	sp, #24
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800781c:	2300      	movs	r3, #0
 800781e:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007820:	693b      	ldr	r3, [r7, #16]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d103      	bne.n	800782e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8007826:	f06f 0303 	mvn.w	r3, #3
 800782a:	617b      	str	r3, [r7, #20]
 800782c:	e02c      	b.n	8007888 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800782e:	f3ef 8305 	mrs	r3, IPSR
 8007832:	60fb      	str	r3, [r7, #12]
  return(result);
 8007834:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007836:	2b00      	cmp	r3, #0
 8007838:	d01a      	beq.n	8007870 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800783a:	2300      	movs	r3, #0
 800783c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800783e:	f107 0308 	add.w	r3, r7, #8
 8007842:	4619      	mov	r1, r3
 8007844:	6938      	ldr	r0, [r7, #16]
 8007846:	f000 fe59 	bl	80084fc <xQueueGiveFromISR>
 800784a:	4603      	mov	r3, r0
 800784c:	2b01      	cmp	r3, #1
 800784e:	d003      	beq.n	8007858 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8007850:	f06f 0302 	mvn.w	r3, #2
 8007854:	617b      	str	r3, [r7, #20]
 8007856:	e017      	b.n	8007888 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d014      	beq.n	8007888 <osSemaphoreRelease+0x78>
 800785e:	4b0d      	ldr	r3, [pc, #52]	@ (8007894 <osSemaphoreRelease+0x84>)
 8007860:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007864:	601a      	str	r2, [r3, #0]
 8007866:	f3bf 8f4f 	dsb	sy
 800786a:	f3bf 8f6f 	isb	sy
 800786e:	e00b      	b.n	8007888 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007870:	2300      	movs	r3, #0
 8007872:	2200      	movs	r2, #0
 8007874:	2100      	movs	r1, #0
 8007876:	6938      	ldr	r0, [r7, #16]
 8007878:	f000 fca0 	bl	80081bc <xQueueGenericSend>
 800787c:	4603      	mov	r3, r0
 800787e:	2b01      	cmp	r3, #1
 8007880:	d002      	beq.n	8007888 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8007882:	f06f 0302 	mvn.w	r3, #2
 8007886:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8007888:	697b      	ldr	r3, [r7, #20]
}
 800788a:	4618      	mov	r0, r3
 800788c:	3718      	adds	r7, #24
 800788e:	46bd      	mov	sp, r7
 8007890:	bd80      	pop	{r7, pc}
 8007892:	bf00      	nop
 8007894:	e000ed04 	.word	0xe000ed04

08007898 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007898:	b480      	push	{r7}
 800789a:	b085      	sub	sp, #20
 800789c:	af00      	add	r7, sp, #0
 800789e:	60f8      	str	r0, [r7, #12]
 80078a0:	60b9      	str	r1, [r7, #8]
 80078a2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	4a07      	ldr	r2, [pc, #28]	@ (80078c4 <vApplicationGetIdleTaskMemory+0x2c>)
 80078a8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80078aa:	68bb      	ldr	r3, [r7, #8]
 80078ac:	4a06      	ldr	r2, [pc, #24]	@ (80078c8 <vApplicationGetIdleTaskMemory+0x30>)
 80078ae:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2280      	movs	r2, #128	@ 0x80
 80078b4:	601a      	str	r2, [r3, #0]
}
 80078b6:	bf00      	nop
 80078b8:	3714      	adds	r7, #20
 80078ba:	46bd      	mov	sp, r7
 80078bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c0:	4770      	bx	lr
 80078c2:	bf00      	nop
 80078c4:	20000d14 	.word	0x20000d14
 80078c8:	20000dbc 	.word	0x20000dbc

080078cc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80078cc:	b480      	push	{r7}
 80078ce:	b085      	sub	sp, #20
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	60f8      	str	r0, [r7, #12]
 80078d4:	60b9      	str	r1, [r7, #8]
 80078d6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	4a07      	ldr	r2, [pc, #28]	@ (80078f8 <vApplicationGetTimerTaskMemory+0x2c>)
 80078dc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	4a06      	ldr	r2, [pc, #24]	@ (80078fc <vApplicationGetTimerTaskMemory+0x30>)
 80078e2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80078ea:	601a      	str	r2, [r3, #0]
}
 80078ec:	bf00      	nop
 80078ee:	3714      	adds	r7, #20
 80078f0:	46bd      	mov	sp, r7
 80078f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f6:	4770      	bx	lr
 80078f8:	20000fbc 	.word	0x20000fbc
 80078fc:	20001064 	.word	0x20001064

08007900 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8007900:	b580      	push	{r7, lr}
 8007902:	b086      	sub	sp, #24
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d10b      	bne.n	8007926 <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800790e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007912:	f383 8811 	msr	BASEPRI, r3
 8007916:	f3bf 8f6f 	isb	sy
 800791a:	f3bf 8f4f 	dsb	sy
 800791e:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007920:	bf00      	nop
 8007922:	bf00      	nop
 8007924:	e7fd      	b.n	8007922 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8007926:	2320      	movs	r3, #32
 8007928:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	2b20      	cmp	r3, #32
 800792e:	d00b      	beq.n	8007948 <xEventGroupCreateStatic+0x48>
	__asm volatile
 8007930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007934:	f383 8811 	msr	BASEPRI, r3
 8007938:	f3bf 8f6f 	isb	sy
 800793c:	f3bf 8f4f 	dsb	sy
 8007940:	60fb      	str	r3, [r7, #12]
}
 8007942:	bf00      	nop
 8007944:	bf00      	nop
 8007946:	e7fd      	b.n	8007944 <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 800794c:	697b      	ldr	r3, [r7, #20]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d00a      	beq.n	8007968 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	2200      	movs	r2, #0
 8007956:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8007958:	697b      	ldr	r3, [r7, #20]
 800795a:	3304      	adds	r3, #4
 800795c:	4618      	mov	r0, r3
 800795e:	f000 f9c5 	bl	8007cec <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	2201      	movs	r2, #1
 8007966:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8007968:	697b      	ldr	r3, [r7, #20]
	}
 800796a:	4618      	mov	r0, r3
 800796c:	3718      	adds	r7, #24
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}

08007972 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8007972:	b580      	push	{r7, lr}
 8007974:	b082      	sub	sp, #8
 8007976:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8007978:	2020      	movs	r0, #32
 800797a:	f003 f957 	bl	800ac2c <pvPortMalloc>
 800797e:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d00a      	beq.n	800799c <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2200      	movs	r2, #0
 800798a:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	3304      	adds	r3, #4
 8007990:	4618      	mov	r0, r3
 8007992:	f000 f9ab 	bl	8007cec <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2200      	movs	r2, #0
 800799a:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 800799c:	687b      	ldr	r3, [r7, #4]
	}
 800799e:	4618      	mov	r0, r3
 80079a0:	3708      	adds	r7, #8
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd80      	pop	{r7, pc}
	...

080079a8 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b090      	sub	sp, #64	@ 0x40
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	60f8      	str	r0, [r7, #12]
 80079b0:	60b9      	str	r1, [r7, #8]
 80079b2:	607a      	str	r2, [r7, #4]
 80079b4:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80079ba:	2300      	movs	r3, #0
 80079bc:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80079be:	2300      	movs	r3, #0
 80079c0:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d10b      	bne.n	80079e0 <xEventGroupWaitBits+0x38>
	__asm volatile
 80079c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079cc:	f383 8811 	msr	BASEPRI, r3
 80079d0:	f3bf 8f6f 	isb	sy
 80079d4:	f3bf 8f4f 	dsb	sy
 80079d8:	623b      	str	r3, [r7, #32]
}
 80079da:	bf00      	nop
 80079dc:	bf00      	nop
 80079de:	e7fd      	b.n	80079dc <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80079e0:	68bb      	ldr	r3, [r7, #8]
 80079e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80079e6:	d30b      	bcc.n	8007a00 <xEventGroupWaitBits+0x58>
	__asm volatile
 80079e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ec:	f383 8811 	msr	BASEPRI, r3
 80079f0:	f3bf 8f6f 	isb	sy
 80079f4:	f3bf 8f4f 	dsb	sy
 80079f8:	61fb      	str	r3, [r7, #28]
}
 80079fa:	bf00      	nop
 80079fc:	bf00      	nop
 80079fe:	e7fd      	b.n	80079fc <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d10b      	bne.n	8007a1e <xEventGroupWaitBits+0x76>
	__asm volatile
 8007a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a0a:	f383 8811 	msr	BASEPRI, r3
 8007a0e:	f3bf 8f6f 	isb	sy
 8007a12:	f3bf 8f4f 	dsb	sy
 8007a16:	61bb      	str	r3, [r7, #24]
}
 8007a18:	bf00      	nop
 8007a1a:	bf00      	nop
 8007a1c:	e7fd      	b.n	8007a1a <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007a1e:	f002 f93f 	bl	8009ca0 <xTaskGetSchedulerState>
 8007a22:	4603      	mov	r3, r0
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d102      	bne.n	8007a2e <xEventGroupWaitBits+0x86>
 8007a28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d101      	bne.n	8007a32 <xEventGroupWaitBits+0x8a>
 8007a2e:	2301      	movs	r3, #1
 8007a30:	e000      	b.n	8007a34 <xEventGroupWaitBits+0x8c>
 8007a32:	2300      	movs	r3, #0
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d10b      	bne.n	8007a50 <xEventGroupWaitBits+0xa8>
	__asm volatile
 8007a38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a3c:	f383 8811 	msr	BASEPRI, r3
 8007a40:	f3bf 8f6f 	isb	sy
 8007a44:	f3bf 8f4f 	dsb	sy
 8007a48:	617b      	str	r3, [r7, #20]
}
 8007a4a:	bf00      	nop
 8007a4c:	bf00      	nop
 8007a4e:	e7fd      	b.n	8007a4c <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 8007a50:	f001 fc90 	bl	8009374 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8007a54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8007a5a:	683a      	ldr	r2, [r7, #0]
 8007a5c:	68b9      	ldr	r1, [r7, #8]
 8007a5e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007a60:	f000 f90d 	bl	8007c7e <prvTestWaitCondition>
 8007a64:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 8007a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d00e      	beq.n	8007a8a <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8007a6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8007a70:	2300      	movs	r3, #0
 8007a72:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d028      	beq.n	8007acc <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8007a7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a7c:	681a      	ldr	r2, [r3, #0]
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	43db      	mvns	r3, r3
 8007a82:	401a      	ands	r2, r3
 8007a84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a86:	601a      	str	r2, [r3, #0]
 8007a88:	e020      	b.n	8007acc <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8007a8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d104      	bne.n	8007a9a <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8007a90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 8007a94:	2301      	movs	r3, #1
 8007a96:	633b      	str	r3, [r7, #48]	@ 0x30
 8007a98:	e018      	b.n	8007acc <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d003      	beq.n	8007aa8 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8007aa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aa2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007aa6:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d003      	beq.n	8007ab6 <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8007aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ab0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007ab4:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8007ab6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ab8:	1d18      	adds	r0, r3, #4
 8007aba:	68ba      	ldr	r2, [r7, #8]
 8007abc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007abe:	4313      	orrs	r3, r2
 8007ac0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ac2:	4619      	mov	r1, r3
 8007ac4:	f001 fe58 	bl	8009778 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8007ac8:	2300      	movs	r3, #0
 8007aca:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8007acc:	f001 fc60 	bl	8009390 <xTaskResumeAll>
 8007ad0:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8007ad2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d031      	beq.n	8007b3c <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 8007ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d107      	bne.n	8007aee <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 8007ade:	4b1a      	ldr	r3, [pc, #104]	@ (8007b48 <xEventGroupWaitBits+0x1a0>)
 8007ae0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ae4:	601a      	str	r2, [r3, #0]
 8007ae6:	f3bf 8f4f 	dsb	sy
 8007aea:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8007aee:	f002 fa51 	bl	8009f94 <uxTaskResetEventItemValue>
 8007af2:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8007af4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007af6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d11a      	bne.n	8007b34 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 8007afe:	f002 ff73 	bl	800a9e8 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8007b02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8007b08:	683a      	ldr	r2, [r7, #0]
 8007b0a:	68b9      	ldr	r1, [r7, #8]
 8007b0c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007b0e:	f000 f8b6 	bl	8007c7e <prvTestWaitCondition>
 8007b12:	4603      	mov	r3, r0
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d009      	beq.n	8007b2c <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d006      	beq.n	8007b2c <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8007b1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b20:	681a      	ldr	r2, [r3, #0]
 8007b22:	68bb      	ldr	r3, [r7, #8]
 8007b24:	43db      	mvns	r3, r3
 8007b26:	401a      	ands	r2, r3
 8007b28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b2a:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8007b2c:	2301      	movs	r3, #1
 8007b2e:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 8007b30:	f002 ff8c 	bl	800aa4c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8007b34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b36:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007b3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8007b3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007b3e:	4618      	mov	r0, r3
 8007b40:	3740      	adds	r7, #64	@ 0x40
 8007b42:	46bd      	mov	sp, r7
 8007b44:	bd80      	pop	{r7, pc}
 8007b46:	bf00      	nop
 8007b48:	e000ed04 	.word	0xe000ed04

08007b4c <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b08e      	sub	sp, #56	@ 0x38
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
 8007b54:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8007b56:	2300      	movs	r3, #0
 8007b58:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d10b      	bne.n	8007b80 <xEventGroupSetBits+0x34>
	__asm volatile
 8007b68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b6c:	f383 8811 	msr	BASEPRI, r3
 8007b70:	f3bf 8f6f 	isb	sy
 8007b74:	f3bf 8f4f 	dsb	sy
 8007b78:	613b      	str	r3, [r7, #16]
}
 8007b7a:	bf00      	nop
 8007b7c:	bf00      	nop
 8007b7e:	e7fd      	b.n	8007b7c <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b86:	d30b      	bcc.n	8007ba0 <xEventGroupSetBits+0x54>
	__asm volatile
 8007b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b8c:	f383 8811 	msr	BASEPRI, r3
 8007b90:	f3bf 8f6f 	isb	sy
 8007b94:	f3bf 8f4f 	dsb	sy
 8007b98:	60fb      	str	r3, [r7, #12]
}
 8007b9a:	bf00      	nop
 8007b9c:	bf00      	nop
 8007b9e:	e7fd      	b.n	8007b9c <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8007ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ba2:	3304      	adds	r3, #4
 8007ba4:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ba8:	3308      	adds	r3, #8
 8007baa:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8007bac:	f001 fbe2 	bl	8009374 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8007bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bb2:	68db      	ldr	r3, [r3, #12]
 8007bb4:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8007bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bb8:	681a      	ldr	r2, [r3, #0]
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	431a      	orrs	r2, r3
 8007bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bc0:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8007bc2:	e03c      	b.n	8007c3e <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 8007bc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bc6:	685b      	ldr	r3, [r3, #4]
 8007bc8:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8007bca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8007bd4:	69bb      	ldr	r3, [r7, #24]
 8007bd6:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8007bda:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8007bdc:	69bb      	ldr	r3, [r7, #24]
 8007bde:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007be2:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8007be4:	697b      	ldr	r3, [r7, #20]
 8007be6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d108      	bne.n	8007c00 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8007bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bf0:	681a      	ldr	r2, [r3, #0]
 8007bf2:	69bb      	ldr	r3, [r7, #24]
 8007bf4:	4013      	ands	r3, r2
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d00b      	beq.n	8007c12 <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007bfe:	e008      	b.n	8007c12 <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8007c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c02:	681a      	ldr	r2, [r3, #0]
 8007c04:	69bb      	ldr	r3, [r7, #24]
 8007c06:	4013      	ands	r3, r2
 8007c08:	69ba      	ldr	r2, [r7, #24]
 8007c0a:	429a      	cmp	r2, r3
 8007c0c:	d101      	bne.n	8007c12 <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8007c0e:	2301      	movs	r3, #1
 8007c10:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8007c12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d010      	beq.n	8007c3a <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8007c18:	697b      	ldr	r3, [r7, #20]
 8007c1a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d003      	beq.n	8007c2a <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8007c22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c24:	69bb      	ldr	r3, [r7, #24]
 8007c26:	4313      	orrs	r3, r2
 8007c28:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8007c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007c32:	4619      	mov	r1, r3
 8007c34:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007c36:	f001 fe6d 	bl	8009914 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8007c3a:	69fb      	ldr	r3, [r7, #28]
 8007c3c:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8007c3e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007c40:	6a3b      	ldr	r3, [r7, #32]
 8007c42:	429a      	cmp	r2, r3
 8007c44:	d1be      	bne.n	8007bc4 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8007c46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c48:	681a      	ldr	r2, [r3, #0]
 8007c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c4c:	43db      	mvns	r3, r3
 8007c4e:	401a      	ands	r2, r3
 8007c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c52:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8007c54:	f001 fb9c 	bl	8009390 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8007c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c5a:	681b      	ldr	r3, [r3, #0]
}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	3738      	adds	r7, #56	@ 0x38
 8007c60:	46bd      	mov	sp, r7
 8007c62:	bd80      	pop	{r7, pc}

08007c64 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b082      	sub	sp, #8
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
 8007c6c:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8007c6e:	6839      	ldr	r1, [r7, #0]
 8007c70:	6878      	ldr	r0, [r7, #4]
 8007c72:	f7ff ff6b 	bl	8007b4c <xEventGroupSetBits>
}
 8007c76:	bf00      	nop
 8007c78:	3708      	adds	r7, #8
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bd80      	pop	{r7, pc}

08007c7e <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8007c7e:	b480      	push	{r7}
 8007c80:	b087      	sub	sp, #28
 8007c82:	af00      	add	r7, sp, #0
 8007c84:	60f8      	str	r0, [r7, #12]
 8007c86:	60b9      	str	r1, [r7, #8]
 8007c88:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d107      	bne.n	8007ca4 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8007c94:	68fa      	ldr	r2, [r7, #12]
 8007c96:	68bb      	ldr	r3, [r7, #8]
 8007c98:	4013      	ands	r3, r2
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d00a      	beq.n	8007cb4 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	617b      	str	r3, [r7, #20]
 8007ca2:	e007      	b.n	8007cb4 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8007ca4:	68fa      	ldr	r2, [r7, #12]
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	4013      	ands	r3, r2
 8007caa:	68ba      	ldr	r2, [r7, #8]
 8007cac:	429a      	cmp	r2, r3
 8007cae:	d101      	bne.n	8007cb4 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8007cb4:	697b      	ldr	r3, [r7, #20]
}
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	371c      	adds	r7, #28
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc0:	4770      	bx	lr
	...

08007cc4 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b086      	sub	sp, #24
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	60f8      	str	r0, [r7, #12]
 8007ccc:	60b9      	str	r1, [r7, #8]
 8007cce:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	68ba      	ldr	r2, [r7, #8]
 8007cd4:	68f9      	ldr	r1, [r7, #12]
 8007cd6:	4804      	ldr	r0, [pc, #16]	@ (8007ce8 <xEventGroupSetBitsFromISR+0x24>)
 8007cd8:	f002 fd36 	bl	800a748 <xTimerPendFunctionCallFromISR>
 8007cdc:	6178      	str	r0, [r7, #20]

		return xReturn;
 8007cde:	697b      	ldr	r3, [r7, #20]
	}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	3718      	adds	r7, #24
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bd80      	pop	{r7, pc}
 8007ce8:	08007c65 	.word	0x08007c65

08007cec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007cec:	b480      	push	{r7}
 8007cee:	b083      	sub	sp, #12
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	f103 0208 	add.w	r2, r3, #8
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007d04:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	f103 0208 	add.w	r2, r3, #8
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f103 0208 	add.w	r2, r3, #8
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007d20:	bf00      	nop
 8007d22:	370c      	adds	r7, #12
 8007d24:	46bd      	mov	sp, r7
 8007d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2a:	4770      	bx	lr

08007d2c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007d2c:	b480      	push	{r7}
 8007d2e:	b083      	sub	sp, #12
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2200      	movs	r2, #0
 8007d38:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007d3a:	bf00      	nop
 8007d3c:	370c      	adds	r7, #12
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d44:	4770      	bx	lr

08007d46 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007d46:	b480      	push	{r7}
 8007d48:	b085      	sub	sp, #20
 8007d4a:	af00      	add	r7, sp, #0
 8007d4c:	6078      	str	r0, [r7, #4]
 8007d4e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	685b      	ldr	r3, [r3, #4]
 8007d54:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	68fa      	ldr	r2, [r7, #12]
 8007d5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	689a      	ldr	r2, [r3, #8]
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	689b      	ldr	r3, [r3, #8]
 8007d68:	683a      	ldr	r2, [r7, #0]
 8007d6a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	683a      	ldr	r2, [r7, #0]
 8007d70:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	687a      	ldr	r2, [r7, #4]
 8007d76:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	1c5a      	adds	r2, r3, #1
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	601a      	str	r2, [r3, #0]
}
 8007d82:	bf00      	nop
 8007d84:	3714      	adds	r7, #20
 8007d86:	46bd      	mov	sp, r7
 8007d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8c:	4770      	bx	lr

08007d8e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007d8e:	b480      	push	{r7}
 8007d90:	b085      	sub	sp, #20
 8007d92:	af00      	add	r7, sp, #0
 8007d94:	6078      	str	r0, [r7, #4]
 8007d96:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007d9e:	68bb      	ldr	r3, [r7, #8]
 8007da0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007da4:	d103      	bne.n	8007dae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	691b      	ldr	r3, [r3, #16]
 8007daa:	60fb      	str	r3, [r7, #12]
 8007dac:	e00c      	b.n	8007dc8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	3308      	adds	r3, #8
 8007db2:	60fb      	str	r3, [r7, #12]
 8007db4:	e002      	b.n	8007dbc <vListInsert+0x2e>
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	685b      	ldr	r3, [r3, #4]
 8007dba:	60fb      	str	r3, [r7, #12]
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	685b      	ldr	r3, [r3, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	68ba      	ldr	r2, [r7, #8]
 8007dc4:	429a      	cmp	r2, r3
 8007dc6:	d2f6      	bcs.n	8007db6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	685a      	ldr	r2, [r3, #4]
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	685b      	ldr	r3, [r3, #4]
 8007dd4:	683a      	ldr	r2, [r7, #0]
 8007dd6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	68fa      	ldr	r2, [r7, #12]
 8007ddc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	683a      	ldr	r2, [r7, #0]
 8007de2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	687a      	ldr	r2, [r7, #4]
 8007de8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	1c5a      	adds	r2, r3, #1
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	601a      	str	r2, [r3, #0]
}
 8007df4:	bf00      	nop
 8007df6:	3714      	adds	r7, #20
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfe:	4770      	bx	lr

08007e00 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007e00:	b480      	push	{r7}
 8007e02:	b085      	sub	sp, #20
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	691b      	ldr	r3, [r3, #16]
 8007e0c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	685b      	ldr	r3, [r3, #4]
 8007e12:	687a      	ldr	r2, [r7, #4]
 8007e14:	6892      	ldr	r2, [r2, #8]
 8007e16:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	689b      	ldr	r3, [r3, #8]
 8007e1c:	687a      	ldr	r2, [r7, #4]
 8007e1e:	6852      	ldr	r2, [r2, #4]
 8007e20:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	685b      	ldr	r3, [r3, #4]
 8007e26:	687a      	ldr	r2, [r7, #4]
 8007e28:	429a      	cmp	r2, r3
 8007e2a:	d103      	bne.n	8007e34 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	689a      	ldr	r2, [r3, #8]
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2200      	movs	r2, #0
 8007e38:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	1e5a      	subs	r2, r3, #1
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	681b      	ldr	r3, [r3, #0]
}
 8007e48:	4618      	mov	r0, r3
 8007e4a:	3714      	adds	r7, #20
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e52:	4770      	bx	lr

08007e54 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b084      	sub	sp, #16
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
 8007e5c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d10b      	bne.n	8007e80 <xQueueGenericReset+0x2c>
	__asm volatile
 8007e68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e6c:	f383 8811 	msr	BASEPRI, r3
 8007e70:	f3bf 8f6f 	isb	sy
 8007e74:	f3bf 8f4f 	dsb	sy
 8007e78:	60bb      	str	r3, [r7, #8]
}
 8007e7a:	bf00      	nop
 8007e7c:	bf00      	nop
 8007e7e:	e7fd      	b.n	8007e7c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007e80:	f002 fdb2 	bl	800a9e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	681a      	ldr	r2, [r3, #0]
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e8c:	68f9      	ldr	r1, [r7, #12]
 8007e8e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007e90:	fb01 f303 	mul.w	r3, r1, r3
 8007e94:	441a      	add	r2, r3
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681a      	ldr	r2, [r3, #0]
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681a      	ldr	r2, [r3, #0]
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007eb0:	3b01      	subs	r3, #1
 8007eb2:	68f9      	ldr	r1, [r7, #12]
 8007eb4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007eb6:	fb01 f303 	mul.w	r3, r1, r3
 8007eba:	441a      	add	r2, r3
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	22ff      	movs	r2, #255	@ 0xff
 8007ec4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	22ff      	movs	r2, #255	@ 0xff
 8007ecc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d114      	bne.n	8007f00 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	691b      	ldr	r3, [r3, #16]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d01a      	beq.n	8007f14 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	3310      	adds	r3, #16
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	f001 fcb2 	bl	800984c <xTaskRemoveFromEventList>
 8007ee8:	4603      	mov	r3, r0
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d012      	beq.n	8007f14 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007eee:	4b0d      	ldr	r3, [pc, #52]	@ (8007f24 <xQueueGenericReset+0xd0>)
 8007ef0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ef4:	601a      	str	r2, [r3, #0]
 8007ef6:	f3bf 8f4f 	dsb	sy
 8007efa:	f3bf 8f6f 	isb	sy
 8007efe:	e009      	b.n	8007f14 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	3310      	adds	r3, #16
 8007f04:	4618      	mov	r0, r3
 8007f06:	f7ff fef1 	bl	8007cec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	3324      	adds	r3, #36	@ 0x24
 8007f0e:	4618      	mov	r0, r3
 8007f10:	f7ff feec 	bl	8007cec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007f14:	f002 fd9a 	bl	800aa4c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007f18:	2301      	movs	r3, #1
}
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	3710      	adds	r7, #16
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	bd80      	pop	{r7, pc}
 8007f22:	bf00      	nop
 8007f24:	e000ed04 	.word	0xe000ed04

08007f28 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b08e      	sub	sp, #56	@ 0x38
 8007f2c:	af02      	add	r7, sp, #8
 8007f2e:	60f8      	str	r0, [r7, #12]
 8007f30:	60b9      	str	r1, [r7, #8]
 8007f32:	607a      	str	r2, [r7, #4]
 8007f34:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d10b      	bne.n	8007f54 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007f3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f40:	f383 8811 	msr	BASEPRI, r3
 8007f44:	f3bf 8f6f 	isb	sy
 8007f48:	f3bf 8f4f 	dsb	sy
 8007f4c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007f4e:	bf00      	nop
 8007f50:	bf00      	nop
 8007f52:	e7fd      	b.n	8007f50 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d10b      	bne.n	8007f72 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f5e:	f383 8811 	msr	BASEPRI, r3
 8007f62:	f3bf 8f6f 	isb	sy
 8007f66:	f3bf 8f4f 	dsb	sy
 8007f6a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007f6c:	bf00      	nop
 8007f6e:	bf00      	nop
 8007f70:	e7fd      	b.n	8007f6e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d002      	beq.n	8007f7e <xQueueGenericCreateStatic+0x56>
 8007f78:	68bb      	ldr	r3, [r7, #8]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d001      	beq.n	8007f82 <xQueueGenericCreateStatic+0x5a>
 8007f7e:	2301      	movs	r3, #1
 8007f80:	e000      	b.n	8007f84 <xQueueGenericCreateStatic+0x5c>
 8007f82:	2300      	movs	r3, #0
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d10b      	bne.n	8007fa0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f8c:	f383 8811 	msr	BASEPRI, r3
 8007f90:	f3bf 8f6f 	isb	sy
 8007f94:	f3bf 8f4f 	dsb	sy
 8007f98:	623b      	str	r3, [r7, #32]
}
 8007f9a:	bf00      	nop
 8007f9c:	bf00      	nop
 8007f9e:	e7fd      	b.n	8007f9c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d102      	bne.n	8007fac <xQueueGenericCreateStatic+0x84>
 8007fa6:	68bb      	ldr	r3, [r7, #8]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d101      	bne.n	8007fb0 <xQueueGenericCreateStatic+0x88>
 8007fac:	2301      	movs	r3, #1
 8007fae:	e000      	b.n	8007fb2 <xQueueGenericCreateStatic+0x8a>
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d10b      	bne.n	8007fce <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007fb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fba:	f383 8811 	msr	BASEPRI, r3
 8007fbe:	f3bf 8f6f 	isb	sy
 8007fc2:	f3bf 8f4f 	dsb	sy
 8007fc6:	61fb      	str	r3, [r7, #28]
}
 8007fc8:	bf00      	nop
 8007fca:	bf00      	nop
 8007fcc:	e7fd      	b.n	8007fca <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007fce:	2350      	movs	r3, #80	@ 0x50
 8007fd0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007fd2:	697b      	ldr	r3, [r7, #20]
 8007fd4:	2b50      	cmp	r3, #80	@ 0x50
 8007fd6:	d00b      	beq.n	8007ff0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007fd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fdc:	f383 8811 	msr	BASEPRI, r3
 8007fe0:	f3bf 8f6f 	isb	sy
 8007fe4:	f3bf 8f4f 	dsb	sy
 8007fe8:	61bb      	str	r3, [r7, #24]
}
 8007fea:	bf00      	nop
 8007fec:	bf00      	nop
 8007fee:	e7fd      	b.n	8007fec <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007ff0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007ff6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d00d      	beq.n	8008018 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007ffc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ffe:	2201      	movs	r2, #1
 8008000:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008004:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800800a:	9300      	str	r3, [sp, #0]
 800800c:	4613      	mov	r3, r2
 800800e:	687a      	ldr	r2, [r7, #4]
 8008010:	68b9      	ldr	r1, [r7, #8]
 8008012:	68f8      	ldr	r0, [r7, #12]
 8008014:	f000 f840 	bl	8008098 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800801a:	4618      	mov	r0, r3
 800801c:	3730      	adds	r7, #48	@ 0x30
 800801e:	46bd      	mov	sp, r7
 8008020:	bd80      	pop	{r7, pc}

08008022 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008022:	b580      	push	{r7, lr}
 8008024:	b08a      	sub	sp, #40	@ 0x28
 8008026:	af02      	add	r7, sp, #8
 8008028:	60f8      	str	r0, [r7, #12]
 800802a:	60b9      	str	r1, [r7, #8]
 800802c:	4613      	mov	r3, r2
 800802e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d10b      	bne.n	800804e <xQueueGenericCreate+0x2c>
	__asm volatile
 8008036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800803a:	f383 8811 	msr	BASEPRI, r3
 800803e:	f3bf 8f6f 	isb	sy
 8008042:	f3bf 8f4f 	dsb	sy
 8008046:	613b      	str	r3, [r7, #16]
}
 8008048:	bf00      	nop
 800804a:	bf00      	nop
 800804c:	e7fd      	b.n	800804a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	68ba      	ldr	r2, [r7, #8]
 8008052:	fb02 f303 	mul.w	r3, r2, r3
 8008056:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008058:	69fb      	ldr	r3, [r7, #28]
 800805a:	3350      	adds	r3, #80	@ 0x50
 800805c:	4618      	mov	r0, r3
 800805e:	f002 fde5 	bl	800ac2c <pvPortMalloc>
 8008062:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008064:	69bb      	ldr	r3, [r7, #24]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d011      	beq.n	800808e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800806a:	69bb      	ldr	r3, [r7, #24]
 800806c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800806e:	697b      	ldr	r3, [r7, #20]
 8008070:	3350      	adds	r3, #80	@ 0x50
 8008072:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008074:	69bb      	ldr	r3, [r7, #24]
 8008076:	2200      	movs	r2, #0
 8008078:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800807c:	79fa      	ldrb	r2, [r7, #7]
 800807e:	69bb      	ldr	r3, [r7, #24]
 8008080:	9300      	str	r3, [sp, #0]
 8008082:	4613      	mov	r3, r2
 8008084:	697a      	ldr	r2, [r7, #20]
 8008086:	68b9      	ldr	r1, [r7, #8]
 8008088:	68f8      	ldr	r0, [r7, #12]
 800808a:	f000 f805 	bl	8008098 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800808e:	69bb      	ldr	r3, [r7, #24]
	}
 8008090:	4618      	mov	r0, r3
 8008092:	3720      	adds	r7, #32
 8008094:	46bd      	mov	sp, r7
 8008096:	bd80      	pop	{r7, pc}

08008098 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b084      	sub	sp, #16
 800809c:	af00      	add	r7, sp, #0
 800809e:	60f8      	str	r0, [r7, #12]
 80080a0:	60b9      	str	r1, [r7, #8]
 80080a2:	607a      	str	r2, [r7, #4]
 80080a4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80080a6:	68bb      	ldr	r3, [r7, #8]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d103      	bne.n	80080b4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80080ac:	69bb      	ldr	r3, [r7, #24]
 80080ae:	69ba      	ldr	r2, [r7, #24]
 80080b0:	601a      	str	r2, [r3, #0]
 80080b2:	e002      	b.n	80080ba <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80080b4:	69bb      	ldr	r3, [r7, #24]
 80080b6:	687a      	ldr	r2, [r7, #4]
 80080b8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80080ba:	69bb      	ldr	r3, [r7, #24]
 80080bc:	68fa      	ldr	r2, [r7, #12]
 80080be:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80080c0:	69bb      	ldr	r3, [r7, #24]
 80080c2:	68ba      	ldr	r2, [r7, #8]
 80080c4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80080c6:	2101      	movs	r1, #1
 80080c8:	69b8      	ldr	r0, [r7, #24]
 80080ca:	f7ff fec3 	bl	8007e54 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80080ce:	69bb      	ldr	r3, [r7, #24]
 80080d0:	78fa      	ldrb	r2, [r7, #3]
 80080d2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80080d6:	bf00      	nop
 80080d8:	3710      	adds	r7, #16
 80080da:	46bd      	mov	sp, r7
 80080dc:	bd80      	pop	{r7, pc}

080080de <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80080de:	b580      	push	{r7, lr}
 80080e0:	b08a      	sub	sp, #40	@ 0x28
 80080e2:	af02      	add	r7, sp, #8
 80080e4:	60f8      	str	r0, [r7, #12]
 80080e6:	60b9      	str	r1, [r7, #8]
 80080e8:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d10b      	bne.n	8008108 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 80080f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080f4:	f383 8811 	msr	BASEPRI, r3
 80080f8:	f3bf 8f6f 	isb	sy
 80080fc:	f3bf 8f4f 	dsb	sy
 8008100:	61bb      	str	r3, [r7, #24]
}
 8008102:	bf00      	nop
 8008104:	bf00      	nop
 8008106:	e7fd      	b.n	8008104 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008108:	68ba      	ldr	r2, [r7, #8]
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	429a      	cmp	r2, r3
 800810e:	d90b      	bls.n	8008128 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8008110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008114:	f383 8811 	msr	BASEPRI, r3
 8008118:	f3bf 8f6f 	isb	sy
 800811c:	f3bf 8f4f 	dsb	sy
 8008120:	617b      	str	r3, [r7, #20]
}
 8008122:	bf00      	nop
 8008124:	bf00      	nop
 8008126:	e7fd      	b.n	8008124 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008128:	2302      	movs	r3, #2
 800812a:	9300      	str	r3, [sp, #0]
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2200      	movs	r2, #0
 8008130:	2100      	movs	r1, #0
 8008132:	68f8      	ldr	r0, [r7, #12]
 8008134:	f7ff fef8 	bl	8007f28 <xQueueGenericCreateStatic>
 8008138:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800813a:	69fb      	ldr	r3, [r7, #28]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d002      	beq.n	8008146 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008140:	69fb      	ldr	r3, [r7, #28]
 8008142:	68ba      	ldr	r2, [r7, #8]
 8008144:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008146:	69fb      	ldr	r3, [r7, #28]
	}
 8008148:	4618      	mov	r0, r3
 800814a:	3720      	adds	r7, #32
 800814c:	46bd      	mov	sp, r7
 800814e:	bd80      	pop	{r7, pc}

08008150 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8008150:	b580      	push	{r7, lr}
 8008152:	b086      	sub	sp, #24
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
 8008158:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d10b      	bne.n	8008178 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8008160:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008164:	f383 8811 	msr	BASEPRI, r3
 8008168:	f3bf 8f6f 	isb	sy
 800816c:	f3bf 8f4f 	dsb	sy
 8008170:	613b      	str	r3, [r7, #16]
}
 8008172:	bf00      	nop
 8008174:	bf00      	nop
 8008176:	e7fd      	b.n	8008174 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008178:	683a      	ldr	r2, [r7, #0]
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	429a      	cmp	r2, r3
 800817e:	d90b      	bls.n	8008198 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8008180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008184:	f383 8811 	msr	BASEPRI, r3
 8008188:	f3bf 8f6f 	isb	sy
 800818c:	f3bf 8f4f 	dsb	sy
 8008190:	60fb      	str	r3, [r7, #12]
}
 8008192:	bf00      	nop
 8008194:	bf00      	nop
 8008196:	e7fd      	b.n	8008194 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008198:	2202      	movs	r2, #2
 800819a:	2100      	movs	r1, #0
 800819c:	6878      	ldr	r0, [r7, #4]
 800819e:	f7ff ff40 	bl	8008022 <xQueueGenericCreate>
 80081a2:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80081a4:	697b      	ldr	r3, [r7, #20]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d002      	beq.n	80081b0 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80081aa:	697b      	ldr	r3, [r7, #20]
 80081ac:	683a      	ldr	r2, [r7, #0]
 80081ae:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80081b0:	697b      	ldr	r3, [r7, #20]
	}
 80081b2:	4618      	mov	r0, r3
 80081b4:	3718      	adds	r7, #24
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}
	...

080081bc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b08e      	sub	sp, #56	@ 0x38
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	60f8      	str	r0, [r7, #12]
 80081c4:	60b9      	str	r1, [r7, #8]
 80081c6:	607a      	str	r2, [r7, #4]
 80081c8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80081ca:	2300      	movs	r3, #0
 80081cc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80081d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d10b      	bne.n	80081f0 <xQueueGenericSend+0x34>
	__asm volatile
 80081d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081dc:	f383 8811 	msr	BASEPRI, r3
 80081e0:	f3bf 8f6f 	isb	sy
 80081e4:	f3bf 8f4f 	dsb	sy
 80081e8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80081ea:	bf00      	nop
 80081ec:	bf00      	nop
 80081ee:	e7fd      	b.n	80081ec <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80081f0:	68bb      	ldr	r3, [r7, #8]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d103      	bne.n	80081fe <xQueueGenericSend+0x42>
 80081f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d101      	bne.n	8008202 <xQueueGenericSend+0x46>
 80081fe:	2301      	movs	r3, #1
 8008200:	e000      	b.n	8008204 <xQueueGenericSend+0x48>
 8008202:	2300      	movs	r3, #0
 8008204:	2b00      	cmp	r3, #0
 8008206:	d10b      	bne.n	8008220 <xQueueGenericSend+0x64>
	__asm volatile
 8008208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800820c:	f383 8811 	msr	BASEPRI, r3
 8008210:	f3bf 8f6f 	isb	sy
 8008214:	f3bf 8f4f 	dsb	sy
 8008218:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800821a:	bf00      	nop
 800821c:	bf00      	nop
 800821e:	e7fd      	b.n	800821c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	2b02      	cmp	r3, #2
 8008224:	d103      	bne.n	800822e <xQueueGenericSend+0x72>
 8008226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008228:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800822a:	2b01      	cmp	r3, #1
 800822c:	d101      	bne.n	8008232 <xQueueGenericSend+0x76>
 800822e:	2301      	movs	r3, #1
 8008230:	e000      	b.n	8008234 <xQueueGenericSend+0x78>
 8008232:	2300      	movs	r3, #0
 8008234:	2b00      	cmp	r3, #0
 8008236:	d10b      	bne.n	8008250 <xQueueGenericSend+0x94>
	__asm volatile
 8008238:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800823c:	f383 8811 	msr	BASEPRI, r3
 8008240:	f3bf 8f6f 	isb	sy
 8008244:	f3bf 8f4f 	dsb	sy
 8008248:	623b      	str	r3, [r7, #32]
}
 800824a:	bf00      	nop
 800824c:	bf00      	nop
 800824e:	e7fd      	b.n	800824c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008250:	f001 fd26 	bl	8009ca0 <xTaskGetSchedulerState>
 8008254:	4603      	mov	r3, r0
 8008256:	2b00      	cmp	r3, #0
 8008258:	d102      	bne.n	8008260 <xQueueGenericSend+0xa4>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d101      	bne.n	8008264 <xQueueGenericSend+0xa8>
 8008260:	2301      	movs	r3, #1
 8008262:	e000      	b.n	8008266 <xQueueGenericSend+0xaa>
 8008264:	2300      	movs	r3, #0
 8008266:	2b00      	cmp	r3, #0
 8008268:	d10b      	bne.n	8008282 <xQueueGenericSend+0xc6>
	__asm volatile
 800826a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800826e:	f383 8811 	msr	BASEPRI, r3
 8008272:	f3bf 8f6f 	isb	sy
 8008276:	f3bf 8f4f 	dsb	sy
 800827a:	61fb      	str	r3, [r7, #28]
}
 800827c:	bf00      	nop
 800827e:	bf00      	nop
 8008280:	e7fd      	b.n	800827e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008282:	f002 fbb1 	bl	800a9e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008288:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800828a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800828c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800828e:	429a      	cmp	r2, r3
 8008290:	d302      	bcc.n	8008298 <xQueueGenericSend+0xdc>
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	2b02      	cmp	r3, #2
 8008296:	d129      	bne.n	80082ec <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008298:	683a      	ldr	r2, [r7, #0]
 800829a:	68b9      	ldr	r1, [r7, #8]
 800829c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800829e:	f000 fc6d 	bl	8008b7c <prvCopyDataToQueue>
 80082a2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80082a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d010      	beq.n	80082ce <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80082ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ae:	3324      	adds	r3, #36	@ 0x24
 80082b0:	4618      	mov	r0, r3
 80082b2:	f001 facb 	bl	800984c <xTaskRemoveFromEventList>
 80082b6:	4603      	mov	r3, r0
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d013      	beq.n	80082e4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80082bc:	4b3f      	ldr	r3, [pc, #252]	@ (80083bc <xQueueGenericSend+0x200>)
 80082be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082c2:	601a      	str	r2, [r3, #0]
 80082c4:	f3bf 8f4f 	dsb	sy
 80082c8:	f3bf 8f6f 	isb	sy
 80082cc:	e00a      	b.n	80082e4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80082ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d007      	beq.n	80082e4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80082d4:	4b39      	ldr	r3, [pc, #228]	@ (80083bc <xQueueGenericSend+0x200>)
 80082d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082da:	601a      	str	r2, [r3, #0]
 80082dc:	f3bf 8f4f 	dsb	sy
 80082e0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80082e4:	f002 fbb2 	bl	800aa4c <vPortExitCritical>
				return pdPASS;
 80082e8:	2301      	movs	r3, #1
 80082ea:	e063      	b.n	80083b4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d103      	bne.n	80082fa <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80082f2:	f002 fbab 	bl	800aa4c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80082f6:	2300      	movs	r3, #0
 80082f8:	e05c      	b.n	80083b4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80082fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d106      	bne.n	800830e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008300:	f107 0314 	add.w	r3, r7, #20
 8008304:	4618      	mov	r0, r3
 8008306:	f001 fb69 	bl	80099dc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800830a:	2301      	movs	r3, #1
 800830c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800830e:	f002 fb9d 	bl	800aa4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008312:	f001 f82f 	bl	8009374 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008316:	f002 fb67 	bl	800a9e8 <vPortEnterCritical>
 800831a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800831c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008320:	b25b      	sxtb	r3, r3
 8008322:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008326:	d103      	bne.n	8008330 <xQueueGenericSend+0x174>
 8008328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800832a:	2200      	movs	r2, #0
 800832c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008332:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008336:	b25b      	sxtb	r3, r3
 8008338:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800833c:	d103      	bne.n	8008346 <xQueueGenericSend+0x18a>
 800833e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008340:	2200      	movs	r2, #0
 8008342:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008346:	f002 fb81 	bl	800aa4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800834a:	1d3a      	adds	r2, r7, #4
 800834c:	f107 0314 	add.w	r3, r7, #20
 8008350:	4611      	mov	r1, r2
 8008352:	4618      	mov	r0, r3
 8008354:	f001 fb58 	bl	8009a08 <xTaskCheckForTimeOut>
 8008358:	4603      	mov	r3, r0
 800835a:	2b00      	cmp	r3, #0
 800835c:	d124      	bne.n	80083a8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800835e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008360:	f000 fd04 	bl	8008d6c <prvIsQueueFull>
 8008364:	4603      	mov	r3, r0
 8008366:	2b00      	cmp	r3, #0
 8008368:	d018      	beq.n	800839c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800836a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800836c:	3310      	adds	r3, #16
 800836e:	687a      	ldr	r2, [r7, #4]
 8008370:	4611      	mov	r1, r2
 8008372:	4618      	mov	r0, r3
 8008374:	f001 f9da 	bl	800972c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008378:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800837a:	f000 fc8f 	bl	8008c9c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800837e:	f001 f807 	bl	8009390 <xTaskResumeAll>
 8008382:	4603      	mov	r3, r0
 8008384:	2b00      	cmp	r3, #0
 8008386:	f47f af7c 	bne.w	8008282 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800838a:	4b0c      	ldr	r3, [pc, #48]	@ (80083bc <xQueueGenericSend+0x200>)
 800838c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008390:	601a      	str	r2, [r3, #0]
 8008392:	f3bf 8f4f 	dsb	sy
 8008396:	f3bf 8f6f 	isb	sy
 800839a:	e772      	b.n	8008282 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800839c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800839e:	f000 fc7d 	bl	8008c9c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80083a2:	f000 fff5 	bl	8009390 <xTaskResumeAll>
 80083a6:	e76c      	b.n	8008282 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80083a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80083aa:	f000 fc77 	bl	8008c9c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80083ae:	f000 ffef 	bl	8009390 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80083b2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80083b4:	4618      	mov	r0, r3
 80083b6:	3738      	adds	r7, #56	@ 0x38
 80083b8:	46bd      	mov	sp, r7
 80083ba:	bd80      	pop	{r7, pc}
 80083bc:	e000ed04 	.word	0xe000ed04

080083c0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b090      	sub	sp, #64	@ 0x40
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	60f8      	str	r0, [r7, #12]
 80083c8:	60b9      	str	r1, [r7, #8]
 80083ca:	607a      	str	r2, [r7, #4]
 80083cc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80083d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d10b      	bne.n	80083f0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80083d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083dc:	f383 8811 	msr	BASEPRI, r3
 80083e0:	f3bf 8f6f 	isb	sy
 80083e4:	f3bf 8f4f 	dsb	sy
 80083e8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80083ea:	bf00      	nop
 80083ec:	bf00      	nop
 80083ee:	e7fd      	b.n	80083ec <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80083f0:	68bb      	ldr	r3, [r7, #8]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d103      	bne.n	80083fe <xQueueGenericSendFromISR+0x3e>
 80083f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d101      	bne.n	8008402 <xQueueGenericSendFromISR+0x42>
 80083fe:	2301      	movs	r3, #1
 8008400:	e000      	b.n	8008404 <xQueueGenericSendFromISR+0x44>
 8008402:	2300      	movs	r3, #0
 8008404:	2b00      	cmp	r3, #0
 8008406:	d10b      	bne.n	8008420 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008408:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800840c:	f383 8811 	msr	BASEPRI, r3
 8008410:	f3bf 8f6f 	isb	sy
 8008414:	f3bf 8f4f 	dsb	sy
 8008418:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800841a:	bf00      	nop
 800841c:	bf00      	nop
 800841e:	e7fd      	b.n	800841c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	2b02      	cmp	r3, #2
 8008424:	d103      	bne.n	800842e <xQueueGenericSendFromISR+0x6e>
 8008426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008428:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800842a:	2b01      	cmp	r3, #1
 800842c:	d101      	bne.n	8008432 <xQueueGenericSendFromISR+0x72>
 800842e:	2301      	movs	r3, #1
 8008430:	e000      	b.n	8008434 <xQueueGenericSendFromISR+0x74>
 8008432:	2300      	movs	r3, #0
 8008434:	2b00      	cmp	r3, #0
 8008436:	d10b      	bne.n	8008450 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008438:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800843c:	f383 8811 	msr	BASEPRI, r3
 8008440:	f3bf 8f6f 	isb	sy
 8008444:	f3bf 8f4f 	dsb	sy
 8008448:	623b      	str	r3, [r7, #32]
}
 800844a:	bf00      	nop
 800844c:	bf00      	nop
 800844e:	e7fd      	b.n	800844c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008450:	f002 fbaa 	bl	800aba8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008454:	f3ef 8211 	mrs	r2, BASEPRI
 8008458:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800845c:	f383 8811 	msr	BASEPRI, r3
 8008460:	f3bf 8f6f 	isb	sy
 8008464:	f3bf 8f4f 	dsb	sy
 8008468:	61fa      	str	r2, [r7, #28]
 800846a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800846c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800846e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008472:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008476:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008478:	429a      	cmp	r2, r3
 800847a:	d302      	bcc.n	8008482 <xQueueGenericSendFromISR+0xc2>
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	2b02      	cmp	r3, #2
 8008480:	d12f      	bne.n	80084e2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008482:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008484:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008488:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800848c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800848e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008490:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008492:	683a      	ldr	r2, [r7, #0]
 8008494:	68b9      	ldr	r1, [r7, #8]
 8008496:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008498:	f000 fb70 	bl	8008b7c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800849c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80084a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80084a4:	d112      	bne.n	80084cc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80084a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d016      	beq.n	80084dc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80084ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084b0:	3324      	adds	r3, #36	@ 0x24
 80084b2:	4618      	mov	r0, r3
 80084b4:	f001 f9ca 	bl	800984c <xTaskRemoveFromEventList>
 80084b8:	4603      	mov	r3, r0
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d00e      	beq.n	80084dc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d00b      	beq.n	80084dc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2201      	movs	r2, #1
 80084c8:	601a      	str	r2, [r3, #0]
 80084ca:	e007      	b.n	80084dc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80084cc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80084d0:	3301      	adds	r3, #1
 80084d2:	b2db      	uxtb	r3, r3
 80084d4:	b25a      	sxtb	r2, r3
 80084d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80084dc:	2301      	movs	r3, #1
 80084de:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80084e0:	e001      	b.n	80084e6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80084e2:	2300      	movs	r3, #0
 80084e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80084e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084e8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80084ea:	697b      	ldr	r3, [r7, #20]
 80084ec:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80084f0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80084f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80084f4:	4618      	mov	r0, r3
 80084f6:	3740      	adds	r7, #64	@ 0x40
 80084f8:	46bd      	mov	sp, r7
 80084fa:	bd80      	pop	{r7, pc}

080084fc <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b08e      	sub	sp, #56	@ 0x38
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
 8008504:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800850a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800850c:	2b00      	cmp	r3, #0
 800850e:	d10b      	bne.n	8008528 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8008510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008514:	f383 8811 	msr	BASEPRI, r3
 8008518:	f3bf 8f6f 	isb	sy
 800851c:	f3bf 8f4f 	dsb	sy
 8008520:	623b      	str	r3, [r7, #32]
}
 8008522:	bf00      	nop
 8008524:	bf00      	nop
 8008526:	e7fd      	b.n	8008524 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800852a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800852c:	2b00      	cmp	r3, #0
 800852e:	d00b      	beq.n	8008548 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8008530:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008534:	f383 8811 	msr	BASEPRI, r3
 8008538:	f3bf 8f6f 	isb	sy
 800853c:	f3bf 8f4f 	dsb	sy
 8008540:	61fb      	str	r3, [r7, #28]
}
 8008542:	bf00      	nop
 8008544:	bf00      	nop
 8008546:	e7fd      	b.n	8008544 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d103      	bne.n	8008558 <xQueueGiveFromISR+0x5c>
 8008550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008552:	689b      	ldr	r3, [r3, #8]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d101      	bne.n	800855c <xQueueGiveFromISR+0x60>
 8008558:	2301      	movs	r3, #1
 800855a:	e000      	b.n	800855e <xQueueGiveFromISR+0x62>
 800855c:	2300      	movs	r3, #0
 800855e:	2b00      	cmp	r3, #0
 8008560:	d10b      	bne.n	800857a <xQueueGiveFromISR+0x7e>
	__asm volatile
 8008562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008566:	f383 8811 	msr	BASEPRI, r3
 800856a:	f3bf 8f6f 	isb	sy
 800856e:	f3bf 8f4f 	dsb	sy
 8008572:	61bb      	str	r3, [r7, #24]
}
 8008574:	bf00      	nop
 8008576:	bf00      	nop
 8008578:	e7fd      	b.n	8008576 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800857a:	f002 fb15 	bl	800aba8 <vPortValidateInterruptPriority>
	__asm volatile
 800857e:	f3ef 8211 	mrs	r2, BASEPRI
 8008582:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008586:	f383 8811 	msr	BASEPRI, r3
 800858a:	f3bf 8f6f 	isb	sy
 800858e:	f3bf 8f4f 	dsb	sy
 8008592:	617a      	str	r2, [r7, #20]
 8008594:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008596:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008598:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800859a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800859c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800859e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80085a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80085a6:	429a      	cmp	r2, r3
 80085a8:	d22b      	bcs.n	8008602 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80085aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80085b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80085b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085b6:	1c5a      	adds	r2, r3, #1
 80085b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ba:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80085bc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80085c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80085c4:	d112      	bne.n	80085ec <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80085c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d016      	beq.n	80085fc <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80085ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085d0:	3324      	adds	r3, #36	@ 0x24
 80085d2:	4618      	mov	r0, r3
 80085d4:	f001 f93a 	bl	800984c <xTaskRemoveFromEventList>
 80085d8:	4603      	mov	r3, r0
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d00e      	beq.n	80085fc <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d00b      	beq.n	80085fc <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	2201      	movs	r2, #1
 80085e8:	601a      	str	r2, [r3, #0]
 80085ea:	e007      	b.n	80085fc <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80085ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80085f0:	3301      	adds	r3, #1
 80085f2:	b2db      	uxtb	r3, r3
 80085f4:	b25a      	sxtb	r2, r3
 80085f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80085fc:	2301      	movs	r3, #1
 80085fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8008600:	e001      	b.n	8008606 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008602:	2300      	movs	r3, #0
 8008604:	637b      	str	r3, [r7, #52]	@ 0x34
 8008606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008608:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	f383 8811 	msr	BASEPRI, r3
}
 8008610:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008612:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008614:	4618      	mov	r0, r3
 8008616:	3738      	adds	r7, #56	@ 0x38
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}

0800861c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800861c:	b580      	push	{r7, lr}
 800861e:	b08c      	sub	sp, #48	@ 0x30
 8008620:	af00      	add	r7, sp, #0
 8008622:	60f8      	str	r0, [r7, #12]
 8008624:	60b9      	str	r1, [r7, #8]
 8008626:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008628:	2300      	movs	r3, #0
 800862a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008632:	2b00      	cmp	r3, #0
 8008634:	d10b      	bne.n	800864e <xQueueReceive+0x32>
	__asm volatile
 8008636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800863a:	f383 8811 	msr	BASEPRI, r3
 800863e:	f3bf 8f6f 	isb	sy
 8008642:	f3bf 8f4f 	dsb	sy
 8008646:	623b      	str	r3, [r7, #32]
}
 8008648:	bf00      	nop
 800864a:	bf00      	nop
 800864c:	e7fd      	b.n	800864a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800864e:	68bb      	ldr	r3, [r7, #8]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d103      	bne.n	800865c <xQueueReceive+0x40>
 8008654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008658:	2b00      	cmp	r3, #0
 800865a:	d101      	bne.n	8008660 <xQueueReceive+0x44>
 800865c:	2301      	movs	r3, #1
 800865e:	e000      	b.n	8008662 <xQueueReceive+0x46>
 8008660:	2300      	movs	r3, #0
 8008662:	2b00      	cmp	r3, #0
 8008664:	d10b      	bne.n	800867e <xQueueReceive+0x62>
	__asm volatile
 8008666:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800866a:	f383 8811 	msr	BASEPRI, r3
 800866e:	f3bf 8f6f 	isb	sy
 8008672:	f3bf 8f4f 	dsb	sy
 8008676:	61fb      	str	r3, [r7, #28]
}
 8008678:	bf00      	nop
 800867a:	bf00      	nop
 800867c:	e7fd      	b.n	800867a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800867e:	f001 fb0f 	bl	8009ca0 <xTaskGetSchedulerState>
 8008682:	4603      	mov	r3, r0
 8008684:	2b00      	cmp	r3, #0
 8008686:	d102      	bne.n	800868e <xQueueReceive+0x72>
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d101      	bne.n	8008692 <xQueueReceive+0x76>
 800868e:	2301      	movs	r3, #1
 8008690:	e000      	b.n	8008694 <xQueueReceive+0x78>
 8008692:	2300      	movs	r3, #0
 8008694:	2b00      	cmp	r3, #0
 8008696:	d10b      	bne.n	80086b0 <xQueueReceive+0x94>
	__asm volatile
 8008698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800869c:	f383 8811 	msr	BASEPRI, r3
 80086a0:	f3bf 8f6f 	isb	sy
 80086a4:	f3bf 8f4f 	dsb	sy
 80086a8:	61bb      	str	r3, [r7, #24]
}
 80086aa:	bf00      	nop
 80086ac:	bf00      	nop
 80086ae:	e7fd      	b.n	80086ac <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80086b0:	f002 f99a 	bl	800a9e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80086b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086b8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80086ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d01f      	beq.n	8008700 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80086c0:	68b9      	ldr	r1, [r7, #8]
 80086c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80086c4:	f000 fac4 	bl	8008c50 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80086c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086ca:	1e5a      	subs	r2, r3, #1
 80086cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086ce:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80086d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086d2:	691b      	ldr	r3, [r3, #16]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d00f      	beq.n	80086f8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80086d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086da:	3310      	adds	r3, #16
 80086dc:	4618      	mov	r0, r3
 80086de:	f001 f8b5 	bl	800984c <xTaskRemoveFromEventList>
 80086e2:	4603      	mov	r3, r0
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d007      	beq.n	80086f8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80086e8:	4b3c      	ldr	r3, [pc, #240]	@ (80087dc <xQueueReceive+0x1c0>)
 80086ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086ee:	601a      	str	r2, [r3, #0]
 80086f0:	f3bf 8f4f 	dsb	sy
 80086f4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80086f8:	f002 f9a8 	bl	800aa4c <vPortExitCritical>
				return pdPASS;
 80086fc:	2301      	movs	r3, #1
 80086fe:	e069      	b.n	80087d4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d103      	bne.n	800870e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008706:	f002 f9a1 	bl	800aa4c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800870a:	2300      	movs	r3, #0
 800870c:	e062      	b.n	80087d4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800870e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008710:	2b00      	cmp	r3, #0
 8008712:	d106      	bne.n	8008722 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008714:	f107 0310 	add.w	r3, r7, #16
 8008718:	4618      	mov	r0, r3
 800871a:	f001 f95f 	bl	80099dc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800871e:	2301      	movs	r3, #1
 8008720:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008722:	f002 f993 	bl	800aa4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008726:	f000 fe25 	bl	8009374 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800872a:	f002 f95d 	bl	800a9e8 <vPortEnterCritical>
 800872e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008730:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008734:	b25b      	sxtb	r3, r3
 8008736:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800873a:	d103      	bne.n	8008744 <xQueueReceive+0x128>
 800873c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800873e:	2200      	movs	r2, #0
 8008740:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008746:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800874a:	b25b      	sxtb	r3, r3
 800874c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008750:	d103      	bne.n	800875a <xQueueReceive+0x13e>
 8008752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008754:	2200      	movs	r2, #0
 8008756:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800875a:	f002 f977 	bl	800aa4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800875e:	1d3a      	adds	r2, r7, #4
 8008760:	f107 0310 	add.w	r3, r7, #16
 8008764:	4611      	mov	r1, r2
 8008766:	4618      	mov	r0, r3
 8008768:	f001 f94e 	bl	8009a08 <xTaskCheckForTimeOut>
 800876c:	4603      	mov	r3, r0
 800876e:	2b00      	cmp	r3, #0
 8008770:	d123      	bne.n	80087ba <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008772:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008774:	f000 fae4 	bl	8008d40 <prvIsQueueEmpty>
 8008778:	4603      	mov	r3, r0
 800877a:	2b00      	cmp	r3, #0
 800877c:	d017      	beq.n	80087ae <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800877e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008780:	3324      	adds	r3, #36	@ 0x24
 8008782:	687a      	ldr	r2, [r7, #4]
 8008784:	4611      	mov	r1, r2
 8008786:	4618      	mov	r0, r3
 8008788:	f000 ffd0 	bl	800972c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800878c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800878e:	f000 fa85 	bl	8008c9c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008792:	f000 fdfd 	bl	8009390 <xTaskResumeAll>
 8008796:	4603      	mov	r3, r0
 8008798:	2b00      	cmp	r3, #0
 800879a:	d189      	bne.n	80086b0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800879c:	4b0f      	ldr	r3, [pc, #60]	@ (80087dc <xQueueReceive+0x1c0>)
 800879e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80087a2:	601a      	str	r2, [r3, #0]
 80087a4:	f3bf 8f4f 	dsb	sy
 80087a8:	f3bf 8f6f 	isb	sy
 80087ac:	e780      	b.n	80086b0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80087ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80087b0:	f000 fa74 	bl	8008c9c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80087b4:	f000 fdec 	bl	8009390 <xTaskResumeAll>
 80087b8:	e77a      	b.n	80086b0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80087ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80087bc:	f000 fa6e 	bl	8008c9c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80087c0:	f000 fde6 	bl	8009390 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80087c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80087c6:	f000 fabb 	bl	8008d40 <prvIsQueueEmpty>
 80087ca:	4603      	mov	r3, r0
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	f43f af6f 	beq.w	80086b0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80087d2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80087d4:	4618      	mov	r0, r3
 80087d6:	3730      	adds	r7, #48	@ 0x30
 80087d8:	46bd      	mov	sp, r7
 80087da:	bd80      	pop	{r7, pc}
 80087dc:	e000ed04 	.word	0xe000ed04

080087e0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b08e      	sub	sp, #56	@ 0x38
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
 80087e8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80087ea:	2300      	movs	r3, #0
 80087ec:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80087f2:	2300      	movs	r3, #0
 80087f4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80087f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d10b      	bne.n	8008814 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80087fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008800:	f383 8811 	msr	BASEPRI, r3
 8008804:	f3bf 8f6f 	isb	sy
 8008808:	f3bf 8f4f 	dsb	sy
 800880c:	623b      	str	r3, [r7, #32]
}
 800880e:	bf00      	nop
 8008810:	bf00      	nop
 8008812:	e7fd      	b.n	8008810 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008818:	2b00      	cmp	r3, #0
 800881a:	d00b      	beq.n	8008834 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800881c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008820:	f383 8811 	msr	BASEPRI, r3
 8008824:	f3bf 8f6f 	isb	sy
 8008828:	f3bf 8f4f 	dsb	sy
 800882c:	61fb      	str	r3, [r7, #28]
}
 800882e:	bf00      	nop
 8008830:	bf00      	nop
 8008832:	e7fd      	b.n	8008830 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008834:	f001 fa34 	bl	8009ca0 <xTaskGetSchedulerState>
 8008838:	4603      	mov	r3, r0
 800883a:	2b00      	cmp	r3, #0
 800883c:	d102      	bne.n	8008844 <xQueueSemaphoreTake+0x64>
 800883e:	683b      	ldr	r3, [r7, #0]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d101      	bne.n	8008848 <xQueueSemaphoreTake+0x68>
 8008844:	2301      	movs	r3, #1
 8008846:	e000      	b.n	800884a <xQueueSemaphoreTake+0x6a>
 8008848:	2300      	movs	r3, #0
 800884a:	2b00      	cmp	r3, #0
 800884c:	d10b      	bne.n	8008866 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800884e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008852:	f383 8811 	msr	BASEPRI, r3
 8008856:	f3bf 8f6f 	isb	sy
 800885a:	f3bf 8f4f 	dsb	sy
 800885e:	61bb      	str	r3, [r7, #24]
}
 8008860:	bf00      	nop
 8008862:	bf00      	nop
 8008864:	e7fd      	b.n	8008862 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008866:	f002 f8bf 	bl	800a9e8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800886a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800886c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800886e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008872:	2b00      	cmp	r3, #0
 8008874:	d024      	beq.n	80088c0 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008878:	1e5a      	subs	r2, r3, #1
 800887a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800887c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800887e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	2b00      	cmp	r3, #0
 8008884:	d104      	bne.n	8008890 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008886:	f001 fb9d 	bl	8009fc4 <pvTaskIncrementMutexHeldCount>
 800888a:	4602      	mov	r2, r0
 800888c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800888e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008892:	691b      	ldr	r3, [r3, #16]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d00f      	beq.n	80088b8 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800889a:	3310      	adds	r3, #16
 800889c:	4618      	mov	r0, r3
 800889e:	f000 ffd5 	bl	800984c <xTaskRemoveFromEventList>
 80088a2:	4603      	mov	r3, r0
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d007      	beq.n	80088b8 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80088a8:	4b54      	ldr	r3, [pc, #336]	@ (80089fc <xQueueSemaphoreTake+0x21c>)
 80088aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80088ae:	601a      	str	r2, [r3, #0]
 80088b0:	f3bf 8f4f 	dsb	sy
 80088b4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80088b8:	f002 f8c8 	bl	800aa4c <vPortExitCritical>
				return pdPASS;
 80088bc:	2301      	movs	r3, #1
 80088be:	e098      	b.n	80089f2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80088c0:	683b      	ldr	r3, [r7, #0]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d112      	bne.n	80088ec <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80088c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d00b      	beq.n	80088e4 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80088cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088d0:	f383 8811 	msr	BASEPRI, r3
 80088d4:	f3bf 8f6f 	isb	sy
 80088d8:	f3bf 8f4f 	dsb	sy
 80088dc:	617b      	str	r3, [r7, #20]
}
 80088de:	bf00      	nop
 80088e0:	bf00      	nop
 80088e2:	e7fd      	b.n	80088e0 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80088e4:	f002 f8b2 	bl	800aa4c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80088e8:	2300      	movs	r3, #0
 80088ea:	e082      	b.n	80089f2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80088ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d106      	bne.n	8008900 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80088f2:	f107 030c 	add.w	r3, r7, #12
 80088f6:	4618      	mov	r0, r3
 80088f8:	f001 f870 	bl	80099dc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80088fc:	2301      	movs	r3, #1
 80088fe:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008900:	f002 f8a4 	bl	800aa4c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008904:	f000 fd36 	bl	8009374 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008908:	f002 f86e 	bl	800a9e8 <vPortEnterCritical>
 800890c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800890e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008912:	b25b      	sxtb	r3, r3
 8008914:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008918:	d103      	bne.n	8008922 <xQueueSemaphoreTake+0x142>
 800891a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800891c:	2200      	movs	r2, #0
 800891e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008922:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008924:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008928:	b25b      	sxtb	r3, r3
 800892a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800892e:	d103      	bne.n	8008938 <xQueueSemaphoreTake+0x158>
 8008930:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008932:	2200      	movs	r2, #0
 8008934:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008938:	f002 f888 	bl	800aa4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800893c:	463a      	mov	r2, r7
 800893e:	f107 030c 	add.w	r3, r7, #12
 8008942:	4611      	mov	r1, r2
 8008944:	4618      	mov	r0, r3
 8008946:	f001 f85f 	bl	8009a08 <xTaskCheckForTimeOut>
 800894a:	4603      	mov	r3, r0
 800894c:	2b00      	cmp	r3, #0
 800894e:	d132      	bne.n	80089b6 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008950:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008952:	f000 f9f5 	bl	8008d40 <prvIsQueueEmpty>
 8008956:	4603      	mov	r3, r0
 8008958:	2b00      	cmp	r3, #0
 800895a:	d026      	beq.n	80089aa <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800895c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d109      	bne.n	8008978 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008964:	f002 f840 	bl	800a9e8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800896a:	689b      	ldr	r3, [r3, #8]
 800896c:	4618      	mov	r0, r3
 800896e:	f001 f9b5 	bl	8009cdc <xTaskPriorityInherit>
 8008972:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008974:	f002 f86a 	bl	800aa4c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008978:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800897a:	3324      	adds	r3, #36	@ 0x24
 800897c:	683a      	ldr	r2, [r7, #0]
 800897e:	4611      	mov	r1, r2
 8008980:	4618      	mov	r0, r3
 8008982:	f000 fed3 	bl	800972c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008986:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008988:	f000 f988 	bl	8008c9c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800898c:	f000 fd00 	bl	8009390 <xTaskResumeAll>
 8008990:	4603      	mov	r3, r0
 8008992:	2b00      	cmp	r3, #0
 8008994:	f47f af67 	bne.w	8008866 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008998:	4b18      	ldr	r3, [pc, #96]	@ (80089fc <xQueueSemaphoreTake+0x21c>)
 800899a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800899e:	601a      	str	r2, [r3, #0]
 80089a0:	f3bf 8f4f 	dsb	sy
 80089a4:	f3bf 8f6f 	isb	sy
 80089a8:	e75d      	b.n	8008866 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80089aa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80089ac:	f000 f976 	bl	8008c9c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80089b0:	f000 fcee 	bl	8009390 <xTaskResumeAll>
 80089b4:	e757      	b.n	8008866 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80089b6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80089b8:	f000 f970 	bl	8008c9c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80089bc:	f000 fce8 	bl	8009390 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80089c0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80089c2:	f000 f9bd 	bl	8008d40 <prvIsQueueEmpty>
 80089c6:	4603      	mov	r3, r0
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	f43f af4c 	beq.w	8008866 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80089ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d00d      	beq.n	80089f0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80089d4:	f002 f808 	bl	800a9e8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80089d8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80089da:	f000 f8b7 	bl	8008b4c <prvGetDisinheritPriorityAfterTimeout>
 80089de:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80089e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089e2:	689b      	ldr	r3, [r3, #8]
 80089e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80089e6:	4618      	mov	r0, r3
 80089e8:	f001 fa50 	bl	8009e8c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80089ec:	f002 f82e 	bl	800aa4c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80089f0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80089f2:	4618      	mov	r0, r3
 80089f4:	3738      	adds	r7, #56	@ 0x38
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bd80      	pop	{r7, pc}
 80089fa:	bf00      	nop
 80089fc:	e000ed04 	.word	0xe000ed04

08008a00 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b08e      	sub	sp, #56	@ 0x38
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	60f8      	str	r0, [r7, #12]
 8008a08:	60b9      	str	r1, [r7, #8]
 8008a0a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d10b      	bne.n	8008a2e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8008a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a1a:	f383 8811 	msr	BASEPRI, r3
 8008a1e:	f3bf 8f6f 	isb	sy
 8008a22:	f3bf 8f4f 	dsb	sy
 8008a26:	623b      	str	r3, [r7, #32]
}
 8008a28:	bf00      	nop
 8008a2a:	bf00      	nop
 8008a2c:	e7fd      	b.n	8008a2a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008a2e:	68bb      	ldr	r3, [r7, #8]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d103      	bne.n	8008a3c <xQueueReceiveFromISR+0x3c>
 8008a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d101      	bne.n	8008a40 <xQueueReceiveFromISR+0x40>
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	e000      	b.n	8008a42 <xQueueReceiveFromISR+0x42>
 8008a40:	2300      	movs	r3, #0
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d10b      	bne.n	8008a5e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8008a46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a4a:	f383 8811 	msr	BASEPRI, r3
 8008a4e:	f3bf 8f6f 	isb	sy
 8008a52:	f3bf 8f4f 	dsb	sy
 8008a56:	61fb      	str	r3, [r7, #28]
}
 8008a58:	bf00      	nop
 8008a5a:	bf00      	nop
 8008a5c:	e7fd      	b.n	8008a5a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008a5e:	f002 f8a3 	bl	800aba8 <vPortValidateInterruptPriority>
	__asm volatile
 8008a62:	f3ef 8211 	mrs	r2, BASEPRI
 8008a66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a6a:	f383 8811 	msr	BASEPRI, r3
 8008a6e:	f3bf 8f6f 	isb	sy
 8008a72:	f3bf 8f4f 	dsb	sy
 8008a76:	61ba      	str	r2, [r7, #24]
 8008a78:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008a7a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008a7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a82:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008a84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d02f      	beq.n	8008aea <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a8c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008a90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008a94:	68b9      	ldr	r1, [r7, #8]
 8008a96:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008a98:	f000 f8da 	bl	8008c50 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008a9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a9e:	1e5a      	subs	r2, r3, #1
 8008aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aa2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008aa4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008aa8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008aac:	d112      	bne.n	8008ad4 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab0:	691b      	ldr	r3, [r3, #16]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d016      	beq.n	8008ae4 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab8:	3310      	adds	r3, #16
 8008aba:	4618      	mov	r0, r3
 8008abc:	f000 fec6 	bl	800984c <xTaskRemoveFromEventList>
 8008ac0:	4603      	mov	r3, r0
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d00e      	beq.n	8008ae4 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d00b      	beq.n	8008ae4 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2201      	movs	r2, #1
 8008ad0:	601a      	str	r2, [r3, #0]
 8008ad2:	e007      	b.n	8008ae4 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008ad4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008ad8:	3301      	adds	r3, #1
 8008ada:	b2db      	uxtb	r3, r3
 8008adc:	b25a      	sxtb	r2, r3
 8008ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ae0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8008ae4:	2301      	movs	r3, #1
 8008ae6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ae8:	e001      	b.n	8008aee <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8008aea:	2300      	movs	r3, #0
 8008aec:	637b      	str	r3, [r7, #52]	@ 0x34
 8008aee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008af0:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008af2:	693b      	ldr	r3, [r7, #16]
 8008af4:	f383 8811 	msr	BASEPRI, r3
}
 8008af8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008afa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008afc:	4618      	mov	r0, r3
 8008afe:	3738      	adds	r7, #56	@ 0x38
 8008b00:	46bd      	mov	sp, r7
 8008b02:	bd80      	pop	{r7, pc}

08008b04 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b084      	sub	sp, #16
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d10b      	bne.n	8008b2e <vQueueDelete+0x2a>
	__asm volatile
 8008b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b1a:	f383 8811 	msr	BASEPRI, r3
 8008b1e:	f3bf 8f6f 	isb	sy
 8008b22:	f3bf 8f4f 	dsb	sy
 8008b26:	60bb      	str	r3, [r7, #8]
}
 8008b28:	bf00      	nop
 8008b2a:	bf00      	nop
 8008b2c:	e7fd      	b.n	8008b2a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8008b2e:	68f8      	ldr	r0, [r7, #12]
 8008b30:	f000 f95e 	bl	8008df0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d102      	bne.n	8008b44 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8008b3e:	68f8      	ldr	r0, [r7, #12]
 8008b40:	f002 f942 	bl	800adc8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8008b44:	bf00      	nop
 8008b46:	3710      	adds	r7, #16
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	bd80      	pop	{r7, pc}

08008b4c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008b4c:	b480      	push	{r7}
 8008b4e:	b085      	sub	sp, #20
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d006      	beq.n	8008b6a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8008b66:	60fb      	str	r3, [r7, #12]
 8008b68:	e001      	b.n	8008b6e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
	}
 8008b70:	4618      	mov	r0, r3
 8008b72:	3714      	adds	r7, #20
 8008b74:	46bd      	mov	sp, r7
 8008b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7a:	4770      	bx	lr

08008b7c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b086      	sub	sp, #24
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	60f8      	str	r0, [r7, #12]
 8008b84:	60b9      	str	r1, [r7, #8]
 8008b86:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008b88:	2300      	movs	r3, #0
 8008b8a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b90:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d10d      	bne.n	8008bb6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d14d      	bne.n	8008c3e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	689b      	ldr	r3, [r3, #8]
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	f001 f900 	bl	8009dac <xTaskPriorityDisinherit>
 8008bac:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	609a      	str	r2, [r3, #8]
 8008bb4:	e043      	b.n	8008c3e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d119      	bne.n	8008bf0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	6858      	ldr	r0, [r3, #4]
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bc4:	461a      	mov	r2, r3
 8008bc6:	68b9      	ldr	r1, [r7, #8]
 8008bc8:	f003 f991 	bl	800beee <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	685a      	ldr	r2, [r3, #4]
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bd4:	441a      	add	r2, r3
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	685a      	ldr	r2, [r3, #4]
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	689b      	ldr	r3, [r3, #8]
 8008be2:	429a      	cmp	r2, r3
 8008be4:	d32b      	bcc.n	8008c3e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	681a      	ldr	r2, [r3, #0]
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	605a      	str	r2, [r3, #4]
 8008bee:	e026      	b.n	8008c3e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	68d8      	ldr	r0, [r3, #12]
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bf8:	461a      	mov	r2, r3
 8008bfa:	68b9      	ldr	r1, [r7, #8]
 8008bfc:	f003 f977 	bl	800beee <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	68da      	ldr	r2, [r3, #12]
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c08:	425b      	negs	r3, r3
 8008c0a:	441a      	add	r2, r3
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	68da      	ldr	r2, [r3, #12]
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	429a      	cmp	r2, r3
 8008c1a:	d207      	bcs.n	8008c2c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	689a      	ldr	r2, [r3, #8]
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c24:	425b      	negs	r3, r3
 8008c26:	441a      	add	r2, r3
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2b02      	cmp	r3, #2
 8008c30:	d105      	bne.n	8008c3e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008c32:	693b      	ldr	r3, [r7, #16]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d002      	beq.n	8008c3e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008c38:	693b      	ldr	r3, [r7, #16]
 8008c3a:	3b01      	subs	r3, #1
 8008c3c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008c3e:	693b      	ldr	r3, [r7, #16]
 8008c40:	1c5a      	adds	r2, r3, #1
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008c46:	697b      	ldr	r3, [r7, #20]
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3718      	adds	r7, #24
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	bd80      	pop	{r7, pc}

08008c50 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b082      	sub	sp, #8
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
 8008c58:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d018      	beq.n	8008c94 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	68da      	ldr	r2, [r3, #12]
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c6a:	441a      	add	r2, r3
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	68da      	ldr	r2, [r3, #12]
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	689b      	ldr	r3, [r3, #8]
 8008c78:	429a      	cmp	r2, r3
 8008c7a:	d303      	bcc.n	8008c84 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681a      	ldr	r2, [r3, #0]
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	68d9      	ldr	r1, [r3, #12]
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c8c:	461a      	mov	r2, r3
 8008c8e:	6838      	ldr	r0, [r7, #0]
 8008c90:	f003 f92d 	bl	800beee <memcpy>
	}
}
 8008c94:	bf00      	nop
 8008c96:	3708      	adds	r7, #8
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	bd80      	pop	{r7, pc}

08008c9c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	b084      	sub	sp, #16
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008ca4:	f001 fea0 	bl	800a9e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008cae:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008cb0:	e011      	b.n	8008cd6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d012      	beq.n	8008ce0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	3324      	adds	r3, #36	@ 0x24
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	f000 fdc4 	bl	800984c <xTaskRemoveFromEventList>
 8008cc4:	4603      	mov	r3, r0
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d001      	beq.n	8008cce <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008cca:	f000 ff01 	bl	8009ad0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008cce:	7bfb      	ldrb	r3, [r7, #15]
 8008cd0:	3b01      	subs	r3, #1
 8008cd2:	b2db      	uxtb	r3, r3
 8008cd4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008cd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	dce9      	bgt.n	8008cb2 <prvUnlockQueue+0x16>
 8008cde:	e000      	b.n	8008ce2 <prvUnlockQueue+0x46>
					break;
 8008ce0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	22ff      	movs	r2, #255	@ 0xff
 8008ce6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008cea:	f001 feaf 	bl	800aa4c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008cee:	f001 fe7b 	bl	800a9e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008cf8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008cfa:	e011      	b.n	8008d20 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	691b      	ldr	r3, [r3, #16]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d012      	beq.n	8008d2a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	3310      	adds	r3, #16
 8008d08:	4618      	mov	r0, r3
 8008d0a:	f000 fd9f 	bl	800984c <xTaskRemoveFromEventList>
 8008d0e:	4603      	mov	r3, r0
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d001      	beq.n	8008d18 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008d14:	f000 fedc 	bl	8009ad0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008d18:	7bbb      	ldrb	r3, [r7, #14]
 8008d1a:	3b01      	subs	r3, #1
 8008d1c:	b2db      	uxtb	r3, r3
 8008d1e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008d20:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	dce9      	bgt.n	8008cfc <prvUnlockQueue+0x60>
 8008d28:	e000      	b.n	8008d2c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008d2a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	22ff      	movs	r2, #255	@ 0xff
 8008d30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008d34:	f001 fe8a 	bl	800aa4c <vPortExitCritical>
}
 8008d38:	bf00      	nop
 8008d3a:	3710      	adds	r7, #16
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	bd80      	pop	{r7, pc}

08008d40 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b084      	sub	sp, #16
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008d48:	f001 fe4e 	bl	800a9e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d102      	bne.n	8008d5a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008d54:	2301      	movs	r3, #1
 8008d56:	60fb      	str	r3, [r7, #12]
 8008d58:	e001      	b.n	8008d5e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008d5e:	f001 fe75 	bl	800aa4c <vPortExitCritical>

	return xReturn;
 8008d62:	68fb      	ldr	r3, [r7, #12]
}
 8008d64:	4618      	mov	r0, r3
 8008d66:	3710      	adds	r7, #16
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	bd80      	pop	{r7, pc}

08008d6c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008d6c:	b580      	push	{r7, lr}
 8008d6e:	b084      	sub	sp, #16
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008d74:	f001 fe38 	bl	800a9e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d80:	429a      	cmp	r2, r3
 8008d82:	d102      	bne.n	8008d8a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008d84:	2301      	movs	r3, #1
 8008d86:	60fb      	str	r3, [r7, #12]
 8008d88:	e001      	b.n	8008d8e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008d8e:	f001 fe5d 	bl	800aa4c <vPortExitCritical>

	return xReturn;
 8008d92:	68fb      	ldr	r3, [r7, #12]
}
 8008d94:	4618      	mov	r0, r3
 8008d96:	3710      	adds	r7, #16
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	bd80      	pop	{r7, pc}

08008d9c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008d9c:	b480      	push	{r7}
 8008d9e:	b085      	sub	sp, #20
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
 8008da4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008da6:	2300      	movs	r3, #0
 8008da8:	60fb      	str	r3, [r7, #12]
 8008daa:	e014      	b.n	8008dd6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008dac:	4a0f      	ldr	r2, [pc, #60]	@ (8008dec <vQueueAddToRegistry+0x50>)
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d10b      	bne.n	8008dd0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008db8:	490c      	ldr	r1, [pc, #48]	@ (8008dec <vQueueAddToRegistry+0x50>)
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	683a      	ldr	r2, [r7, #0]
 8008dbe:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008dc2:	4a0a      	ldr	r2, [pc, #40]	@ (8008dec <vQueueAddToRegistry+0x50>)
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	00db      	lsls	r3, r3, #3
 8008dc8:	4413      	add	r3, r2
 8008dca:	687a      	ldr	r2, [r7, #4]
 8008dcc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008dce:	e006      	b.n	8008dde <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	3301      	adds	r3, #1
 8008dd4:	60fb      	str	r3, [r7, #12]
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	2b07      	cmp	r3, #7
 8008dda:	d9e7      	bls.n	8008dac <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008ddc:	bf00      	nop
 8008dde:	bf00      	nop
 8008de0:	3714      	adds	r7, #20
 8008de2:	46bd      	mov	sp, r7
 8008de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de8:	4770      	bx	lr
 8008dea:	bf00      	nop
 8008dec:	20001464 	.word	0x20001464

08008df0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8008df0:	b480      	push	{r7}
 8008df2:	b085      	sub	sp, #20
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008df8:	2300      	movs	r3, #0
 8008dfa:	60fb      	str	r3, [r7, #12]
 8008dfc:	e016      	b.n	8008e2c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8008dfe:	4a10      	ldr	r2, [pc, #64]	@ (8008e40 <vQueueUnregisterQueue+0x50>)
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	00db      	lsls	r3, r3, #3
 8008e04:	4413      	add	r3, r2
 8008e06:	685b      	ldr	r3, [r3, #4]
 8008e08:	687a      	ldr	r2, [r7, #4]
 8008e0a:	429a      	cmp	r2, r3
 8008e0c:	d10b      	bne.n	8008e26 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8008e0e:	4a0c      	ldr	r2, [pc, #48]	@ (8008e40 <vQueueUnregisterQueue+0x50>)
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	2100      	movs	r1, #0
 8008e14:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8008e18:	4a09      	ldr	r2, [pc, #36]	@ (8008e40 <vQueueUnregisterQueue+0x50>)
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	00db      	lsls	r3, r3, #3
 8008e1e:	4413      	add	r3, r2
 8008e20:	2200      	movs	r2, #0
 8008e22:	605a      	str	r2, [r3, #4]
				break;
 8008e24:	e006      	b.n	8008e34 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	3301      	adds	r3, #1
 8008e2a:	60fb      	str	r3, [r7, #12]
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	2b07      	cmp	r3, #7
 8008e30:	d9e5      	bls.n	8008dfe <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8008e32:	bf00      	nop
 8008e34:	bf00      	nop
 8008e36:	3714      	adds	r7, #20
 8008e38:	46bd      	mov	sp, r7
 8008e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3e:	4770      	bx	lr
 8008e40:	20001464 	.word	0x20001464

08008e44 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b086      	sub	sp, #24
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	60f8      	str	r0, [r7, #12]
 8008e4c:	60b9      	str	r1, [r7, #8]
 8008e4e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008e54:	f001 fdc8 	bl	800a9e8 <vPortEnterCritical>
 8008e58:	697b      	ldr	r3, [r7, #20]
 8008e5a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008e5e:	b25b      	sxtb	r3, r3
 8008e60:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008e64:	d103      	bne.n	8008e6e <vQueueWaitForMessageRestricted+0x2a>
 8008e66:	697b      	ldr	r3, [r7, #20]
 8008e68:	2200      	movs	r2, #0
 8008e6a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008e6e:	697b      	ldr	r3, [r7, #20]
 8008e70:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008e74:	b25b      	sxtb	r3, r3
 8008e76:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008e7a:	d103      	bne.n	8008e84 <vQueueWaitForMessageRestricted+0x40>
 8008e7c:	697b      	ldr	r3, [r7, #20]
 8008e7e:	2200      	movs	r2, #0
 8008e80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008e84:	f001 fde2 	bl	800aa4c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008e88:	697b      	ldr	r3, [r7, #20]
 8008e8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d106      	bne.n	8008e9e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008e90:	697b      	ldr	r3, [r7, #20]
 8008e92:	3324      	adds	r3, #36	@ 0x24
 8008e94:	687a      	ldr	r2, [r7, #4]
 8008e96:	68b9      	ldr	r1, [r7, #8]
 8008e98:	4618      	mov	r0, r3
 8008e9a:	f000 fcab 	bl	80097f4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008e9e:	6978      	ldr	r0, [r7, #20]
 8008ea0:	f7ff fefc 	bl	8008c9c <prvUnlockQueue>
	}
 8008ea4:	bf00      	nop
 8008ea6:	3718      	adds	r7, #24
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	bd80      	pop	{r7, pc}

08008eac <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b08e      	sub	sp, #56	@ 0x38
 8008eb0:	af04      	add	r7, sp, #16
 8008eb2:	60f8      	str	r0, [r7, #12]
 8008eb4:	60b9      	str	r1, [r7, #8]
 8008eb6:	607a      	str	r2, [r7, #4]
 8008eb8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008eba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d10b      	bne.n	8008ed8 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ec4:	f383 8811 	msr	BASEPRI, r3
 8008ec8:	f3bf 8f6f 	isb	sy
 8008ecc:	f3bf 8f4f 	dsb	sy
 8008ed0:	623b      	str	r3, [r7, #32]
}
 8008ed2:	bf00      	nop
 8008ed4:	bf00      	nop
 8008ed6:	e7fd      	b.n	8008ed4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008ed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d10b      	bne.n	8008ef6 <xTaskCreateStatic+0x4a>
	__asm volatile
 8008ede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ee2:	f383 8811 	msr	BASEPRI, r3
 8008ee6:	f3bf 8f6f 	isb	sy
 8008eea:	f3bf 8f4f 	dsb	sy
 8008eee:	61fb      	str	r3, [r7, #28]
}
 8008ef0:	bf00      	nop
 8008ef2:	bf00      	nop
 8008ef4:	e7fd      	b.n	8008ef2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008ef6:	23a8      	movs	r3, #168	@ 0xa8
 8008ef8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008efa:	693b      	ldr	r3, [r7, #16]
 8008efc:	2ba8      	cmp	r3, #168	@ 0xa8
 8008efe:	d00b      	beq.n	8008f18 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f04:	f383 8811 	msr	BASEPRI, r3
 8008f08:	f3bf 8f6f 	isb	sy
 8008f0c:	f3bf 8f4f 	dsb	sy
 8008f10:	61bb      	str	r3, [r7, #24]
}
 8008f12:	bf00      	nop
 8008f14:	bf00      	nop
 8008f16:	e7fd      	b.n	8008f14 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008f18:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008f1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d01e      	beq.n	8008f5e <xTaskCreateStatic+0xb2>
 8008f20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d01b      	beq.n	8008f5e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008f26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f28:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f2c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008f2e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f32:	2202      	movs	r2, #2
 8008f34:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008f38:	2300      	movs	r3, #0
 8008f3a:	9303      	str	r3, [sp, #12]
 8008f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f3e:	9302      	str	r3, [sp, #8]
 8008f40:	f107 0314 	add.w	r3, r7, #20
 8008f44:	9301      	str	r3, [sp, #4]
 8008f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f48:	9300      	str	r3, [sp, #0]
 8008f4a:	683b      	ldr	r3, [r7, #0]
 8008f4c:	687a      	ldr	r2, [r7, #4]
 8008f4e:	68b9      	ldr	r1, [r7, #8]
 8008f50:	68f8      	ldr	r0, [r7, #12]
 8008f52:	f000 f851 	bl	8008ff8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008f56:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008f58:	f000 f8f6 	bl	8009148 <prvAddNewTaskToReadyList>
 8008f5c:	e001      	b.n	8008f62 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008f5e:	2300      	movs	r3, #0
 8008f60:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008f62:	697b      	ldr	r3, [r7, #20]
	}
 8008f64:	4618      	mov	r0, r3
 8008f66:	3728      	adds	r7, #40	@ 0x28
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	bd80      	pop	{r7, pc}

08008f6c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008f6c:	b580      	push	{r7, lr}
 8008f6e:	b08c      	sub	sp, #48	@ 0x30
 8008f70:	af04      	add	r7, sp, #16
 8008f72:	60f8      	str	r0, [r7, #12]
 8008f74:	60b9      	str	r1, [r7, #8]
 8008f76:	603b      	str	r3, [r7, #0]
 8008f78:	4613      	mov	r3, r2
 8008f7a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008f7c:	88fb      	ldrh	r3, [r7, #6]
 8008f7e:	009b      	lsls	r3, r3, #2
 8008f80:	4618      	mov	r0, r3
 8008f82:	f001 fe53 	bl	800ac2c <pvPortMalloc>
 8008f86:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008f88:	697b      	ldr	r3, [r7, #20]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d00e      	beq.n	8008fac <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008f8e:	20a8      	movs	r0, #168	@ 0xa8
 8008f90:	f001 fe4c 	bl	800ac2c <pvPortMalloc>
 8008f94:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008f96:	69fb      	ldr	r3, [r7, #28]
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d003      	beq.n	8008fa4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008f9c:	69fb      	ldr	r3, [r7, #28]
 8008f9e:	697a      	ldr	r2, [r7, #20]
 8008fa0:	631a      	str	r2, [r3, #48]	@ 0x30
 8008fa2:	e005      	b.n	8008fb0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008fa4:	6978      	ldr	r0, [r7, #20]
 8008fa6:	f001 ff0f 	bl	800adc8 <vPortFree>
 8008faa:	e001      	b.n	8008fb0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008fac:	2300      	movs	r3, #0
 8008fae:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008fb0:	69fb      	ldr	r3, [r7, #28]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d017      	beq.n	8008fe6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008fb6:	69fb      	ldr	r3, [r7, #28]
 8008fb8:	2200      	movs	r2, #0
 8008fba:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008fbe:	88fa      	ldrh	r2, [r7, #6]
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	9303      	str	r3, [sp, #12]
 8008fc4:	69fb      	ldr	r3, [r7, #28]
 8008fc6:	9302      	str	r3, [sp, #8]
 8008fc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fca:	9301      	str	r3, [sp, #4]
 8008fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fce:	9300      	str	r3, [sp, #0]
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	68b9      	ldr	r1, [r7, #8]
 8008fd4:	68f8      	ldr	r0, [r7, #12]
 8008fd6:	f000 f80f 	bl	8008ff8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008fda:	69f8      	ldr	r0, [r7, #28]
 8008fdc:	f000 f8b4 	bl	8009148 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	61bb      	str	r3, [r7, #24]
 8008fe4:	e002      	b.n	8008fec <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008fe6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008fea:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008fec:	69bb      	ldr	r3, [r7, #24]
	}
 8008fee:	4618      	mov	r0, r3
 8008ff0:	3720      	adds	r7, #32
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	bd80      	pop	{r7, pc}
	...

08008ff8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b088      	sub	sp, #32
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	60f8      	str	r0, [r7, #12]
 8009000:	60b9      	str	r1, [r7, #8]
 8009002:	607a      	str	r2, [r7, #4]
 8009004:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009008:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	009b      	lsls	r3, r3, #2
 800900e:	461a      	mov	r2, r3
 8009010:	21a5      	movs	r1, #165	@ 0xa5
 8009012:	f002 fe8f 	bl	800bd34 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009018:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009020:	3b01      	subs	r3, #1
 8009022:	009b      	lsls	r3, r3, #2
 8009024:	4413      	add	r3, r2
 8009026:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009028:	69bb      	ldr	r3, [r7, #24]
 800902a:	f023 0307 	bic.w	r3, r3, #7
 800902e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009030:	69bb      	ldr	r3, [r7, #24]
 8009032:	f003 0307 	and.w	r3, r3, #7
 8009036:	2b00      	cmp	r3, #0
 8009038:	d00b      	beq.n	8009052 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800903a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800903e:	f383 8811 	msr	BASEPRI, r3
 8009042:	f3bf 8f6f 	isb	sy
 8009046:	f3bf 8f4f 	dsb	sy
 800904a:	617b      	str	r3, [r7, #20]
}
 800904c:	bf00      	nop
 800904e:	bf00      	nop
 8009050:	e7fd      	b.n	800904e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009052:	68bb      	ldr	r3, [r7, #8]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d01f      	beq.n	8009098 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009058:	2300      	movs	r3, #0
 800905a:	61fb      	str	r3, [r7, #28]
 800905c:	e012      	b.n	8009084 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800905e:	68ba      	ldr	r2, [r7, #8]
 8009060:	69fb      	ldr	r3, [r7, #28]
 8009062:	4413      	add	r3, r2
 8009064:	7819      	ldrb	r1, [r3, #0]
 8009066:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009068:	69fb      	ldr	r3, [r7, #28]
 800906a:	4413      	add	r3, r2
 800906c:	3334      	adds	r3, #52	@ 0x34
 800906e:	460a      	mov	r2, r1
 8009070:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009072:	68ba      	ldr	r2, [r7, #8]
 8009074:	69fb      	ldr	r3, [r7, #28]
 8009076:	4413      	add	r3, r2
 8009078:	781b      	ldrb	r3, [r3, #0]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d006      	beq.n	800908c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800907e:	69fb      	ldr	r3, [r7, #28]
 8009080:	3301      	adds	r3, #1
 8009082:	61fb      	str	r3, [r7, #28]
 8009084:	69fb      	ldr	r3, [r7, #28]
 8009086:	2b0f      	cmp	r3, #15
 8009088:	d9e9      	bls.n	800905e <prvInitialiseNewTask+0x66>
 800908a:	e000      	b.n	800908e <prvInitialiseNewTask+0x96>
			{
				break;
 800908c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800908e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009090:	2200      	movs	r2, #0
 8009092:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009096:	e003      	b.n	80090a0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800909a:	2200      	movs	r2, #0
 800909c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80090a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090a2:	2b37      	cmp	r3, #55	@ 0x37
 80090a4:	d901      	bls.n	80090aa <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80090a6:	2337      	movs	r3, #55	@ 0x37
 80090a8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80090aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80090ae:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80090b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80090b4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80090b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090b8:	2200      	movs	r2, #0
 80090ba:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80090bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090be:	3304      	adds	r3, #4
 80090c0:	4618      	mov	r0, r3
 80090c2:	f7fe fe33 	bl	8007d2c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80090c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090c8:	3318      	adds	r3, #24
 80090ca:	4618      	mov	r0, r3
 80090cc:	f7fe fe2e 	bl	8007d2c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80090d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090d4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80090d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090d8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80090dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090de:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80090e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090e4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80090e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090e8:	2200      	movs	r2, #0
 80090ea:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80090ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090f0:	2200      	movs	r2, #0
 80090f2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80090f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090f8:	3354      	adds	r3, #84	@ 0x54
 80090fa:	224c      	movs	r2, #76	@ 0x4c
 80090fc:	2100      	movs	r1, #0
 80090fe:	4618      	mov	r0, r3
 8009100:	f002 fe18 	bl	800bd34 <memset>
 8009104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009106:	4a0d      	ldr	r2, [pc, #52]	@ (800913c <prvInitialiseNewTask+0x144>)
 8009108:	659a      	str	r2, [r3, #88]	@ 0x58
 800910a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800910c:	4a0c      	ldr	r2, [pc, #48]	@ (8009140 <prvInitialiseNewTask+0x148>)
 800910e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009112:	4a0c      	ldr	r2, [pc, #48]	@ (8009144 <prvInitialiseNewTask+0x14c>)
 8009114:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009116:	683a      	ldr	r2, [r7, #0]
 8009118:	68f9      	ldr	r1, [r7, #12]
 800911a:	69b8      	ldr	r0, [r7, #24]
 800911c:	f001 fb34 	bl	800a788 <pxPortInitialiseStack>
 8009120:	4602      	mov	r2, r0
 8009122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009124:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009126:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009128:	2b00      	cmp	r3, #0
 800912a:	d002      	beq.n	8009132 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800912c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800912e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009130:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009132:	bf00      	nop
 8009134:	3720      	adds	r7, #32
 8009136:	46bd      	mov	sp, r7
 8009138:	bd80      	pop	{r7, pc}
 800913a:	bf00      	nop
 800913c:	200056f8 	.word	0x200056f8
 8009140:	20005760 	.word	0x20005760
 8009144:	200057c8 	.word	0x200057c8

08009148 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b082      	sub	sp, #8
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009150:	f001 fc4a 	bl	800a9e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009154:	4b2d      	ldr	r3, [pc, #180]	@ (800920c <prvAddNewTaskToReadyList+0xc4>)
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	3301      	adds	r3, #1
 800915a:	4a2c      	ldr	r2, [pc, #176]	@ (800920c <prvAddNewTaskToReadyList+0xc4>)
 800915c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800915e:	4b2c      	ldr	r3, [pc, #176]	@ (8009210 <prvAddNewTaskToReadyList+0xc8>)
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d109      	bne.n	800917a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009166:	4a2a      	ldr	r2, [pc, #168]	@ (8009210 <prvAddNewTaskToReadyList+0xc8>)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800916c:	4b27      	ldr	r3, [pc, #156]	@ (800920c <prvAddNewTaskToReadyList+0xc4>)
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	2b01      	cmp	r3, #1
 8009172:	d110      	bne.n	8009196 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009174:	f000 fcd0 	bl	8009b18 <prvInitialiseTaskLists>
 8009178:	e00d      	b.n	8009196 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800917a:	4b26      	ldr	r3, [pc, #152]	@ (8009214 <prvAddNewTaskToReadyList+0xcc>)
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d109      	bne.n	8009196 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009182:	4b23      	ldr	r3, [pc, #140]	@ (8009210 <prvAddNewTaskToReadyList+0xc8>)
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800918c:	429a      	cmp	r2, r3
 800918e:	d802      	bhi.n	8009196 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009190:	4a1f      	ldr	r2, [pc, #124]	@ (8009210 <prvAddNewTaskToReadyList+0xc8>)
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009196:	4b20      	ldr	r3, [pc, #128]	@ (8009218 <prvAddNewTaskToReadyList+0xd0>)
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	3301      	adds	r3, #1
 800919c:	4a1e      	ldr	r2, [pc, #120]	@ (8009218 <prvAddNewTaskToReadyList+0xd0>)
 800919e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80091a0:	4b1d      	ldr	r3, [pc, #116]	@ (8009218 <prvAddNewTaskToReadyList+0xd0>)
 80091a2:	681a      	ldr	r2, [r3, #0]
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091ac:	4b1b      	ldr	r3, [pc, #108]	@ (800921c <prvAddNewTaskToReadyList+0xd4>)
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	429a      	cmp	r2, r3
 80091b2:	d903      	bls.n	80091bc <prvAddNewTaskToReadyList+0x74>
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091b8:	4a18      	ldr	r2, [pc, #96]	@ (800921c <prvAddNewTaskToReadyList+0xd4>)
 80091ba:	6013      	str	r3, [r2, #0]
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091c0:	4613      	mov	r3, r2
 80091c2:	009b      	lsls	r3, r3, #2
 80091c4:	4413      	add	r3, r2
 80091c6:	009b      	lsls	r3, r3, #2
 80091c8:	4a15      	ldr	r2, [pc, #84]	@ (8009220 <prvAddNewTaskToReadyList+0xd8>)
 80091ca:	441a      	add	r2, r3
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	3304      	adds	r3, #4
 80091d0:	4619      	mov	r1, r3
 80091d2:	4610      	mov	r0, r2
 80091d4:	f7fe fdb7 	bl	8007d46 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80091d8:	f001 fc38 	bl	800aa4c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80091dc:	4b0d      	ldr	r3, [pc, #52]	@ (8009214 <prvAddNewTaskToReadyList+0xcc>)
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d00e      	beq.n	8009202 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80091e4:	4b0a      	ldr	r3, [pc, #40]	@ (8009210 <prvAddNewTaskToReadyList+0xc8>)
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091ee:	429a      	cmp	r2, r3
 80091f0:	d207      	bcs.n	8009202 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80091f2:	4b0c      	ldr	r3, [pc, #48]	@ (8009224 <prvAddNewTaskToReadyList+0xdc>)
 80091f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80091f8:	601a      	str	r2, [r3, #0]
 80091fa:	f3bf 8f4f 	dsb	sy
 80091fe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009202:	bf00      	nop
 8009204:	3708      	adds	r7, #8
 8009206:	46bd      	mov	sp, r7
 8009208:	bd80      	pop	{r7, pc}
 800920a:	bf00      	nop
 800920c:	20001978 	.word	0x20001978
 8009210:	200014a4 	.word	0x200014a4
 8009214:	20001984 	.word	0x20001984
 8009218:	20001994 	.word	0x20001994
 800921c:	20001980 	.word	0x20001980
 8009220:	200014a8 	.word	0x200014a8
 8009224:	e000ed04 	.word	0xe000ed04

08009228 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009228:	b580      	push	{r7, lr}
 800922a:	b084      	sub	sp, #16
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009230:	2300      	movs	r3, #0
 8009232:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	2b00      	cmp	r3, #0
 8009238:	d018      	beq.n	800926c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800923a:	4b14      	ldr	r3, [pc, #80]	@ (800928c <vTaskDelay+0x64>)
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d00b      	beq.n	800925a <vTaskDelay+0x32>
	__asm volatile
 8009242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009246:	f383 8811 	msr	BASEPRI, r3
 800924a:	f3bf 8f6f 	isb	sy
 800924e:	f3bf 8f4f 	dsb	sy
 8009252:	60bb      	str	r3, [r7, #8]
}
 8009254:	bf00      	nop
 8009256:	bf00      	nop
 8009258:	e7fd      	b.n	8009256 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800925a:	f000 f88b 	bl	8009374 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800925e:	2100      	movs	r1, #0
 8009260:	6878      	ldr	r0, [r7, #4]
 8009262:	f000 fec3 	bl	8009fec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009266:	f000 f893 	bl	8009390 <xTaskResumeAll>
 800926a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d107      	bne.n	8009282 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009272:	4b07      	ldr	r3, [pc, #28]	@ (8009290 <vTaskDelay+0x68>)
 8009274:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009278:	601a      	str	r2, [r3, #0]
 800927a:	f3bf 8f4f 	dsb	sy
 800927e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009282:	bf00      	nop
 8009284:	3710      	adds	r7, #16
 8009286:	46bd      	mov	sp, r7
 8009288:	bd80      	pop	{r7, pc}
 800928a:	bf00      	nop
 800928c:	200019a0 	.word	0x200019a0
 8009290:	e000ed04 	.word	0xe000ed04

08009294 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009294:	b580      	push	{r7, lr}
 8009296:	b08a      	sub	sp, #40	@ 0x28
 8009298:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800929a:	2300      	movs	r3, #0
 800929c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800929e:	2300      	movs	r3, #0
 80092a0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80092a2:	463a      	mov	r2, r7
 80092a4:	1d39      	adds	r1, r7, #4
 80092a6:	f107 0308 	add.w	r3, r7, #8
 80092aa:	4618      	mov	r0, r3
 80092ac:	f7fe faf4 	bl	8007898 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80092b0:	6839      	ldr	r1, [r7, #0]
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	68ba      	ldr	r2, [r7, #8]
 80092b6:	9202      	str	r2, [sp, #8]
 80092b8:	9301      	str	r3, [sp, #4]
 80092ba:	2300      	movs	r3, #0
 80092bc:	9300      	str	r3, [sp, #0]
 80092be:	2300      	movs	r3, #0
 80092c0:	460a      	mov	r2, r1
 80092c2:	4924      	ldr	r1, [pc, #144]	@ (8009354 <vTaskStartScheduler+0xc0>)
 80092c4:	4824      	ldr	r0, [pc, #144]	@ (8009358 <vTaskStartScheduler+0xc4>)
 80092c6:	f7ff fdf1 	bl	8008eac <xTaskCreateStatic>
 80092ca:	4603      	mov	r3, r0
 80092cc:	4a23      	ldr	r2, [pc, #140]	@ (800935c <vTaskStartScheduler+0xc8>)
 80092ce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80092d0:	4b22      	ldr	r3, [pc, #136]	@ (800935c <vTaskStartScheduler+0xc8>)
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d002      	beq.n	80092de <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80092d8:	2301      	movs	r3, #1
 80092da:	617b      	str	r3, [r7, #20]
 80092dc:	e001      	b.n	80092e2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80092de:	2300      	movs	r3, #0
 80092e0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80092e2:	697b      	ldr	r3, [r7, #20]
 80092e4:	2b01      	cmp	r3, #1
 80092e6:	d102      	bne.n	80092ee <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80092e8:	f000 fed4 	bl	800a094 <xTimerCreateTimerTask>
 80092ec:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80092ee:	697b      	ldr	r3, [r7, #20]
 80092f0:	2b01      	cmp	r3, #1
 80092f2:	d11b      	bne.n	800932c <vTaskStartScheduler+0x98>
	__asm volatile
 80092f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092f8:	f383 8811 	msr	BASEPRI, r3
 80092fc:	f3bf 8f6f 	isb	sy
 8009300:	f3bf 8f4f 	dsb	sy
 8009304:	613b      	str	r3, [r7, #16]
}
 8009306:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009308:	4b15      	ldr	r3, [pc, #84]	@ (8009360 <vTaskStartScheduler+0xcc>)
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	3354      	adds	r3, #84	@ 0x54
 800930e:	4a15      	ldr	r2, [pc, #84]	@ (8009364 <vTaskStartScheduler+0xd0>)
 8009310:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009312:	4b15      	ldr	r3, [pc, #84]	@ (8009368 <vTaskStartScheduler+0xd4>)
 8009314:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009318:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800931a:	4b14      	ldr	r3, [pc, #80]	@ (800936c <vTaskStartScheduler+0xd8>)
 800931c:	2201      	movs	r2, #1
 800931e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009320:	4b13      	ldr	r3, [pc, #76]	@ (8009370 <vTaskStartScheduler+0xdc>)
 8009322:	2200      	movs	r2, #0
 8009324:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009326:	f001 fabb 	bl	800a8a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800932a:	e00f      	b.n	800934c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800932c:	697b      	ldr	r3, [r7, #20]
 800932e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009332:	d10b      	bne.n	800934c <vTaskStartScheduler+0xb8>
	__asm volatile
 8009334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009338:	f383 8811 	msr	BASEPRI, r3
 800933c:	f3bf 8f6f 	isb	sy
 8009340:	f3bf 8f4f 	dsb	sy
 8009344:	60fb      	str	r3, [r7, #12]
}
 8009346:	bf00      	nop
 8009348:	bf00      	nop
 800934a:	e7fd      	b.n	8009348 <vTaskStartScheduler+0xb4>
}
 800934c:	bf00      	nop
 800934e:	3718      	adds	r7, #24
 8009350:	46bd      	mov	sp, r7
 8009352:	bd80      	pop	{r7, pc}
 8009354:	0800eb20 	.word	0x0800eb20
 8009358:	08009ae9 	.word	0x08009ae9
 800935c:	2000199c 	.word	0x2000199c
 8009360:	200014a4 	.word	0x200014a4
 8009364:	2000001c 	.word	0x2000001c
 8009368:	20001998 	.word	0x20001998
 800936c:	20001984 	.word	0x20001984
 8009370:	2000197c 	.word	0x2000197c

08009374 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009374:	b480      	push	{r7}
 8009376:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009378:	4b04      	ldr	r3, [pc, #16]	@ (800938c <vTaskSuspendAll+0x18>)
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	3301      	adds	r3, #1
 800937e:	4a03      	ldr	r2, [pc, #12]	@ (800938c <vTaskSuspendAll+0x18>)
 8009380:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009382:	bf00      	nop
 8009384:	46bd      	mov	sp, r7
 8009386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938a:	4770      	bx	lr
 800938c:	200019a0 	.word	0x200019a0

08009390 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b084      	sub	sp, #16
 8009394:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009396:	2300      	movs	r3, #0
 8009398:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800939a:	2300      	movs	r3, #0
 800939c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800939e:	4b42      	ldr	r3, [pc, #264]	@ (80094a8 <xTaskResumeAll+0x118>)
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d10b      	bne.n	80093be <xTaskResumeAll+0x2e>
	__asm volatile
 80093a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093aa:	f383 8811 	msr	BASEPRI, r3
 80093ae:	f3bf 8f6f 	isb	sy
 80093b2:	f3bf 8f4f 	dsb	sy
 80093b6:	603b      	str	r3, [r7, #0]
}
 80093b8:	bf00      	nop
 80093ba:	bf00      	nop
 80093bc:	e7fd      	b.n	80093ba <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80093be:	f001 fb13 	bl	800a9e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80093c2:	4b39      	ldr	r3, [pc, #228]	@ (80094a8 <xTaskResumeAll+0x118>)
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	3b01      	subs	r3, #1
 80093c8:	4a37      	ldr	r2, [pc, #220]	@ (80094a8 <xTaskResumeAll+0x118>)
 80093ca:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80093cc:	4b36      	ldr	r3, [pc, #216]	@ (80094a8 <xTaskResumeAll+0x118>)
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d162      	bne.n	800949a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80093d4:	4b35      	ldr	r3, [pc, #212]	@ (80094ac <xTaskResumeAll+0x11c>)
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d05e      	beq.n	800949a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80093dc:	e02f      	b.n	800943e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093de:	4b34      	ldr	r3, [pc, #208]	@ (80094b0 <xTaskResumeAll+0x120>)
 80093e0:	68db      	ldr	r3, [r3, #12]
 80093e2:	68db      	ldr	r3, [r3, #12]
 80093e4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	3318      	adds	r3, #24
 80093ea:	4618      	mov	r0, r3
 80093ec:	f7fe fd08 	bl	8007e00 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	3304      	adds	r3, #4
 80093f4:	4618      	mov	r0, r3
 80093f6:	f7fe fd03 	bl	8007e00 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093fe:	4b2d      	ldr	r3, [pc, #180]	@ (80094b4 <xTaskResumeAll+0x124>)
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	429a      	cmp	r2, r3
 8009404:	d903      	bls.n	800940e <xTaskResumeAll+0x7e>
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800940a:	4a2a      	ldr	r2, [pc, #168]	@ (80094b4 <xTaskResumeAll+0x124>)
 800940c:	6013      	str	r3, [r2, #0]
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009412:	4613      	mov	r3, r2
 8009414:	009b      	lsls	r3, r3, #2
 8009416:	4413      	add	r3, r2
 8009418:	009b      	lsls	r3, r3, #2
 800941a:	4a27      	ldr	r2, [pc, #156]	@ (80094b8 <xTaskResumeAll+0x128>)
 800941c:	441a      	add	r2, r3
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	3304      	adds	r3, #4
 8009422:	4619      	mov	r1, r3
 8009424:	4610      	mov	r0, r2
 8009426:	f7fe fc8e 	bl	8007d46 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800942e:	4b23      	ldr	r3, [pc, #140]	@ (80094bc <xTaskResumeAll+0x12c>)
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009434:	429a      	cmp	r2, r3
 8009436:	d302      	bcc.n	800943e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009438:	4b21      	ldr	r3, [pc, #132]	@ (80094c0 <xTaskResumeAll+0x130>)
 800943a:	2201      	movs	r2, #1
 800943c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800943e:	4b1c      	ldr	r3, [pc, #112]	@ (80094b0 <xTaskResumeAll+0x120>)
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	2b00      	cmp	r3, #0
 8009444:	d1cb      	bne.n	80093de <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d001      	beq.n	8009450 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800944c:	f000 fc08 	bl	8009c60 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009450:	4b1c      	ldr	r3, [pc, #112]	@ (80094c4 <xTaskResumeAll+0x134>)
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	2b00      	cmp	r3, #0
 800945a:	d010      	beq.n	800947e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800945c:	f000 f846 	bl	80094ec <xTaskIncrementTick>
 8009460:	4603      	mov	r3, r0
 8009462:	2b00      	cmp	r3, #0
 8009464:	d002      	beq.n	800946c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009466:	4b16      	ldr	r3, [pc, #88]	@ (80094c0 <xTaskResumeAll+0x130>)
 8009468:	2201      	movs	r2, #1
 800946a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	3b01      	subs	r3, #1
 8009470:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d1f1      	bne.n	800945c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009478:	4b12      	ldr	r3, [pc, #72]	@ (80094c4 <xTaskResumeAll+0x134>)
 800947a:	2200      	movs	r2, #0
 800947c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800947e:	4b10      	ldr	r3, [pc, #64]	@ (80094c0 <xTaskResumeAll+0x130>)
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d009      	beq.n	800949a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009486:	2301      	movs	r3, #1
 8009488:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800948a:	4b0f      	ldr	r3, [pc, #60]	@ (80094c8 <xTaskResumeAll+0x138>)
 800948c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009490:	601a      	str	r2, [r3, #0]
 8009492:	f3bf 8f4f 	dsb	sy
 8009496:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800949a:	f001 fad7 	bl	800aa4c <vPortExitCritical>

	return xAlreadyYielded;
 800949e:	68bb      	ldr	r3, [r7, #8]
}
 80094a0:	4618      	mov	r0, r3
 80094a2:	3710      	adds	r7, #16
 80094a4:	46bd      	mov	sp, r7
 80094a6:	bd80      	pop	{r7, pc}
 80094a8:	200019a0 	.word	0x200019a0
 80094ac:	20001978 	.word	0x20001978
 80094b0:	20001938 	.word	0x20001938
 80094b4:	20001980 	.word	0x20001980
 80094b8:	200014a8 	.word	0x200014a8
 80094bc:	200014a4 	.word	0x200014a4
 80094c0:	2000198c 	.word	0x2000198c
 80094c4:	20001988 	.word	0x20001988
 80094c8:	e000ed04 	.word	0xe000ed04

080094cc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80094cc:	b480      	push	{r7}
 80094ce:	b083      	sub	sp, #12
 80094d0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80094d2:	4b05      	ldr	r3, [pc, #20]	@ (80094e8 <xTaskGetTickCount+0x1c>)
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80094d8:	687b      	ldr	r3, [r7, #4]
}
 80094da:	4618      	mov	r0, r3
 80094dc:	370c      	adds	r7, #12
 80094de:	46bd      	mov	sp, r7
 80094e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e4:	4770      	bx	lr
 80094e6:	bf00      	nop
 80094e8:	2000197c 	.word	0x2000197c

080094ec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b086      	sub	sp, #24
 80094f0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80094f2:	2300      	movs	r3, #0
 80094f4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80094f6:	4b4f      	ldr	r3, [pc, #316]	@ (8009634 <xTaskIncrementTick+0x148>)
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	f040 8090 	bne.w	8009620 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009500:	4b4d      	ldr	r3, [pc, #308]	@ (8009638 <xTaskIncrementTick+0x14c>)
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	3301      	adds	r3, #1
 8009506:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009508:	4a4b      	ldr	r2, [pc, #300]	@ (8009638 <xTaskIncrementTick+0x14c>)
 800950a:	693b      	ldr	r3, [r7, #16]
 800950c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800950e:	693b      	ldr	r3, [r7, #16]
 8009510:	2b00      	cmp	r3, #0
 8009512:	d121      	bne.n	8009558 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009514:	4b49      	ldr	r3, [pc, #292]	@ (800963c <xTaskIncrementTick+0x150>)
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d00b      	beq.n	8009536 <xTaskIncrementTick+0x4a>
	__asm volatile
 800951e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009522:	f383 8811 	msr	BASEPRI, r3
 8009526:	f3bf 8f6f 	isb	sy
 800952a:	f3bf 8f4f 	dsb	sy
 800952e:	603b      	str	r3, [r7, #0]
}
 8009530:	bf00      	nop
 8009532:	bf00      	nop
 8009534:	e7fd      	b.n	8009532 <xTaskIncrementTick+0x46>
 8009536:	4b41      	ldr	r3, [pc, #260]	@ (800963c <xTaskIncrementTick+0x150>)
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	60fb      	str	r3, [r7, #12]
 800953c:	4b40      	ldr	r3, [pc, #256]	@ (8009640 <xTaskIncrementTick+0x154>)
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	4a3e      	ldr	r2, [pc, #248]	@ (800963c <xTaskIncrementTick+0x150>)
 8009542:	6013      	str	r3, [r2, #0]
 8009544:	4a3e      	ldr	r2, [pc, #248]	@ (8009640 <xTaskIncrementTick+0x154>)
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	6013      	str	r3, [r2, #0]
 800954a:	4b3e      	ldr	r3, [pc, #248]	@ (8009644 <xTaskIncrementTick+0x158>)
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	3301      	adds	r3, #1
 8009550:	4a3c      	ldr	r2, [pc, #240]	@ (8009644 <xTaskIncrementTick+0x158>)
 8009552:	6013      	str	r3, [r2, #0]
 8009554:	f000 fb84 	bl	8009c60 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009558:	4b3b      	ldr	r3, [pc, #236]	@ (8009648 <xTaskIncrementTick+0x15c>)
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	693a      	ldr	r2, [r7, #16]
 800955e:	429a      	cmp	r2, r3
 8009560:	d349      	bcc.n	80095f6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009562:	4b36      	ldr	r3, [pc, #216]	@ (800963c <xTaskIncrementTick+0x150>)
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d104      	bne.n	8009576 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800956c:	4b36      	ldr	r3, [pc, #216]	@ (8009648 <xTaskIncrementTick+0x15c>)
 800956e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009572:	601a      	str	r2, [r3, #0]
					break;
 8009574:	e03f      	b.n	80095f6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009576:	4b31      	ldr	r3, [pc, #196]	@ (800963c <xTaskIncrementTick+0x150>)
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	68db      	ldr	r3, [r3, #12]
 800957c:	68db      	ldr	r3, [r3, #12]
 800957e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009580:	68bb      	ldr	r3, [r7, #8]
 8009582:	685b      	ldr	r3, [r3, #4]
 8009584:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009586:	693a      	ldr	r2, [r7, #16]
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	429a      	cmp	r2, r3
 800958c:	d203      	bcs.n	8009596 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800958e:	4a2e      	ldr	r2, [pc, #184]	@ (8009648 <xTaskIncrementTick+0x15c>)
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009594:	e02f      	b.n	80095f6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009596:	68bb      	ldr	r3, [r7, #8]
 8009598:	3304      	adds	r3, #4
 800959a:	4618      	mov	r0, r3
 800959c:	f7fe fc30 	bl	8007e00 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d004      	beq.n	80095b2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	3318      	adds	r3, #24
 80095ac:	4618      	mov	r0, r3
 80095ae:	f7fe fc27 	bl	8007e00 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80095b2:	68bb      	ldr	r3, [r7, #8]
 80095b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095b6:	4b25      	ldr	r3, [pc, #148]	@ (800964c <xTaskIncrementTick+0x160>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	429a      	cmp	r2, r3
 80095bc:	d903      	bls.n	80095c6 <xTaskIncrementTick+0xda>
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095c2:	4a22      	ldr	r2, [pc, #136]	@ (800964c <xTaskIncrementTick+0x160>)
 80095c4:	6013      	str	r3, [r2, #0]
 80095c6:	68bb      	ldr	r3, [r7, #8]
 80095c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095ca:	4613      	mov	r3, r2
 80095cc:	009b      	lsls	r3, r3, #2
 80095ce:	4413      	add	r3, r2
 80095d0:	009b      	lsls	r3, r3, #2
 80095d2:	4a1f      	ldr	r2, [pc, #124]	@ (8009650 <xTaskIncrementTick+0x164>)
 80095d4:	441a      	add	r2, r3
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	3304      	adds	r3, #4
 80095da:	4619      	mov	r1, r3
 80095dc:	4610      	mov	r0, r2
 80095de:	f7fe fbb2 	bl	8007d46 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80095e2:	68bb      	ldr	r3, [r7, #8]
 80095e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095e6:	4b1b      	ldr	r3, [pc, #108]	@ (8009654 <xTaskIncrementTick+0x168>)
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095ec:	429a      	cmp	r2, r3
 80095ee:	d3b8      	bcc.n	8009562 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80095f0:	2301      	movs	r3, #1
 80095f2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80095f4:	e7b5      	b.n	8009562 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80095f6:	4b17      	ldr	r3, [pc, #92]	@ (8009654 <xTaskIncrementTick+0x168>)
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095fc:	4914      	ldr	r1, [pc, #80]	@ (8009650 <xTaskIncrementTick+0x164>)
 80095fe:	4613      	mov	r3, r2
 8009600:	009b      	lsls	r3, r3, #2
 8009602:	4413      	add	r3, r2
 8009604:	009b      	lsls	r3, r3, #2
 8009606:	440b      	add	r3, r1
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	2b01      	cmp	r3, #1
 800960c:	d901      	bls.n	8009612 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800960e:	2301      	movs	r3, #1
 8009610:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009612:	4b11      	ldr	r3, [pc, #68]	@ (8009658 <xTaskIncrementTick+0x16c>)
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	2b00      	cmp	r3, #0
 8009618:	d007      	beq.n	800962a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800961a:	2301      	movs	r3, #1
 800961c:	617b      	str	r3, [r7, #20]
 800961e:	e004      	b.n	800962a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009620:	4b0e      	ldr	r3, [pc, #56]	@ (800965c <xTaskIncrementTick+0x170>)
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	3301      	adds	r3, #1
 8009626:	4a0d      	ldr	r2, [pc, #52]	@ (800965c <xTaskIncrementTick+0x170>)
 8009628:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800962a:	697b      	ldr	r3, [r7, #20]
}
 800962c:	4618      	mov	r0, r3
 800962e:	3718      	adds	r7, #24
 8009630:	46bd      	mov	sp, r7
 8009632:	bd80      	pop	{r7, pc}
 8009634:	200019a0 	.word	0x200019a0
 8009638:	2000197c 	.word	0x2000197c
 800963c:	20001930 	.word	0x20001930
 8009640:	20001934 	.word	0x20001934
 8009644:	20001990 	.word	0x20001990
 8009648:	20001998 	.word	0x20001998
 800964c:	20001980 	.word	0x20001980
 8009650:	200014a8 	.word	0x200014a8
 8009654:	200014a4 	.word	0x200014a4
 8009658:	2000198c 	.word	0x2000198c
 800965c:	20001988 	.word	0x20001988

08009660 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009660:	b480      	push	{r7}
 8009662:	b085      	sub	sp, #20
 8009664:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009666:	4b2b      	ldr	r3, [pc, #172]	@ (8009714 <vTaskSwitchContext+0xb4>)
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d003      	beq.n	8009676 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800966e:	4b2a      	ldr	r3, [pc, #168]	@ (8009718 <vTaskSwitchContext+0xb8>)
 8009670:	2201      	movs	r2, #1
 8009672:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009674:	e047      	b.n	8009706 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8009676:	4b28      	ldr	r3, [pc, #160]	@ (8009718 <vTaskSwitchContext+0xb8>)
 8009678:	2200      	movs	r2, #0
 800967a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800967c:	4b27      	ldr	r3, [pc, #156]	@ (800971c <vTaskSwitchContext+0xbc>)
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	60fb      	str	r3, [r7, #12]
 8009682:	e011      	b.n	80096a8 <vTaskSwitchContext+0x48>
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d10b      	bne.n	80096a2 <vTaskSwitchContext+0x42>
	__asm volatile
 800968a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800968e:	f383 8811 	msr	BASEPRI, r3
 8009692:	f3bf 8f6f 	isb	sy
 8009696:	f3bf 8f4f 	dsb	sy
 800969a:	607b      	str	r3, [r7, #4]
}
 800969c:	bf00      	nop
 800969e:	bf00      	nop
 80096a0:	e7fd      	b.n	800969e <vTaskSwitchContext+0x3e>
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	3b01      	subs	r3, #1
 80096a6:	60fb      	str	r3, [r7, #12]
 80096a8:	491d      	ldr	r1, [pc, #116]	@ (8009720 <vTaskSwitchContext+0xc0>)
 80096aa:	68fa      	ldr	r2, [r7, #12]
 80096ac:	4613      	mov	r3, r2
 80096ae:	009b      	lsls	r3, r3, #2
 80096b0:	4413      	add	r3, r2
 80096b2:	009b      	lsls	r3, r3, #2
 80096b4:	440b      	add	r3, r1
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d0e3      	beq.n	8009684 <vTaskSwitchContext+0x24>
 80096bc:	68fa      	ldr	r2, [r7, #12]
 80096be:	4613      	mov	r3, r2
 80096c0:	009b      	lsls	r3, r3, #2
 80096c2:	4413      	add	r3, r2
 80096c4:	009b      	lsls	r3, r3, #2
 80096c6:	4a16      	ldr	r2, [pc, #88]	@ (8009720 <vTaskSwitchContext+0xc0>)
 80096c8:	4413      	add	r3, r2
 80096ca:	60bb      	str	r3, [r7, #8]
 80096cc:	68bb      	ldr	r3, [r7, #8]
 80096ce:	685b      	ldr	r3, [r3, #4]
 80096d0:	685a      	ldr	r2, [r3, #4]
 80096d2:	68bb      	ldr	r3, [r7, #8]
 80096d4:	605a      	str	r2, [r3, #4]
 80096d6:	68bb      	ldr	r3, [r7, #8]
 80096d8:	685a      	ldr	r2, [r3, #4]
 80096da:	68bb      	ldr	r3, [r7, #8]
 80096dc:	3308      	adds	r3, #8
 80096de:	429a      	cmp	r2, r3
 80096e0:	d104      	bne.n	80096ec <vTaskSwitchContext+0x8c>
 80096e2:	68bb      	ldr	r3, [r7, #8]
 80096e4:	685b      	ldr	r3, [r3, #4]
 80096e6:	685a      	ldr	r2, [r3, #4]
 80096e8:	68bb      	ldr	r3, [r7, #8]
 80096ea:	605a      	str	r2, [r3, #4]
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	685b      	ldr	r3, [r3, #4]
 80096f0:	68db      	ldr	r3, [r3, #12]
 80096f2:	4a0c      	ldr	r2, [pc, #48]	@ (8009724 <vTaskSwitchContext+0xc4>)
 80096f4:	6013      	str	r3, [r2, #0]
 80096f6:	4a09      	ldr	r2, [pc, #36]	@ (800971c <vTaskSwitchContext+0xbc>)
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80096fc:	4b09      	ldr	r3, [pc, #36]	@ (8009724 <vTaskSwitchContext+0xc4>)
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	3354      	adds	r3, #84	@ 0x54
 8009702:	4a09      	ldr	r2, [pc, #36]	@ (8009728 <vTaskSwitchContext+0xc8>)
 8009704:	6013      	str	r3, [r2, #0]
}
 8009706:	bf00      	nop
 8009708:	3714      	adds	r7, #20
 800970a:	46bd      	mov	sp, r7
 800970c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009710:	4770      	bx	lr
 8009712:	bf00      	nop
 8009714:	200019a0 	.word	0x200019a0
 8009718:	2000198c 	.word	0x2000198c
 800971c:	20001980 	.word	0x20001980
 8009720:	200014a8 	.word	0x200014a8
 8009724:	200014a4 	.word	0x200014a4
 8009728:	2000001c 	.word	0x2000001c

0800972c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800972c:	b580      	push	{r7, lr}
 800972e:	b084      	sub	sp, #16
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
 8009734:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	2b00      	cmp	r3, #0
 800973a:	d10b      	bne.n	8009754 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800973c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009740:	f383 8811 	msr	BASEPRI, r3
 8009744:	f3bf 8f6f 	isb	sy
 8009748:	f3bf 8f4f 	dsb	sy
 800974c:	60fb      	str	r3, [r7, #12]
}
 800974e:	bf00      	nop
 8009750:	bf00      	nop
 8009752:	e7fd      	b.n	8009750 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009754:	4b07      	ldr	r3, [pc, #28]	@ (8009774 <vTaskPlaceOnEventList+0x48>)
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	3318      	adds	r3, #24
 800975a:	4619      	mov	r1, r3
 800975c:	6878      	ldr	r0, [r7, #4]
 800975e:	f7fe fb16 	bl	8007d8e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009762:	2101      	movs	r1, #1
 8009764:	6838      	ldr	r0, [r7, #0]
 8009766:	f000 fc41 	bl	8009fec <prvAddCurrentTaskToDelayedList>
}
 800976a:	bf00      	nop
 800976c:	3710      	adds	r7, #16
 800976e:	46bd      	mov	sp, r7
 8009770:	bd80      	pop	{r7, pc}
 8009772:	bf00      	nop
 8009774:	200014a4 	.word	0x200014a4

08009778 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8009778:	b580      	push	{r7, lr}
 800977a:	b086      	sub	sp, #24
 800977c:	af00      	add	r7, sp, #0
 800977e:	60f8      	str	r0, [r7, #12]
 8009780:	60b9      	str	r1, [r7, #8]
 8009782:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d10b      	bne.n	80097a2 <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 800978a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800978e:	f383 8811 	msr	BASEPRI, r3
 8009792:	f3bf 8f6f 	isb	sy
 8009796:	f3bf 8f4f 	dsb	sy
 800979a:	617b      	str	r3, [r7, #20]
}
 800979c:	bf00      	nop
 800979e:	bf00      	nop
 80097a0:	e7fd      	b.n	800979e <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 80097a2:	4b12      	ldr	r3, [pc, #72]	@ (80097ec <vTaskPlaceOnUnorderedEventList+0x74>)
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d10b      	bne.n	80097c2 <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 80097aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097ae:	f383 8811 	msr	BASEPRI, r3
 80097b2:	f3bf 8f6f 	isb	sy
 80097b6:	f3bf 8f4f 	dsb	sy
 80097ba:	613b      	str	r3, [r7, #16]
}
 80097bc:	bf00      	nop
 80097be:	bf00      	nop
 80097c0:	e7fd      	b.n	80097be <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80097c2:	4b0b      	ldr	r3, [pc, #44]	@ (80097f0 <vTaskPlaceOnUnorderedEventList+0x78>)
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	68ba      	ldr	r2, [r7, #8]
 80097c8:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80097cc:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80097ce:	4b08      	ldr	r3, [pc, #32]	@ (80097f0 <vTaskPlaceOnUnorderedEventList+0x78>)
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	3318      	adds	r3, #24
 80097d4:	4619      	mov	r1, r3
 80097d6:	68f8      	ldr	r0, [r7, #12]
 80097d8:	f7fe fab5 	bl	8007d46 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80097dc:	2101      	movs	r1, #1
 80097de:	6878      	ldr	r0, [r7, #4]
 80097e0:	f000 fc04 	bl	8009fec <prvAddCurrentTaskToDelayedList>
}
 80097e4:	bf00      	nop
 80097e6:	3718      	adds	r7, #24
 80097e8:	46bd      	mov	sp, r7
 80097ea:	bd80      	pop	{r7, pc}
 80097ec:	200019a0 	.word	0x200019a0
 80097f0:	200014a4 	.word	0x200014a4

080097f4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b086      	sub	sp, #24
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	60f8      	str	r0, [r7, #12]
 80097fc:	60b9      	str	r1, [r7, #8]
 80097fe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d10b      	bne.n	800981e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800980a:	f383 8811 	msr	BASEPRI, r3
 800980e:	f3bf 8f6f 	isb	sy
 8009812:	f3bf 8f4f 	dsb	sy
 8009816:	617b      	str	r3, [r7, #20]
}
 8009818:	bf00      	nop
 800981a:	bf00      	nop
 800981c:	e7fd      	b.n	800981a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800981e:	4b0a      	ldr	r3, [pc, #40]	@ (8009848 <vTaskPlaceOnEventListRestricted+0x54>)
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	3318      	adds	r3, #24
 8009824:	4619      	mov	r1, r3
 8009826:	68f8      	ldr	r0, [r7, #12]
 8009828:	f7fe fa8d 	bl	8007d46 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d002      	beq.n	8009838 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009832:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009836:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009838:	6879      	ldr	r1, [r7, #4]
 800983a:	68b8      	ldr	r0, [r7, #8]
 800983c:	f000 fbd6 	bl	8009fec <prvAddCurrentTaskToDelayedList>
	}
 8009840:	bf00      	nop
 8009842:	3718      	adds	r7, #24
 8009844:	46bd      	mov	sp, r7
 8009846:	bd80      	pop	{r7, pc}
 8009848:	200014a4 	.word	0x200014a4

0800984c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800984c:	b580      	push	{r7, lr}
 800984e:	b086      	sub	sp, #24
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	68db      	ldr	r3, [r3, #12]
 8009858:	68db      	ldr	r3, [r3, #12]
 800985a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800985c:	693b      	ldr	r3, [r7, #16]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d10b      	bne.n	800987a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009862:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009866:	f383 8811 	msr	BASEPRI, r3
 800986a:	f3bf 8f6f 	isb	sy
 800986e:	f3bf 8f4f 	dsb	sy
 8009872:	60fb      	str	r3, [r7, #12]
}
 8009874:	bf00      	nop
 8009876:	bf00      	nop
 8009878:	e7fd      	b.n	8009876 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800987a:	693b      	ldr	r3, [r7, #16]
 800987c:	3318      	adds	r3, #24
 800987e:	4618      	mov	r0, r3
 8009880:	f7fe fabe 	bl	8007e00 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009884:	4b1d      	ldr	r3, [pc, #116]	@ (80098fc <xTaskRemoveFromEventList+0xb0>)
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d11d      	bne.n	80098c8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800988c:	693b      	ldr	r3, [r7, #16]
 800988e:	3304      	adds	r3, #4
 8009890:	4618      	mov	r0, r3
 8009892:	f7fe fab5 	bl	8007e00 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009896:	693b      	ldr	r3, [r7, #16]
 8009898:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800989a:	4b19      	ldr	r3, [pc, #100]	@ (8009900 <xTaskRemoveFromEventList+0xb4>)
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	429a      	cmp	r2, r3
 80098a0:	d903      	bls.n	80098aa <xTaskRemoveFromEventList+0x5e>
 80098a2:	693b      	ldr	r3, [r7, #16]
 80098a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098a6:	4a16      	ldr	r2, [pc, #88]	@ (8009900 <xTaskRemoveFromEventList+0xb4>)
 80098a8:	6013      	str	r3, [r2, #0]
 80098aa:	693b      	ldr	r3, [r7, #16]
 80098ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098ae:	4613      	mov	r3, r2
 80098b0:	009b      	lsls	r3, r3, #2
 80098b2:	4413      	add	r3, r2
 80098b4:	009b      	lsls	r3, r3, #2
 80098b6:	4a13      	ldr	r2, [pc, #76]	@ (8009904 <xTaskRemoveFromEventList+0xb8>)
 80098b8:	441a      	add	r2, r3
 80098ba:	693b      	ldr	r3, [r7, #16]
 80098bc:	3304      	adds	r3, #4
 80098be:	4619      	mov	r1, r3
 80098c0:	4610      	mov	r0, r2
 80098c2:	f7fe fa40 	bl	8007d46 <vListInsertEnd>
 80098c6:	e005      	b.n	80098d4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80098c8:	693b      	ldr	r3, [r7, #16]
 80098ca:	3318      	adds	r3, #24
 80098cc:	4619      	mov	r1, r3
 80098ce:	480e      	ldr	r0, [pc, #56]	@ (8009908 <xTaskRemoveFromEventList+0xbc>)
 80098d0:	f7fe fa39 	bl	8007d46 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80098d4:	693b      	ldr	r3, [r7, #16]
 80098d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098d8:	4b0c      	ldr	r3, [pc, #48]	@ (800990c <xTaskRemoveFromEventList+0xc0>)
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098de:	429a      	cmp	r2, r3
 80098e0:	d905      	bls.n	80098ee <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80098e2:	2301      	movs	r3, #1
 80098e4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80098e6:	4b0a      	ldr	r3, [pc, #40]	@ (8009910 <xTaskRemoveFromEventList+0xc4>)
 80098e8:	2201      	movs	r2, #1
 80098ea:	601a      	str	r2, [r3, #0]
 80098ec:	e001      	b.n	80098f2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80098ee:	2300      	movs	r3, #0
 80098f0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80098f2:	697b      	ldr	r3, [r7, #20]
}
 80098f4:	4618      	mov	r0, r3
 80098f6:	3718      	adds	r7, #24
 80098f8:	46bd      	mov	sp, r7
 80098fa:	bd80      	pop	{r7, pc}
 80098fc:	200019a0 	.word	0x200019a0
 8009900:	20001980 	.word	0x20001980
 8009904:	200014a8 	.word	0x200014a8
 8009908:	20001938 	.word	0x20001938
 800990c:	200014a4 	.word	0x200014a4
 8009910:	2000198c 	.word	0x2000198c

08009914 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b086      	sub	sp, #24
 8009918:	af00      	add	r7, sp, #0
 800991a:	6078      	str	r0, [r7, #4]
 800991c:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 800991e:	4b2a      	ldr	r3, [pc, #168]	@ (80099c8 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d10b      	bne.n	800993e <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 8009926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800992a:	f383 8811 	msr	BASEPRI, r3
 800992e:	f3bf 8f6f 	isb	sy
 8009932:	f3bf 8f4f 	dsb	sy
 8009936:	613b      	str	r3, [r7, #16]
}
 8009938:	bf00      	nop
 800993a:	bf00      	nop
 800993c:	e7fd      	b.n	800993a <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	68db      	ldr	r3, [r3, #12]
 800994c:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 800994e:	697b      	ldr	r3, [r7, #20]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d10b      	bne.n	800996c <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8009954:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009958:	f383 8811 	msr	BASEPRI, r3
 800995c:	f3bf 8f6f 	isb	sy
 8009960:	f3bf 8f4f 	dsb	sy
 8009964:	60fb      	str	r3, [r7, #12]
}
 8009966:	bf00      	nop
 8009968:	bf00      	nop
 800996a:	e7fd      	b.n	8009968 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 800996c:	6878      	ldr	r0, [r7, #4]
 800996e:	f7fe fa47 	bl	8007e00 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009972:	697b      	ldr	r3, [r7, #20]
 8009974:	3304      	adds	r3, #4
 8009976:	4618      	mov	r0, r3
 8009978:	f7fe fa42 	bl	8007e00 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 800997c:	697b      	ldr	r3, [r7, #20]
 800997e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009980:	4b12      	ldr	r3, [pc, #72]	@ (80099cc <vTaskRemoveFromUnorderedEventList+0xb8>)
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	429a      	cmp	r2, r3
 8009986:	d903      	bls.n	8009990 <vTaskRemoveFromUnorderedEventList+0x7c>
 8009988:	697b      	ldr	r3, [r7, #20]
 800998a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800998c:	4a0f      	ldr	r2, [pc, #60]	@ (80099cc <vTaskRemoveFromUnorderedEventList+0xb8>)
 800998e:	6013      	str	r3, [r2, #0]
 8009990:	697b      	ldr	r3, [r7, #20]
 8009992:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009994:	4613      	mov	r3, r2
 8009996:	009b      	lsls	r3, r3, #2
 8009998:	4413      	add	r3, r2
 800999a:	009b      	lsls	r3, r3, #2
 800999c:	4a0c      	ldr	r2, [pc, #48]	@ (80099d0 <vTaskRemoveFromUnorderedEventList+0xbc>)
 800999e:	441a      	add	r2, r3
 80099a0:	697b      	ldr	r3, [r7, #20]
 80099a2:	3304      	adds	r3, #4
 80099a4:	4619      	mov	r1, r3
 80099a6:	4610      	mov	r0, r2
 80099a8:	f7fe f9cd 	bl	8007d46 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80099ac:	697b      	ldr	r3, [r7, #20]
 80099ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099b0:	4b08      	ldr	r3, [pc, #32]	@ (80099d4 <vTaskRemoveFromUnorderedEventList+0xc0>)
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099b6:	429a      	cmp	r2, r3
 80099b8:	d902      	bls.n	80099c0 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 80099ba:	4b07      	ldr	r3, [pc, #28]	@ (80099d8 <vTaskRemoveFromUnorderedEventList+0xc4>)
 80099bc:	2201      	movs	r2, #1
 80099be:	601a      	str	r2, [r3, #0]
	}
}
 80099c0:	bf00      	nop
 80099c2:	3718      	adds	r7, #24
 80099c4:	46bd      	mov	sp, r7
 80099c6:	bd80      	pop	{r7, pc}
 80099c8:	200019a0 	.word	0x200019a0
 80099cc:	20001980 	.word	0x20001980
 80099d0:	200014a8 	.word	0x200014a8
 80099d4:	200014a4 	.word	0x200014a4
 80099d8:	2000198c 	.word	0x2000198c

080099dc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80099dc:	b480      	push	{r7}
 80099de:	b083      	sub	sp, #12
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80099e4:	4b06      	ldr	r3, [pc, #24]	@ (8009a00 <vTaskInternalSetTimeOutState+0x24>)
 80099e6:	681a      	ldr	r2, [r3, #0]
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80099ec:	4b05      	ldr	r3, [pc, #20]	@ (8009a04 <vTaskInternalSetTimeOutState+0x28>)
 80099ee:	681a      	ldr	r2, [r3, #0]
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	605a      	str	r2, [r3, #4]
}
 80099f4:	bf00      	nop
 80099f6:	370c      	adds	r7, #12
 80099f8:	46bd      	mov	sp, r7
 80099fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fe:	4770      	bx	lr
 8009a00:	20001990 	.word	0x20001990
 8009a04:	2000197c 	.word	0x2000197c

08009a08 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b088      	sub	sp, #32
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]
 8009a10:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d10b      	bne.n	8009a30 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009a18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a1c:	f383 8811 	msr	BASEPRI, r3
 8009a20:	f3bf 8f6f 	isb	sy
 8009a24:	f3bf 8f4f 	dsb	sy
 8009a28:	613b      	str	r3, [r7, #16]
}
 8009a2a:	bf00      	nop
 8009a2c:	bf00      	nop
 8009a2e:	e7fd      	b.n	8009a2c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d10b      	bne.n	8009a4e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a3a:	f383 8811 	msr	BASEPRI, r3
 8009a3e:	f3bf 8f6f 	isb	sy
 8009a42:	f3bf 8f4f 	dsb	sy
 8009a46:	60fb      	str	r3, [r7, #12]
}
 8009a48:	bf00      	nop
 8009a4a:	bf00      	nop
 8009a4c:	e7fd      	b.n	8009a4a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009a4e:	f000 ffcb 	bl	800a9e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009a52:	4b1d      	ldr	r3, [pc, #116]	@ (8009ac8 <xTaskCheckForTimeOut+0xc0>)
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	685b      	ldr	r3, [r3, #4]
 8009a5c:	69ba      	ldr	r2, [r7, #24]
 8009a5e:	1ad3      	subs	r3, r2, r3
 8009a60:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009a62:	683b      	ldr	r3, [r7, #0]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009a6a:	d102      	bne.n	8009a72 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	61fb      	str	r3, [r7, #28]
 8009a70:	e023      	b.n	8009aba <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681a      	ldr	r2, [r3, #0]
 8009a76:	4b15      	ldr	r3, [pc, #84]	@ (8009acc <xTaskCheckForTimeOut+0xc4>)
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	429a      	cmp	r2, r3
 8009a7c:	d007      	beq.n	8009a8e <xTaskCheckForTimeOut+0x86>
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	685b      	ldr	r3, [r3, #4]
 8009a82:	69ba      	ldr	r2, [r7, #24]
 8009a84:	429a      	cmp	r2, r3
 8009a86:	d302      	bcc.n	8009a8e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009a88:	2301      	movs	r3, #1
 8009a8a:	61fb      	str	r3, [r7, #28]
 8009a8c:	e015      	b.n	8009aba <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	697a      	ldr	r2, [r7, #20]
 8009a94:	429a      	cmp	r2, r3
 8009a96:	d20b      	bcs.n	8009ab0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009a98:	683b      	ldr	r3, [r7, #0]
 8009a9a:	681a      	ldr	r2, [r3, #0]
 8009a9c:	697b      	ldr	r3, [r7, #20]
 8009a9e:	1ad2      	subs	r2, r2, r3
 8009aa0:	683b      	ldr	r3, [r7, #0]
 8009aa2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009aa4:	6878      	ldr	r0, [r7, #4]
 8009aa6:	f7ff ff99 	bl	80099dc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009aaa:	2300      	movs	r3, #0
 8009aac:	61fb      	str	r3, [r7, #28]
 8009aae:	e004      	b.n	8009aba <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009ab6:	2301      	movs	r3, #1
 8009ab8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009aba:	f000 ffc7 	bl	800aa4c <vPortExitCritical>

	return xReturn;
 8009abe:	69fb      	ldr	r3, [r7, #28]
}
 8009ac0:	4618      	mov	r0, r3
 8009ac2:	3720      	adds	r7, #32
 8009ac4:	46bd      	mov	sp, r7
 8009ac6:	bd80      	pop	{r7, pc}
 8009ac8:	2000197c 	.word	0x2000197c
 8009acc:	20001990 	.word	0x20001990

08009ad0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009ad0:	b480      	push	{r7}
 8009ad2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009ad4:	4b03      	ldr	r3, [pc, #12]	@ (8009ae4 <vTaskMissedYield+0x14>)
 8009ad6:	2201      	movs	r2, #1
 8009ad8:	601a      	str	r2, [r3, #0]
}
 8009ada:	bf00      	nop
 8009adc:	46bd      	mov	sp, r7
 8009ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae2:	4770      	bx	lr
 8009ae4:	2000198c 	.word	0x2000198c

08009ae8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b082      	sub	sp, #8
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009af0:	f000 f852 	bl	8009b98 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009af4:	4b06      	ldr	r3, [pc, #24]	@ (8009b10 <prvIdleTask+0x28>)
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	2b01      	cmp	r3, #1
 8009afa:	d9f9      	bls.n	8009af0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009afc:	4b05      	ldr	r3, [pc, #20]	@ (8009b14 <prvIdleTask+0x2c>)
 8009afe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b02:	601a      	str	r2, [r3, #0]
 8009b04:	f3bf 8f4f 	dsb	sy
 8009b08:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009b0c:	e7f0      	b.n	8009af0 <prvIdleTask+0x8>
 8009b0e:	bf00      	nop
 8009b10:	200014a8 	.word	0x200014a8
 8009b14:	e000ed04 	.word	0xe000ed04

08009b18 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009b18:	b580      	push	{r7, lr}
 8009b1a:	b082      	sub	sp, #8
 8009b1c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009b1e:	2300      	movs	r3, #0
 8009b20:	607b      	str	r3, [r7, #4]
 8009b22:	e00c      	b.n	8009b3e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009b24:	687a      	ldr	r2, [r7, #4]
 8009b26:	4613      	mov	r3, r2
 8009b28:	009b      	lsls	r3, r3, #2
 8009b2a:	4413      	add	r3, r2
 8009b2c:	009b      	lsls	r3, r3, #2
 8009b2e:	4a12      	ldr	r2, [pc, #72]	@ (8009b78 <prvInitialiseTaskLists+0x60>)
 8009b30:	4413      	add	r3, r2
 8009b32:	4618      	mov	r0, r3
 8009b34:	f7fe f8da 	bl	8007cec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	3301      	adds	r3, #1
 8009b3c:	607b      	str	r3, [r7, #4]
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	2b37      	cmp	r3, #55	@ 0x37
 8009b42:	d9ef      	bls.n	8009b24 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009b44:	480d      	ldr	r0, [pc, #52]	@ (8009b7c <prvInitialiseTaskLists+0x64>)
 8009b46:	f7fe f8d1 	bl	8007cec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009b4a:	480d      	ldr	r0, [pc, #52]	@ (8009b80 <prvInitialiseTaskLists+0x68>)
 8009b4c:	f7fe f8ce 	bl	8007cec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009b50:	480c      	ldr	r0, [pc, #48]	@ (8009b84 <prvInitialiseTaskLists+0x6c>)
 8009b52:	f7fe f8cb 	bl	8007cec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009b56:	480c      	ldr	r0, [pc, #48]	@ (8009b88 <prvInitialiseTaskLists+0x70>)
 8009b58:	f7fe f8c8 	bl	8007cec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009b5c:	480b      	ldr	r0, [pc, #44]	@ (8009b8c <prvInitialiseTaskLists+0x74>)
 8009b5e:	f7fe f8c5 	bl	8007cec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009b62:	4b0b      	ldr	r3, [pc, #44]	@ (8009b90 <prvInitialiseTaskLists+0x78>)
 8009b64:	4a05      	ldr	r2, [pc, #20]	@ (8009b7c <prvInitialiseTaskLists+0x64>)
 8009b66:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009b68:	4b0a      	ldr	r3, [pc, #40]	@ (8009b94 <prvInitialiseTaskLists+0x7c>)
 8009b6a:	4a05      	ldr	r2, [pc, #20]	@ (8009b80 <prvInitialiseTaskLists+0x68>)
 8009b6c:	601a      	str	r2, [r3, #0]
}
 8009b6e:	bf00      	nop
 8009b70:	3708      	adds	r7, #8
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}
 8009b76:	bf00      	nop
 8009b78:	200014a8 	.word	0x200014a8
 8009b7c:	20001908 	.word	0x20001908
 8009b80:	2000191c 	.word	0x2000191c
 8009b84:	20001938 	.word	0x20001938
 8009b88:	2000194c 	.word	0x2000194c
 8009b8c:	20001964 	.word	0x20001964
 8009b90:	20001930 	.word	0x20001930
 8009b94:	20001934 	.word	0x20001934

08009b98 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b082      	sub	sp, #8
 8009b9c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009b9e:	e019      	b.n	8009bd4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009ba0:	f000 ff22 	bl	800a9e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ba4:	4b10      	ldr	r3, [pc, #64]	@ (8009be8 <prvCheckTasksWaitingTermination+0x50>)
 8009ba6:	68db      	ldr	r3, [r3, #12]
 8009ba8:	68db      	ldr	r3, [r3, #12]
 8009baa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	3304      	adds	r3, #4
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	f7fe f925 	bl	8007e00 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009bb6:	4b0d      	ldr	r3, [pc, #52]	@ (8009bec <prvCheckTasksWaitingTermination+0x54>)
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	3b01      	subs	r3, #1
 8009bbc:	4a0b      	ldr	r2, [pc, #44]	@ (8009bec <prvCheckTasksWaitingTermination+0x54>)
 8009bbe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8009bf0 <prvCheckTasksWaitingTermination+0x58>)
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	3b01      	subs	r3, #1
 8009bc6:	4a0a      	ldr	r2, [pc, #40]	@ (8009bf0 <prvCheckTasksWaitingTermination+0x58>)
 8009bc8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009bca:	f000 ff3f 	bl	800aa4c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009bce:	6878      	ldr	r0, [r7, #4]
 8009bd0:	f000 f810 	bl	8009bf4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009bd4:	4b06      	ldr	r3, [pc, #24]	@ (8009bf0 <prvCheckTasksWaitingTermination+0x58>)
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d1e1      	bne.n	8009ba0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009bdc:	bf00      	nop
 8009bde:	bf00      	nop
 8009be0:	3708      	adds	r7, #8
 8009be2:	46bd      	mov	sp, r7
 8009be4:	bd80      	pop	{r7, pc}
 8009be6:	bf00      	nop
 8009be8:	2000194c 	.word	0x2000194c
 8009bec:	20001978 	.word	0x20001978
 8009bf0:	20001960 	.word	0x20001960

08009bf4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	b084      	sub	sp, #16
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	3354      	adds	r3, #84	@ 0x54
 8009c00:	4618      	mov	r0, r3
 8009c02:	f002 f8b3 	bl	800bd6c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d108      	bne.n	8009c22 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c14:	4618      	mov	r0, r3
 8009c16:	f001 f8d7 	bl	800adc8 <vPortFree>
				vPortFree( pxTCB );
 8009c1a:	6878      	ldr	r0, [r7, #4]
 8009c1c:	f001 f8d4 	bl	800adc8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009c20:	e019      	b.n	8009c56 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009c28:	2b01      	cmp	r3, #1
 8009c2a:	d103      	bne.n	8009c34 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009c2c:	6878      	ldr	r0, [r7, #4]
 8009c2e:	f001 f8cb 	bl	800adc8 <vPortFree>
	}
 8009c32:	e010      	b.n	8009c56 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009c3a:	2b02      	cmp	r3, #2
 8009c3c:	d00b      	beq.n	8009c56 <prvDeleteTCB+0x62>
	__asm volatile
 8009c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c42:	f383 8811 	msr	BASEPRI, r3
 8009c46:	f3bf 8f6f 	isb	sy
 8009c4a:	f3bf 8f4f 	dsb	sy
 8009c4e:	60fb      	str	r3, [r7, #12]
}
 8009c50:	bf00      	nop
 8009c52:	bf00      	nop
 8009c54:	e7fd      	b.n	8009c52 <prvDeleteTCB+0x5e>
	}
 8009c56:	bf00      	nop
 8009c58:	3710      	adds	r7, #16
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	bd80      	pop	{r7, pc}
	...

08009c60 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009c60:	b480      	push	{r7}
 8009c62:	b083      	sub	sp, #12
 8009c64:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009c66:	4b0c      	ldr	r3, [pc, #48]	@ (8009c98 <prvResetNextTaskUnblockTime+0x38>)
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d104      	bne.n	8009c7a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009c70:	4b0a      	ldr	r3, [pc, #40]	@ (8009c9c <prvResetNextTaskUnblockTime+0x3c>)
 8009c72:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009c76:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009c78:	e008      	b.n	8009c8c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c7a:	4b07      	ldr	r3, [pc, #28]	@ (8009c98 <prvResetNextTaskUnblockTime+0x38>)
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	68db      	ldr	r3, [r3, #12]
 8009c80:	68db      	ldr	r3, [r3, #12]
 8009c82:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	685b      	ldr	r3, [r3, #4]
 8009c88:	4a04      	ldr	r2, [pc, #16]	@ (8009c9c <prvResetNextTaskUnblockTime+0x3c>)
 8009c8a:	6013      	str	r3, [r2, #0]
}
 8009c8c:	bf00      	nop
 8009c8e:	370c      	adds	r7, #12
 8009c90:	46bd      	mov	sp, r7
 8009c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c96:	4770      	bx	lr
 8009c98:	20001930 	.word	0x20001930
 8009c9c:	20001998 	.word	0x20001998

08009ca0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009ca0:	b480      	push	{r7}
 8009ca2:	b083      	sub	sp, #12
 8009ca4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009ca6:	4b0b      	ldr	r3, [pc, #44]	@ (8009cd4 <xTaskGetSchedulerState+0x34>)
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d102      	bne.n	8009cb4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009cae:	2301      	movs	r3, #1
 8009cb0:	607b      	str	r3, [r7, #4]
 8009cb2:	e008      	b.n	8009cc6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009cb4:	4b08      	ldr	r3, [pc, #32]	@ (8009cd8 <xTaskGetSchedulerState+0x38>)
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d102      	bne.n	8009cc2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009cbc:	2302      	movs	r3, #2
 8009cbe:	607b      	str	r3, [r7, #4]
 8009cc0:	e001      	b.n	8009cc6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009cc6:	687b      	ldr	r3, [r7, #4]
	}
 8009cc8:	4618      	mov	r0, r3
 8009cca:	370c      	adds	r7, #12
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd2:	4770      	bx	lr
 8009cd4:	20001984 	.word	0x20001984
 8009cd8:	200019a0 	.word	0x200019a0

08009cdc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b084      	sub	sp, #16
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009ce8:	2300      	movs	r3, #0
 8009cea:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d051      	beq.n	8009d96 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009cf2:	68bb      	ldr	r3, [r7, #8]
 8009cf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cf6:	4b2a      	ldr	r3, [pc, #168]	@ (8009da0 <xTaskPriorityInherit+0xc4>)
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cfc:	429a      	cmp	r2, r3
 8009cfe:	d241      	bcs.n	8009d84 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009d00:	68bb      	ldr	r3, [r7, #8]
 8009d02:	699b      	ldr	r3, [r3, #24]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	db06      	blt.n	8009d16 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009d08:	4b25      	ldr	r3, [pc, #148]	@ (8009da0 <xTaskPriorityInherit+0xc4>)
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d0e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009d12:	68bb      	ldr	r3, [r7, #8]
 8009d14:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009d16:	68bb      	ldr	r3, [r7, #8]
 8009d18:	6959      	ldr	r1, [r3, #20]
 8009d1a:	68bb      	ldr	r3, [r7, #8]
 8009d1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d1e:	4613      	mov	r3, r2
 8009d20:	009b      	lsls	r3, r3, #2
 8009d22:	4413      	add	r3, r2
 8009d24:	009b      	lsls	r3, r3, #2
 8009d26:	4a1f      	ldr	r2, [pc, #124]	@ (8009da4 <xTaskPriorityInherit+0xc8>)
 8009d28:	4413      	add	r3, r2
 8009d2a:	4299      	cmp	r1, r3
 8009d2c:	d122      	bne.n	8009d74 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009d2e:	68bb      	ldr	r3, [r7, #8]
 8009d30:	3304      	adds	r3, #4
 8009d32:	4618      	mov	r0, r3
 8009d34:	f7fe f864 	bl	8007e00 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009d38:	4b19      	ldr	r3, [pc, #100]	@ (8009da0 <xTaskPriorityInherit+0xc4>)
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d3e:	68bb      	ldr	r3, [r7, #8]
 8009d40:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009d42:	68bb      	ldr	r3, [r7, #8]
 8009d44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d46:	4b18      	ldr	r3, [pc, #96]	@ (8009da8 <xTaskPriorityInherit+0xcc>)
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	429a      	cmp	r2, r3
 8009d4c:	d903      	bls.n	8009d56 <xTaskPriorityInherit+0x7a>
 8009d4e:	68bb      	ldr	r3, [r7, #8]
 8009d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d52:	4a15      	ldr	r2, [pc, #84]	@ (8009da8 <xTaskPriorityInherit+0xcc>)
 8009d54:	6013      	str	r3, [r2, #0]
 8009d56:	68bb      	ldr	r3, [r7, #8]
 8009d58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d5a:	4613      	mov	r3, r2
 8009d5c:	009b      	lsls	r3, r3, #2
 8009d5e:	4413      	add	r3, r2
 8009d60:	009b      	lsls	r3, r3, #2
 8009d62:	4a10      	ldr	r2, [pc, #64]	@ (8009da4 <xTaskPriorityInherit+0xc8>)
 8009d64:	441a      	add	r2, r3
 8009d66:	68bb      	ldr	r3, [r7, #8]
 8009d68:	3304      	adds	r3, #4
 8009d6a:	4619      	mov	r1, r3
 8009d6c:	4610      	mov	r0, r2
 8009d6e:	f7fd ffea 	bl	8007d46 <vListInsertEnd>
 8009d72:	e004      	b.n	8009d7e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009d74:	4b0a      	ldr	r3, [pc, #40]	@ (8009da0 <xTaskPriorityInherit+0xc4>)
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d7a:	68bb      	ldr	r3, [r7, #8]
 8009d7c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009d7e:	2301      	movs	r3, #1
 8009d80:	60fb      	str	r3, [r7, #12]
 8009d82:	e008      	b.n	8009d96 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009d84:	68bb      	ldr	r3, [r7, #8]
 8009d86:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009d88:	4b05      	ldr	r3, [pc, #20]	@ (8009da0 <xTaskPriorityInherit+0xc4>)
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d8e:	429a      	cmp	r2, r3
 8009d90:	d201      	bcs.n	8009d96 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009d92:	2301      	movs	r3, #1
 8009d94:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009d96:	68fb      	ldr	r3, [r7, #12]
	}
 8009d98:	4618      	mov	r0, r3
 8009d9a:	3710      	adds	r7, #16
 8009d9c:	46bd      	mov	sp, r7
 8009d9e:	bd80      	pop	{r7, pc}
 8009da0:	200014a4 	.word	0x200014a4
 8009da4:	200014a8 	.word	0x200014a8
 8009da8:	20001980 	.word	0x20001980

08009dac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b086      	sub	sp, #24
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009db8:	2300      	movs	r3, #0
 8009dba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d058      	beq.n	8009e74 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009dc2:	4b2f      	ldr	r3, [pc, #188]	@ (8009e80 <xTaskPriorityDisinherit+0xd4>)
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	693a      	ldr	r2, [r7, #16]
 8009dc8:	429a      	cmp	r2, r3
 8009dca:	d00b      	beq.n	8009de4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009dcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dd0:	f383 8811 	msr	BASEPRI, r3
 8009dd4:	f3bf 8f6f 	isb	sy
 8009dd8:	f3bf 8f4f 	dsb	sy
 8009ddc:	60fb      	str	r3, [r7, #12]
}
 8009dde:	bf00      	nop
 8009de0:	bf00      	nop
 8009de2:	e7fd      	b.n	8009de0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009de4:	693b      	ldr	r3, [r7, #16]
 8009de6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d10b      	bne.n	8009e04 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009dec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009df0:	f383 8811 	msr	BASEPRI, r3
 8009df4:	f3bf 8f6f 	isb	sy
 8009df8:	f3bf 8f4f 	dsb	sy
 8009dfc:	60bb      	str	r3, [r7, #8]
}
 8009dfe:	bf00      	nop
 8009e00:	bf00      	nop
 8009e02:	e7fd      	b.n	8009e00 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009e04:	693b      	ldr	r3, [r7, #16]
 8009e06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e08:	1e5a      	subs	r2, r3, #1
 8009e0a:	693b      	ldr	r3, [r7, #16]
 8009e0c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009e0e:	693b      	ldr	r3, [r7, #16]
 8009e10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e12:	693b      	ldr	r3, [r7, #16]
 8009e14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e16:	429a      	cmp	r2, r3
 8009e18:	d02c      	beq.n	8009e74 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009e1a:	693b      	ldr	r3, [r7, #16]
 8009e1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d128      	bne.n	8009e74 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009e22:	693b      	ldr	r3, [r7, #16]
 8009e24:	3304      	adds	r3, #4
 8009e26:	4618      	mov	r0, r3
 8009e28:	f7fd ffea 	bl	8007e00 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009e2c:	693b      	ldr	r3, [r7, #16]
 8009e2e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009e30:	693b      	ldr	r3, [r7, #16]
 8009e32:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e34:	693b      	ldr	r3, [r7, #16]
 8009e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e38:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009e3c:	693b      	ldr	r3, [r7, #16]
 8009e3e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009e40:	693b      	ldr	r3, [r7, #16]
 8009e42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e44:	4b0f      	ldr	r3, [pc, #60]	@ (8009e84 <xTaskPriorityDisinherit+0xd8>)
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	429a      	cmp	r2, r3
 8009e4a:	d903      	bls.n	8009e54 <xTaskPriorityDisinherit+0xa8>
 8009e4c:	693b      	ldr	r3, [r7, #16]
 8009e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e50:	4a0c      	ldr	r2, [pc, #48]	@ (8009e84 <xTaskPriorityDisinherit+0xd8>)
 8009e52:	6013      	str	r3, [r2, #0]
 8009e54:	693b      	ldr	r3, [r7, #16]
 8009e56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e58:	4613      	mov	r3, r2
 8009e5a:	009b      	lsls	r3, r3, #2
 8009e5c:	4413      	add	r3, r2
 8009e5e:	009b      	lsls	r3, r3, #2
 8009e60:	4a09      	ldr	r2, [pc, #36]	@ (8009e88 <xTaskPriorityDisinherit+0xdc>)
 8009e62:	441a      	add	r2, r3
 8009e64:	693b      	ldr	r3, [r7, #16]
 8009e66:	3304      	adds	r3, #4
 8009e68:	4619      	mov	r1, r3
 8009e6a:	4610      	mov	r0, r2
 8009e6c:	f7fd ff6b 	bl	8007d46 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009e70:	2301      	movs	r3, #1
 8009e72:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009e74:	697b      	ldr	r3, [r7, #20]
	}
 8009e76:	4618      	mov	r0, r3
 8009e78:	3718      	adds	r7, #24
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bd80      	pop	{r7, pc}
 8009e7e:	bf00      	nop
 8009e80:	200014a4 	.word	0x200014a4
 8009e84:	20001980 	.word	0x20001980
 8009e88:	200014a8 	.word	0x200014a8

08009e8c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b088      	sub	sp, #32
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
 8009e94:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009e9a:	2301      	movs	r3, #1
 8009e9c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d06c      	beq.n	8009f7e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009ea4:	69bb      	ldr	r3, [r7, #24]
 8009ea6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d10b      	bne.n	8009ec4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009eac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eb0:	f383 8811 	msr	BASEPRI, r3
 8009eb4:	f3bf 8f6f 	isb	sy
 8009eb8:	f3bf 8f4f 	dsb	sy
 8009ebc:	60fb      	str	r3, [r7, #12]
}
 8009ebe:	bf00      	nop
 8009ec0:	bf00      	nop
 8009ec2:	e7fd      	b.n	8009ec0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009ec4:	69bb      	ldr	r3, [r7, #24]
 8009ec6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ec8:	683a      	ldr	r2, [r7, #0]
 8009eca:	429a      	cmp	r2, r3
 8009ecc:	d902      	bls.n	8009ed4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	61fb      	str	r3, [r7, #28]
 8009ed2:	e002      	b.n	8009eda <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009ed4:	69bb      	ldr	r3, [r7, #24]
 8009ed6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ed8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009eda:	69bb      	ldr	r3, [r7, #24]
 8009edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ede:	69fa      	ldr	r2, [r7, #28]
 8009ee0:	429a      	cmp	r2, r3
 8009ee2:	d04c      	beq.n	8009f7e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009ee4:	69bb      	ldr	r3, [r7, #24]
 8009ee6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ee8:	697a      	ldr	r2, [r7, #20]
 8009eea:	429a      	cmp	r2, r3
 8009eec:	d147      	bne.n	8009f7e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009eee:	4b26      	ldr	r3, [pc, #152]	@ (8009f88 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	69ba      	ldr	r2, [r7, #24]
 8009ef4:	429a      	cmp	r2, r3
 8009ef6:	d10b      	bne.n	8009f10 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8009ef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009efc:	f383 8811 	msr	BASEPRI, r3
 8009f00:	f3bf 8f6f 	isb	sy
 8009f04:	f3bf 8f4f 	dsb	sy
 8009f08:	60bb      	str	r3, [r7, #8]
}
 8009f0a:	bf00      	nop
 8009f0c:	bf00      	nop
 8009f0e:	e7fd      	b.n	8009f0c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009f10:	69bb      	ldr	r3, [r7, #24]
 8009f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f14:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009f16:	69bb      	ldr	r3, [r7, #24]
 8009f18:	69fa      	ldr	r2, [r7, #28]
 8009f1a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009f1c:	69bb      	ldr	r3, [r7, #24]
 8009f1e:	699b      	ldr	r3, [r3, #24]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	db04      	blt.n	8009f2e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f24:	69fb      	ldr	r3, [r7, #28]
 8009f26:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009f2a:	69bb      	ldr	r3, [r7, #24]
 8009f2c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009f2e:	69bb      	ldr	r3, [r7, #24]
 8009f30:	6959      	ldr	r1, [r3, #20]
 8009f32:	693a      	ldr	r2, [r7, #16]
 8009f34:	4613      	mov	r3, r2
 8009f36:	009b      	lsls	r3, r3, #2
 8009f38:	4413      	add	r3, r2
 8009f3a:	009b      	lsls	r3, r3, #2
 8009f3c:	4a13      	ldr	r2, [pc, #76]	@ (8009f8c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009f3e:	4413      	add	r3, r2
 8009f40:	4299      	cmp	r1, r3
 8009f42:	d11c      	bne.n	8009f7e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009f44:	69bb      	ldr	r3, [r7, #24]
 8009f46:	3304      	adds	r3, #4
 8009f48:	4618      	mov	r0, r3
 8009f4a:	f7fd ff59 	bl	8007e00 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009f4e:	69bb      	ldr	r3, [r7, #24]
 8009f50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f52:	4b0f      	ldr	r3, [pc, #60]	@ (8009f90 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	429a      	cmp	r2, r3
 8009f58:	d903      	bls.n	8009f62 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8009f5a:	69bb      	ldr	r3, [r7, #24]
 8009f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f5e:	4a0c      	ldr	r2, [pc, #48]	@ (8009f90 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009f60:	6013      	str	r3, [r2, #0]
 8009f62:	69bb      	ldr	r3, [r7, #24]
 8009f64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f66:	4613      	mov	r3, r2
 8009f68:	009b      	lsls	r3, r3, #2
 8009f6a:	4413      	add	r3, r2
 8009f6c:	009b      	lsls	r3, r3, #2
 8009f6e:	4a07      	ldr	r2, [pc, #28]	@ (8009f8c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009f70:	441a      	add	r2, r3
 8009f72:	69bb      	ldr	r3, [r7, #24]
 8009f74:	3304      	adds	r3, #4
 8009f76:	4619      	mov	r1, r3
 8009f78:	4610      	mov	r0, r2
 8009f7a:	f7fd fee4 	bl	8007d46 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009f7e:	bf00      	nop
 8009f80:	3720      	adds	r7, #32
 8009f82:	46bd      	mov	sp, r7
 8009f84:	bd80      	pop	{r7, pc}
 8009f86:	bf00      	nop
 8009f88:	200014a4 	.word	0x200014a4
 8009f8c:	200014a8 	.word	0x200014a8
 8009f90:	20001980 	.word	0x20001980

08009f94 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8009f94:	b480      	push	{r7}
 8009f96:	b083      	sub	sp, #12
 8009f98:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8009f9a:	4b09      	ldr	r3, [pc, #36]	@ (8009fc0 <uxTaskResetEventItemValue+0x2c>)
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	699b      	ldr	r3, [r3, #24]
 8009fa0:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009fa2:	4b07      	ldr	r3, [pc, #28]	@ (8009fc0 <uxTaskResetEventItemValue+0x2c>)
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fa8:	4b05      	ldr	r3, [pc, #20]	@ (8009fc0 <uxTaskResetEventItemValue+0x2c>)
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8009fb0:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8009fb2:	687b      	ldr	r3, [r7, #4]
}
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	370c      	adds	r7, #12
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbe:	4770      	bx	lr
 8009fc0:	200014a4 	.word	0x200014a4

08009fc4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009fc4:	b480      	push	{r7}
 8009fc6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009fc8:	4b07      	ldr	r3, [pc, #28]	@ (8009fe8 <pvTaskIncrementMutexHeldCount+0x24>)
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d004      	beq.n	8009fda <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009fd0:	4b05      	ldr	r3, [pc, #20]	@ (8009fe8 <pvTaskIncrementMutexHeldCount+0x24>)
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009fd6:	3201      	adds	r2, #1
 8009fd8:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8009fda:	4b03      	ldr	r3, [pc, #12]	@ (8009fe8 <pvTaskIncrementMutexHeldCount+0x24>)
 8009fdc:	681b      	ldr	r3, [r3, #0]
	}
 8009fde:	4618      	mov	r0, r3
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe6:	4770      	bx	lr
 8009fe8:	200014a4 	.word	0x200014a4

08009fec <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009fec:	b580      	push	{r7, lr}
 8009fee:	b084      	sub	sp, #16
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	6078      	str	r0, [r7, #4]
 8009ff4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009ff6:	4b21      	ldr	r3, [pc, #132]	@ (800a07c <prvAddCurrentTaskToDelayedList+0x90>)
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009ffc:	4b20      	ldr	r3, [pc, #128]	@ (800a080 <prvAddCurrentTaskToDelayedList+0x94>)
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	3304      	adds	r3, #4
 800a002:	4618      	mov	r0, r3
 800a004:	f7fd fefc 	bl	8007e00 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a00e:	d10a      	bne.n	800a026 <prvAddCurrentTaskToDelayedList+0x3a>
 800a010:	683b      	ldr	r3, [r7, #0]
 800a012:	2b00      	cmp	r3, #0
 800a014:	d007      	beq.n	800a026 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a016:	4b1a      	ldr	r3, [pc, #104]	@ (800a080 <prvAddCurrentTaskToDelayedList+0x94>)
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	3304      	adds	r3, #4
 800a01c:	4619      	mov	r1, r3
 800a01e:	4819      	ldr	r0, [pc, #100]	@ (800a084 <prvAddCurrentTaskToDelayedList+0x98>)
 800a020:	f7fd fe91 	bl	8007d46 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a024:	e026      	b.n	800a074 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a026:	68fa      	ldr	r2, [r7, #12]
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	4413      	add	r3, r2
 800a02c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a02e:	4b14      	ldr	r3, [pc, #80]	@ (800a080 <prvAddCurrentTaskToDelayedList+0x94>)
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	68ba      	ldr	r2, [r7, #8]
 800a034:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a036:	68ba      	ldr	r2, [r7, #8]
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	429a      	cmp	r2, r3
 800a03c:	d209      	bcs.n	800a052 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a03e:	4b12      	ldr	r3, [pc, #72]	@ (800a088 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a040:	681a      	ldr	r2, [r3, #0]
 800a042:	4b0f      	ldr	r3, [pc, #60]	@ (800a080 <prvAddCurrentTaskToDelayedList+0x94>)
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	3304      	adds	r3, #4
 800a048:	4619      	mov	r1, r3
 800a04a:	4610      	mov	r0, r2
 800a04c:	f7fd fe9f 	bl	8007d8e <vListInsert>
}
 800a050:	e010      	b.n	800a074 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a052:	4b0e      	ldr	r3, [pc, #56]	@ (800a08c <prvAddCurrentTaskToDelayedList+0xa0>)
 800a054:	681a      	ldr	r2, [r3, #0]
 800a056:	4b0a      	ldr	r3, [pc, #40]	@ (800a080 <prvAddCurrentTaskToDelayedList+0x94>)
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	3304      	adds	r3, #4
 800a05c:	4619      	mov	r1, r3
 800a05e:	4610      	mov	r0, r2
 800a060:	f7fd fe95 	bl	8007d8e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a064:	4b0a      	ldr	r3, [pc, #40]	@ (800a090 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	68ba      	ldr	r2, [r7, #8]
 800a06a:	429a      	cmp	r2, r3
 800a06c:	d202      	bcs.n	800a074 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a06e:	4a08      	ldr	r2, [pc, #32]	@ (800a090 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a070:	68bb      	ldr	r3, [r7, #8]
 800a072:	6013      	str	r3, [r2, #0]
}
 800a074:	bf00      	nop
 800a076:	3710      	adds	r7, #16
 800a078:	46bd      	mov	sp, r7
 800a07a:	bd80      	pop	{r7, pc}
 800a07c:	2000197c 	.word	0x2000197c
 800a080:	200014a4 	.word	0x200014a4
 800a084:	20001964 	.word	0x20001964
 800a088:	20001934 	.word	0x20001934
 800a08c:	20001930 	.word	0x20001930
 800a090:	20001998 	.word	0x20001998

0800a094 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a094:	b580      	push	{r7, lr}
 800a096:	b08a      	sub	sp, #40	@ 0x28
 800a098:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a09a:	2300      	movs	r3, #0
 800a09c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a09e:	f000 fb13 	bl	800a6c8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a0a2:	4b1d      	ldr	r3, [pc, #116]	@ (800a118 <xTimerCreateTimerTask+0x84>)
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d021      	beq.n	800a0ee <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a0b2:	1d3a      	adds	r2, r7, #4
 800a0b4:	f107 0108 	add.w	r1, r7, #8
 800a0b8:	f107 030c 	add.w	r3, r7, #12
 800a0bc:	4618      	mov	r0, r3
 800a0be:	f7fd fc05 	bl	80078cc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a0c2:	6879      	ldr	r1, [r7, #4]
 800a0c4:	68bb      	ldr	r3, [r7, #8]
 800a0c6:	68fa      	ldr	r2, [r7, #12]
 800a0c8:	9202      	str	r2, [sp, #8]
 800a0ca:	9301      	str	r3, [sp, #4]
 800a0cc:	2302      	movs	r3, #2
 800a0ce:	9300      	str	r3, [sp, #0]
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	460a      	mov	r2, r1
 800a0d4:	4911      	ldr	r1, [pc, #68]	@ (800a11c <xTimerCreateTimerTask+0x88>)
 800a0d6:	4812      	ldr	r0, [pc, #72]	@ (800a120 <xTimerCreateTimerTask+0x8c>)
 800a0d8:	f7fe fee8 	bl	8008eac <xTaskCreateStatic>
 800a0dc:	4603      	mov	r3, r0
 800a0de:	4a11      	ldr	r2, [pc, #68]	@ (800a124 <xTimerCreateTimerTask+0x90>)
 800a0e0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a0e2:	4b10      	ldr	r3, [pc, #64]	@ (800a124 <xTimerCreateTimerTask+0x90>)
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d001      	beq.n	800a0ee <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a0ea:	2301      	movs	r3, #1
 800a0ec:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a0ee:	697b      	ldr	r3, [r7, #20]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d10b      	bne.n	800a10c <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a0f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0f8:	f383 8811 	msr	BASEPRI, r3
 800a0fc:	f3bf 8f6f 	isb	sy
 800a100:	f3bf 8f4f 	dsb	sy
 800a104:	613b      	str	r3, [r7, #16]
}
 800a106:	bf00      	nop
 800a108:	bf00      	nop
 800a10a:	e7fd      	b.n	800a108 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a10c:	697b      	ldr	r3, [r7, #20]
}
 800a10e:	4618      	mov	r0, r3
 800a110:	3718      	adds	r7, #24
 800a112:	46bd      	mov	sp, r7
 800a114:	bd80      	pop	{r7, pc}
 800a116:	bf00      	nop
 800a118:	200019d4 	.word	0x200019d4
 800a11c:	0800eb28 	.word	0x0800eb28
 800a120:	0800a261 	.word	0x0800a261
 800a124:	200019d8 	.word	0x200019d8

0800a128 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b08a      	sub	sp, #40	@ 0x28
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	60f8      	str	r0, [r7, #12]
 800a130:	60b9      	str	r1, [r7, #8]
 800a132:	607a      	str	r2, [r7, #4]
 800a134:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a136:	2300      	movs	r3, #0
 800a138:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d10b      	bne.n	800a158 <xTimerGenericCommand+0x30>
	__asm volatile
 800a140:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a144:	f383 8811 	msr	BASEPRI, r3
 800a148:	f3bf 8f6f 	isb	sy
 800a14c:	f3bf 8f4f 	dsb	sy
 800a150:	623b      	str	r3, [r7, #32]
}
 800a152:	bf00      	nop
 800a154:	bf00      	nop
 800a156:	e7fd      	b.n	800a154 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a158:	4b19      	ldr	r3, [pc, #100]	@ (800a1c0 <xTimerGenericCommand+0x98>)
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d02a      	beq.n	800a1b6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a160:	68bb      	ldr	r3, [r7, #8]
 800a162:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a16c:	68bb      	ldr	r3, [r7, #8]
 800a16e:	2b05      	cmp	r3, #5
 800a170:	dc18      	bgt.n	800a1a4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a172:	f7ff fd95 	bl	8009ca0 <xTaskGetSchedulerState>
 800a176:	4603      	mov	r3, r0
 800a178:	2b02      	cmp	r3, #2
 800a17a:	d109      	bne.n	800a190 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a17c:	4b10      	ldr	r3, [pc, #64]	@ (800a1c0 <xTimerGenericCommand+0x98>)
 800a17e:	6818      	ldr	r0, [r3, #0]
 800a180:	f107 0110 	add.w	r1, r7, #16
 800a184:	2300      	movs	r3, #0
 800a186:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a188:	f7fe f818 	bl	80081bc <xQueueGenericSend>
 800a18c:	6278      	str	r0, [r7, #36]	@ 0x24
 800a18e:	e012      	b.n	800a1b6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a190:	4b0b      	ldr	r3, [pc, #44]	@ (800a1c0 <xTimerGenericCommand+0x98>)
 800a192:	6818      	ldr	r0, [r3, #0]
 800a194:	f107 0110 	add.w	r1, r7, #16
 800a198:	2300      	movs	r3, #0
 800a19a:	2200      	movs	r2, #0
 800a19c:	f7fe f80e 	bl	80081bc <xQueueGenericSend>
 800a1a0:	6278      	str	r0, [r7, #36]	@ 0x24
 800a1a2:	e008      	b.n	800a1b6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a1a4:	4b06      	ldr	r3, [pc, #24]	@ (800a1c0 <xTimerGenericCommand+0x98>)
 800a1a6:	6818      	ldr	r0, [r3, #0]
 800a1a8:	f107 0110 	add.w	r1, r7, #16
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	683a      	ldr	r2, [r7, #0]
 800a1b0:	f7fe f906 	bl	80083c0 <xQueueGenericSendFromISR>
 800a1b4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a1b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a1b8:	4618      	mov	r0, r3
 800a1ba:	3728      	adds	r7, #40	@ 0x28
 800a1bc:	46bd      	mov	sp, r7
 800a1be:	bd80      	pop	{r7, pc}
 800a1c0:	200019d4 	.word	0x200019d4

0800a1c4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b088      	sub	sp, #32
 800a1c8:	af02      	add	r7, sp, #8
 800a1ca:	6078      	str	r0, [r7, #4]
 800a1cc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a1ce:	4b23      	ldr	r3, [pc, #140]	@ (800a25c <prvProcessExpiredTimer+0x98>)
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	68db      	ldr	r3, [r3, #12]
 800a1d4:	68db      	ldr	r3, [r3, #12]
 800a1d6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a1d8:	697b      	ldr	r3, [r7, #20]
 800a1da:	3304      	adds	r3, #4
 800a1dc:	4618      	mov	r0, r3
 800a1de:	f7fd fe0f 	bl	8007e00 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a1e2:	697b      	ldr	r3, [r7, #20]
 800a1e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a1e8:	f003 0304 	and.w	r3, r3, #4
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d023      	beq.n	800a238 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a1f0:	697b      	ldr	r3, [r7, #20]
 800a1f2:	699a      	ldr	r2, [r3, #24]
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	18d1      	adds	r1, r2, r3
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	683a      	ldr	r2, [r7, #0]
 800a1fc:	6978      	ldr	r0, [r7, #20]
 800a1fe:	f000 f8d5 	bl	800a3ac <prvInsertTimerInActiveList>
 800a202:	4603      	mov	r3, r0
 800a204:	2b00      	cmp	r3, #0
 800a206:	d020      	beq.n	800a24a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a208:	2300      	movs	r3, #0
 800a20a:	9300      	str	r3, [sp, #0]
 800a20c:	2300      	movs	r3, #0
 800a20e:	687a      	ldr	r2, [r7, #4]
 800a210:	2100      	movs	r1, #0
 800a212:	6978      	ldr	r0, [r7, #20]
 800a214:	f7ff ff88 	bl	800a128 <xTimerGenericCommand>
 800a218:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a21a:	693b      	ldr	r3, [r7, #16]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d114      	bne.n	800a24a <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a224:	f383 8811 	msr	BASEPRI, r3
 800a228:	f3bf 8f6f 	isb	sy
 800a22c:	f3bf 8f4f 	dsb	sy
 800a230:	60fb      	str	r3, [r7, #12]
}
 800a232:	bf00      	nop
 800a234:	bf00      	nop
 800a236:	e7fd      	b.n	800a234 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a238:	697b      	ldr	r3, [r7, #20]
 800a23a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a23e:	f023 0301 	bic.w	r3, r3, #1
 800a242:	b2da      	uxtb	r2, r3
 800a244:	697b      	ldr	r3, [r7, #20]
 800a246:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a24a:	697b      	ldr	r3, [r7, #20]
 800a24c:	6a1b      	ldr	r3, [r3, #32]
 800a24e:	6978      	ldr	r0, [r7, #20]
 800a250:	4798      	blx	r3
}
 800a252:	bf00      	nop
 800a254:	3718      	adds	r7, #24
 800a256:	46bd      	mov	sp, r7
 800a258:	bd80      	pop	{r7, pc}
 800a25a:	bf00      	nop
 800a25c:	200019cc 	.word	0x200019cc

0800a260 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b084      	sub	sp, #16
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a268:	f107 0308 	add.w	r3, r7, #8
 800a26c:	4618      	mov	r0, r3
 800a26e:	f000 f859 	bl	800a324 <prvGetNextExpireTime>
 800a272:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a274:	68bb      	ldr	r3, [r7, #8]
 800a276:	4619      	mov	r1, r3
 800a278:	68f8      	ldr	r0, [r7, #12]
 800a27a:	f000 f805 	bl	800a288 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a27e:	f000 f8d7 	bl	800a430 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a282:	bf00      	nop
 800a284:	e7f0      	b.n	800a268 <prvTimerTask+0x8>
	...

0800a288 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a288:	b580      	push	{r7, lr}
 800a28a:	b084      	sub	sp, #16
 800a28c:	af00      	add	r7, sp, #0
 800a28e:	6078      	str	r0, [r7, #4]
 800a290:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a292:	f7ff f86f 	bl	8009374 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a296:	f107 0308 	add.w	r3, r7, #8
 800a29a:	4618      	mov	r0, r3
 800a29c:	f000 f866 	bl	800a36c <prvSampleTimeNow>
 800a2a0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a2a2:	68bb      	ldr	r3, [r7, #8]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d130      	bne.n	800a30a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d10a      	bne.n	800a2c4 <prvProcessTimerOrBlockTask+0x3c>
 800a2ae:	687a      	ldr	r2, [r7, #4]
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	429a      	cmp	r2, r3
 800a2b4:	d806      	bhi.n	800a2c4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a2b6:	f7ff f86b 	bl	8009390 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a2ba:	68f9      	ldr	r1, [r7, #12]
 800a2bc:	6878      	ldr	r0, [r7, #4]
 800a2be:	f7ff ff81 	bl	800a1c4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a2c2:	e024      	b.n	800a30e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a2c4:	683b      	ldr	r3, [r7, #0]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d008      	beq.n	800a2dc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a2ca:	4b13      	ldr	r3, [pc, #76]	@ (800a318 <prvProcessTimerOrBlockTask+0x90>)
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d101      	bne.n	800a2d8 <prvProcessTimerOrBlockTask+0x50>
 800a2d4:	2301      	movs	r3, #1
 800a2d6:	e000      	b.n	800a2da <prvProcessTimerOrBlockTask+0x52>
 800a2d8:	2300      	movs	r3, #0
 800a2da:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a2dc:	4b0f      	ldr	r3, [pc, #60]	@ (800a31c <prvProcessTimerOrBlockTask+0x94>)
 800a2de:	6818      	ldr	r0, [r3, #0]
 800a2e0:	687a      	ldr	r2, [r7, #4]
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	1ad3      	subs	r3, r2, r3
 800a2e6:	683a      	ldr	r2, [r7, #0]
 800a2e8:	4619      	mov	r1, r3
 800a2ea:	f7fe fdab 	bl	8008e44 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a2ee:	f7ff f84f 	bl	8009390 <xTaskResumeAll>
 800a2f2:	4603      	mov	r3, r0
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d10a      	bne.n	800a30e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a2f8:	4b09      	ldr	r3, [pc, #36]	@ (800a320 <prvProcessTimerOrBlockTask+0x98>)
 800a2fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a2fe:	601a      	str	r2, [r3, #0]
 800a300:	f3bf 8f4f 	dsb	sy
 800a304:	f3bf 8f6f 	isb	sy
}
 800a308:	e001      	b.n	800a30e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a30a:	f7ff f841 	bl	8009390 <xTaskResumeAll>
}
 800a30e:	bf00      	nop
 800a310:	3710      	adds	r7, #16
 800a312:	46bd      	mov	sp, r7
 800a314:	bd80      	pop	{r7, pc}
 800a316:	bf00      	nop
 800a318:	200019d0 	.word	0x200019d0
 800a31c:	200019d4 	.word	0x200019d4
 800a320:	e000ed04 	.word	0xe000ed04

0800a324 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a324:	b480      	push	{r7}
 800a326:	b085      	sub	sp, #20
 800a328:	af00      	add	r7, sp, #0
 800a32a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a32c:	4b0e      	ldr	r3, [pc, #56]	@ (800a368 <prvGetNextExpireTime+0x44>)
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d101      	bne.n	800a33a <prvGetNextExpireTime+0x16>
 800a336:	2201      	movs	r2, #1
 800a338:	e000      	b.n	800a33c <prvGetNextExpireTime+0x18>
 800a33a:	2200      	movs	r2, #0
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d105      	bne.n	800a354 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a348:	4b07      	ldr	r3, [pc, #28]	@ (800a368 <prvGetNextExpireTime+0x44>)
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	68db      	ldr	r3, [r3, #12]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	60fb      	str	r3, [r7, #12]
 800a352:	e001      	b.n	800a358 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a354:	2300      	movs	r3, #0
 800a356:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a358:	68fb      	ldr	r3, [r7, #12]
}
 800a35a:	4618      	mov	r0, r3
 800a35c:	3714      	adds	r7, #20
 800a35e:	46bd      	mov	sp, r7
 800a360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a364:	4770      	bx	lr
 800a366:	bf00      	nop
 800a368:	200019cc 	.word	0x200019cc

0800a36c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b084      	sub	sp, #16
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a374:	f7ff f8aa 	bl	80094cc <xTaskGetTickCount>
 800a378:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a37a:	4b0b      	ldr	r3, [pc, #44]	@ (800a3a8 <prvSampleTimeNow+0x3c>)
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	68fa      	ldr	r2, [r7, #12]
 800a380:	429a      	cmp	r2, r3
 800a382:	d205      	bcs.n	800a390 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a384:	f000 f93a 	bl	800a5fc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2201      	movs	r2, #1
 800a38c:	601a      	str	r2, [r3, #0]
 800a38e:	e002      	b.n	800a396 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	2200      	movs	r2, #0
 800a394:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a396:	4a04      	ldr	r2, [pc, #16]	@ (800a3a8 <prvSampleTimeNow+0x3c>)
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a39c:	68fb      	ldr	r3, [r7, #12]
}
 800a39e:	4618      	mov	r0, r3
 800a3a0:	3710      	adds	r7, #16
 800a3a2:	46bd      	mov	sp, r7
 800a3a4:	bd80      	pop	{r7, pc}
 800a3a6:	bf00      	nop
 800a3a8:	200019dc 	.word	0x200019dc

0800a3ac <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b086      	sub	sp, #24
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	60f8      	str	r0, [r7, #12]
 800a3b4:	60b9      	str	r1, [r7, #8]
 800a3b6:	607a      	str	r2, [r7, #4]
 800a3b8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	68ba      	ldr	r2, [r7, #8]
 800a3c2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	68fa      	ldr	r2, [r7, #12]
 800a3c8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a3ca:	68ba      	ldr	r2, [r7, #8]
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	429a      	cmp	r2, r3
 800a3d0:	d812      	bhi.n	800a3f8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a3d2:	687a      	ldr	r2, [r7, #4]
 800a3d4:	683b      	ldr	r3, [r7, #0]
 800a3d6:	1ad2      	subs	r2, r2, r3
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	699b      	ldr	r3, [r3, #24]
 800a3dc:	429a      	cmp	r2, r3
 800a3de:	d302      	bcc.n	800a3e6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a3e0:	2301      	movs	r3, #1
 800a3e2:	617b      	str	r3, [r7, #20]
 800a3e4:	e01b      	b.n	800a41e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a3e6:	4b10      	ldr	r3, [pc, #64]	@ (800a428 <prvInsertTimerInActiveList+0x7c>)
 800a3e8:	681a      	ldr	r2, [r3, #0]
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	3304      	adds	r3, #4
 800a3ee:	4619      	mov	r1, r3
 800a3f0:	4610      	mov	r0, r2
 800a3f2:	f7fd fccc 	bl	8007d8e <vListInsert>
 800a3f6:	e012      	b.n	800a41e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a3f8:	687a      	ldr	r2, [r7, #4]
 800a3fa:	683b      	ldr	r3, [r7, #0]
 800a3fc:	429a      	cmp	r2, r3
 800a3fe:	d206      	bcs.n	800a40e <prvInsertTimerInActiveList+0x62>
 800a400:	68ba      	ldr	r2, [r7, #8]
 800a402:	683b      	ldr	r3, [r7, #0]
 800a404:	429a      	cmp	r2, r3
 800a406:	d302      	bcc.n	800a40e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a408:	2301      	movs	r3, #1
 800a40a:	617b      	str	r3, [r7, #20]
 800a40c:	e007      	b.n	800a41e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a40e:	4b07      	ldr	r3, [pc, #28]	@ (800a42c <prvInsertTimerInActiveList+0x80>)
 800a410:	681a      	ldr	r2, [r3, #0]
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	3304      	adds	r3, #4
 800a416:	4619      	mov	r1, r3
 800a418:	4610      	mov	r0, r2
 800a41a:	f7fd fcb8 	bl	8007d8e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a41e:	697b      	ldr	r3, [r7, #20]
}
 800a420:	4618      	mov	r0, r3
 800a422:	3718      	adds	r7, #24
 800a424:	46bd      	mov	sp, r7
 800a426:	bd80      	pop	{r7, pc}
 800a428:	200019d0 	.word	0x200019d0
 800a42c:	200019cc 	.word	0x200019cc

0800a430 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a430:	b580      	push	{r7, lr}
 800a432:	b08e      	sub	sp, #56	@ 0x38
 800a434:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a436:	e0ce      	b.n	800a5d6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	da19      	bge.n	800a472 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a43e:	1d3b      	adds	r3, r7, #4
 800a440:	3304      	adds	r3, #4
 800a442:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a446:	2b00      	cmp	r3, #0
 800a448:	d10b      	bne.n	800a462 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a44a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a44e:	f383 8811 	msr	BASEPRI, r3
 800a452:	f3bf 8f6f 	isb	sy
 800a456:	f3bf 8f4f 	dsb	sy
 800a45a:	61fb      	str	r3, [r7, #28]
}
 800a45c:	bf00      	nop
 800a45e:	bf00      	nop
 800a460:	e7fd      	b.n	800a45e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a462:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a468:	6850      	ldr	r0, [r2, #4]
 800a46a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a46c:	6892      	ldr	r2, [r2, #8]
 800a46e:	4611      	mov	r1, r2
 800a470:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	2b00      	cmp	r3, #0
 800a476:	f2c0 80ae 	blt.w	800a5d6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a47e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a480:	695b      	ldr	r3, [r3, #20]
 800a482:	2b00      	cmp	r3, #0
 800a484:	d004      	beq.n	800a490 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a488:	3304      	adds	r3, #4
 800a48a:	4618      	mov	r0, r3
 800a48c:	f7fd fcb8 	bl	8007e00 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a490:	463b      	mov	r3, r7
 800a492:	4618      	mov	r0, r3
 800a494:	f7ff ff6a 	bl	800a36c <prvSampleTimeNow>
 800a498:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	2b09      	cmp	r3, #9
 800a49e:	f200 8097 	bhi.w	800a5d0 <prvProcessReceivedCommands+0x1a0>
 800a4a2:	a201      	add	r2, pc, #4	@ (adr r2, 800a4a8 <prvProcessReceivedCommands+0x78>)
 800a4a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4a8:	0800a4d1 	.word	0x0800a4d1
 800a4ac:	0800a4d1 	.word	0x0800a4d1
 800a4b0:	0800a4d1 	.word	0x0800a4d1
 800a4b4:	0800a547 	.word	0x0800a547
 800a4b8:	0800a55b 	.word	0x0800a55b
 800a4bc:	0800a5a7 	.word	0x0800a5a7
 800a4c0:	0800a4d1 	.word	0x0800a4d1
 800a4c4:	0800a4d1 	.word	0x0800a4d1
 800a4c8:	0800a547 	.word	0x0800a547
 800a4cc:	0800a55b 	.word	0x0800a55b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a4d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4d2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a4d6:	f043 0301 	orr.w	r3, r3, #1
 800a4da:	b2da      	uxtb	r2, r3
 800a4dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4de:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a4e2:	68ba      	ldr	r2, [r7, #8]
 800a4e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4e6:	699b      	ldr	r3, [r3, #24]
 800a4e8:	18d1      	adds	r1, r2, r3
 800a4ea:	68bb      	ldr	r3, [r7, #8]
 800a4ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a4ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a4f0:	f7ff ff5c 	bl	800a3ac <prvInsertTimerInActiveList>
 800a4f4:	4603      	mov	r3, r0
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d06c      	beq.n	800a5d4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a4fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4fc:	6a1b      	ldr	r3, [r3, #32]
 800a4fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a500:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a504:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a508:	f003 0304 	and.w	r3, r3, #4
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d061      	beq.n	800a5d4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a510:	68ba      	ldr	r2, [r7, #8]
 800a512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a514:	699b      	ldr	r3, [r3, #24]
 800a516:	441a      	add	r2, r3
 800a518:	2300      	movs	r3, #0
 800a51a:	9300      	str	r3, [sp, #0]
 800a51c:	2300      	movs	r3, #0
 800a51e:	2100      	movs	r1, #0
 800a520:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a522:	f7ff fe01 	bl	800a128 <xTimerGenericCommand>
 800a526:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a528:	6a3b      	ldr	r3, [r7, #32]
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d152      	bne.n	800a5d4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a52e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a532:	f383 8811 	msr	BASEPRI, r3
 800a536:	f3bf 8f6f 	isb	sy
 800a53a:	f3bf 8f4f 	dsb	sy
 800a53e:	61bb      	str	r3, [r7, #24]
}
 800a540:	bf00      	nop
 800a542:	bf00      	nop
 800a544:	e7fd      	b.n	800a542 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a548:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a54c:	f023 0301 	bic.w	r3, r3, #1
 800a550:	b2da      	uxtb	r2, r3
 800a552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a554:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a558:	e03d      	b.n	800a5d6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a55a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a55c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a560:	f043 0301 	orr.w	r3, r3, #1
 800a564:	b2da      	uxtb	r2, r3
 800a566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a568:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a56c:	68ba      	ldr	r2, [r7, #8]
 800a56e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a570:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a574:	699b      	ldr	r3, [r3, #24]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d10b      	bne.n	800a592 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a57a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a57e:	f383 8811 	msr	BASEPRI, r3
 800a582:	f3bf 8f6f 	isb	sy
 800a586:	f3bf 8f4f 	dsb	sy
 800a58a:	617b      	str	r3, [r7, #20]
}
 800a58c:	bf00      	nop
 800a58e:	bf00      	nop
 800a590:	e7fd      	b.n	800a58e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a594:	699a      	ldr	r2, [r3, #24]
 800a596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a598:	18d1      	adds	r1, r2, r3
 800a59a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a59c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a59e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a5a0:	f7ff ff04 	bl	800a3ac <prvInsertTimerInActiveList>
					break;
 800a5a4:	e017      	b.n	800a5d6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a5a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a5ac:	f003 0302 	and.w	r3, r3, #2
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d103      	bne.n	800a5bc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a5b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a5b6:	f000 fc07 	bl	800adc8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a5ba:	e00c      	b.n	800a5d6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a5bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5be:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a5c2:	f023 0301 	bic.w	r3, r3, #1
 800a5c6:	b2da      	uxtb	r2, r3
 800a5c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5ca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a5ce:	e002      	b.n	800a5d6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a5d0:	bf00      	nop
 800a5d2:	e000      	b.n	800a5d6 <prvProcessReceivedCommands+0x1a6>
					break;
 800a5d4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a5d6:	4b08      	ldr	r3, [pc, #32]	@ (800a5f8 <prvProcessReceivedCommands+0x1c8>)
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	1d39      	adds	r1, r7, #4
 800a5dc:	2200      	movs	r2, #0
 800a5de:	4618      	mov	r0, r3
 800a5e0:	f7fe f81c 	bl	800861c <xQueueReceive>
 800a5e4:	4603      	mov	r3, r0
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	f47f af26 	bne.w	800a438 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a5ec:	bf00      	nop
 800a5ee:	bf00      	nop
 800a5f0:	3730      	adds	r7, #48	@ 0x30
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	bd80      	pop	{r7, pc}
 800a5f6:	bf00      	nop
 800a5f8:	200019d4 	.word	0x200019d4

0800a5fc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b088      	sub	sp, #32
 800a600:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a602:	e049      	b.n	800a698 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a604:	4b2e      	ldr	r3, [pc, #184]	@ (800a6c0 <prvSwitchTimerLists+0xc4>)
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	68db      	ldr	r3, [r3, #12]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a60e:	4b2c      	ldr	r3, [pc, #176]	@ (800a6c0 <prvSwitchTimerLists+0xc4>)
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	68db      	ldr	r3, [r3, #12]
 800a614:	68db      	ldr	r3, [r3, #12]
 800a616:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	3304      	adds	r3, #4
 800a61c:	4618      	mov	r0, r3
 800a61e:	f7fd fbef 	bl	8007e00 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	6a1b      	ldr	r3, [r3, #32]
 800a626:	68f8      	ldr	r0, [r7, #12]
 800a628:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a630:	f003 0304 	and.w	r3, r3, #4
 800a634:	2b00      	cmp	r3, #0
 800a636:	d02f      	beq.n	800a698 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	699b      	ldr	r3, [r3, #24]
 800a63c:	693a      	ldr	r2, [r7, #16]
 800a63e:	4413      	add	r3, r2
 800a640:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a642:	68ba      	ldr	r2, [r7, #8]
 800a644:	693b      	ldr	r3, [r7, #16]
 800a646:	429a      	cmp	r2, r3
 800a648:	d90e      	bls.n	800a668 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	68ba      	ldr	r2, [r7, #8]
 800a64e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	68fa      	ldr	r2, [r7, #12]
 800a654:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a656:	4b1a      	ldr	r3, [pc, #104]	@ (800a6c0 <prvSwitchTimerLists+0xc4>)
 800a658:	681a      	ldr	r2, [r3, #0]
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	3304      	adds	r3, #4
 800a65e:	4619      	mov	r1, r3
 800a660:	4610      	mov	r0, r2
 800a662:	f7fd fb94 	bl	8007d8e <vListInsert>
 800a666:	e017      	b.n	800a698 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a668:	2300      	movs	r3, #0
 800a66a:	9300      	str	r3, [sp, #0]
 800a66c:	2300      	movs	r3, #0
 800a66e:	693a      	ldr	r2, [r7, #16]
 800a670:	2100      	movs	r1, #0
 800a672:	68f8      	ldr	r0, [r7, #12]
 800a674:	f7ff fd58 	bl	800a128 <xTimerGenericCommand>
 800a678:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d10b      	bne.n	800a698 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a684:	f383 8811 	msr	BASEPRI, r3
 800a688:	f3bf 8f6f 	isb	sy
 800a68c:	f3bf 8f4f 	dsb	sy
 800a690:	603b      	str	r3, [r7, #0]
}
 800a692:	bf00      	nop
 800a694:	bf00      	nop
 800a696:	e7fd      	b.n	800a694 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a698:	4b09      	ldr	r3, [pc, #36]	@ (800a6c0 <prvSwitchTimerLists+0xc4>)
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d1b0      	bne.n	800a604 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a6a2:	4b07      	ldr	r3, [pc, #28]	@ (800a6c0 <prvSwitchTimerLists+0xc4>)
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a6a8:	4b06      	ldr	r3, [pc, #24]	@ (800a6c4 <prvSwitchTimerLists+0xc8>)
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	4a04      	ldr	r2, [pc, #16]	@ (800a6c0 <prvSwitchTimerLists+0xc4>)
 800a6ae:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a6b0:	4a04      	ldr	r2, [pc, #16]	@ (800a6c4 <prvSwitchTimerLists+0xc8>)
 800a6b2:	697b      	ldr	r3, [r7, #20]
 800a6b4:	6013      	str	r3, [r2, #0]
}
 800a6b6:	bf00      	nop
 800a6b8:	3718      	adds	r7, #24
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	bd80      	pop	{r7, pc}
 800a6be:	bf00      	nop
 800a6c0:	200019cc 	.word	0x200019cc
 800a6c4:	200019d0 	.word	0x200019d0

0800a6c8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b082      	sub	sp, #8
 800a6cc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a6ce:	f000 f98b 	bl	800a9e8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a6d2:	4b15      	ldr	r3, [pc, #84]	@ (800a728 <prvCheckForValidListAndQueue+0x60>)
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d120      	bne.n	800a71c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a6da:	4814      	ldr	r0, [pc, #80]	@ (800a72c <prvCheckForValidListAndQueue+0x64>)
 800a6dc:	f7fd fb06 	bl	8007cec <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a6e0:	4813      	ldr	r0, [pc, #76]	@ (800a730 <prvCheckForValidListAndQueue+0x68>)
 800a6e2:	f7fd fb03 	bl	8007cec <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a6e6:	4b13      	ldr	r3, [pc, #76]	@ (800a734 <prvCheckForValidListAndQueue+0x6c>)
 800a6e8:	4a10      	ldr	r2, [pc, #64]	@ (800a72c <prvCheckForValidListAndQueue+0x64>)
 800a6ea:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a6ec:	4b12      	ldr	r3, [pc, #72]	@ (800a738 <prvCheckForValidListAndQueue+0x70>)
 800a6ee:	4a10      	ldr	r2, [pc, #64]	@ (800a730 <prvCheckForValidListAndQueue+0x68>)
 800a6f0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a6f2:	2300      	movs	r3, #0
 800a6f4:	9300      	str	r3, [sp, #0]
 800a6f6:	4b11      	ldr	r3, [pc, #68]	@ (800a73c <prvCheckForValidListAndQueue+0x74>)
 800a6f8:	4a11      	ldr	r2, [pc, #68]	@ (800a740 <prvCheckForValidListAndQueue+0x78>)
 800a6fa:	2110      	movs	r1, #16
 800a6fc:	200a      	movs	r0, #10
 800a6fe:	f7fd fc13 	bl	8007f28 <xQueueGenericCreateStatic>
 800a702:	4603      	mov	r3, r0
 800a704:	4a08      	ldr	r2, [pc, #32]	@ (800a728 <prvCheckForValidListAndQueue+0x60>)
 800a706:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a708:	4b07      	ldr	r3, [pc, #28]	@ (800a728 <prvCheckForValidListAndQueue+0x60>)
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d005      	beq.n	800a71c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a710:	4b05      	ldr	r3, [pc, #20]	@ (800a728 <prvCheckForValidListAndQueue+0x60>)
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	490b      	ldr	r1, [pc, #44]	@ (800a744 <prvCheckForValidListAndQueue+0x7c>)
 800a716:	4618      	mov	r0, r3
 800a718:	f7fe fb40 	bl	8008d9c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a71c:	f000 f996 	bl	800aa4c <vPortExitCritical>
}
 800a720:	bf00      	nop
 800a722:	46bd      	mov	sp, r7
 800a724:	bd80      	pop	{r7, pc}
 800a726:	bf00      	nop
 800a728:	200019d4 	.word	0x200019d4
 800a72c:	200019a4 	.word	0x200019a4
 800a730:	200019b8 	.word	0x200019b8
 800a734:	200019cc 	.word	0x200019cc
 800a738:	200019d0 	.word	0x200019d0
 800a73c:	20001a80 	.word	0x20001a80
 800a740:	200019e0 	.word	0x200019e0
 800a744:	0800eb30 	.word	0x0800eb30

0800a748 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800a748:	b580      	push	{r7, lr}
 800a74a:	b08a      	sub	sp, #40	@ 0x28
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	60f8      	str	r0, [r7, #12]
 800a750:	60b9      	str	r1, [r7, #8]
 800a752:	607a      	str	r2, [r7, #4]
 800a754:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800a756:	f06f 0301 	mvn.w	r3, #1
 800a75a:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800a760:	68bb      	ldr	r3, [r7, #8]
 800a762:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a768:	4b06      	ldr	r3, [pc, #24]	@ (800a784 <xTimerPendFunctionCallFromISR+0x3c>)
 800a76a:	6818      	ldr	r0, [r3, #0]
 800a76c:	f107 0114 	add.w	r1, r7, #20
 800a770:	2300      	movs	r3, #0
 800a772:	683a      	ldr	r2, [r7, #0]
 800a774:	f7fd fe24 	bl	80083c0 <xQueueGenericSendFromISR>
 800a778:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800a77a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800a77c:	4618      	mov	r0, r3
 800a77e:	3728      	adds	r7, #40	@ 0x28
 800a780:	46bd      	mov	sp, r7
 800a782:	bd80      	pop	{r7, pc}
 800a784:	200019d4 	.word	0x200019d4

0800a788 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a788:	b480      	push	{r7}
 800a78a:	b085      	sub	sp, #20
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	60f8      	str	r0, [r7, #12]
 800a790:	60b9      	str	r1, [r7, #8]
 800a792:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	3b04      	subs	r3, #4
 800a798:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a7a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	3b04      	subs	r3, #4
 800a7a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a7a8:	68bb      	ldr	r3, [r7, #8]
 800a7aa:	f023 0201 	bic.w	r2, r3, #1
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	3b04      	subs	r3, #4
 800a7b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a7b8:	4a0c      	ldr	r2, [pc, #48]	@ (800a7ec <pxPortInitialiseStack+0x64>)
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	3b14      	subs	r3, #20
 800a7c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a7c4:	687a      	ldr	r2, [r7, #4]
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	3b04      	subs	r3, #4
 800a7ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	f06f 0202 	mvn.w	r2, #2
 800a7d6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	3b20      	subs	r3, #32
 800a7dc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a7de:	68fb      	ldr	r3, [r7, #12]
}
 800a7e0:	4618      	mov	r0, r3
 800a7e2:	3714      	adds	r7, #20
 800a7e4:	46bd      	mov	sp, r7
 800a7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ea:	4770      	bx	lr
 800a7ec:	0800a7f1 	.word	0x0800a7f1

0800a7f0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a7f0:	b480      	push	{r7}
 800a7f2:	b085      	sub	sp, #20
 800a7f4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a7fa:	4b13      	ldr	r3, [pc, #76]	@ (800a848 <prvTaskExitError+0x58>)
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a802:	d00b      	beq.n	800a81c <prvTaskExitError+0x2c>
	__asm volatile
 800a804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a808:	f383 8811 	msr	BASEPRI, r3
 800a80c:	f3bf 8f6f 	isb	sy
 800a810:	f3bf 8f4f 	dsb	sy
 800a814:	60fb      	str	r3, [r7, #12]
}
 800a816:	bf00      	nop
 800a818:	bf00      	nop
 800a81a:	e7fd      	b.n	800a818 <prvTaskExitError+0x28>
	__asm volatile
 800a81c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a820:	f383 8811 	msr	BASEPRI, r3
 800a824:	f3bf 8f6f 	isb	sy
 800a828:	f3bf 8f4f 	dsb	sy
 800a82c:	60bb      	str	r3, [r7, #8]
}
 800a82e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a830:	bf00      	nop
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	2b00      	cmp	r3, #0
 800a836:	d0fc      	beq.n	800a832 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a838:	bf00      	nop
 800a83a:	bf00      	nop
 800a83c:	3714      	adds	r7, #20
 800a83e:	46bd      	mov	sp, r7
 800a840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a844:	4770      	bx	lr
 800a846:	bf00      	nop
 800a848:	2000000c 	.word	0x2000000c
 800a84c:	00000000 	.word	0x00000000

0800a850 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a850:	4b07      	ldr	r3, [pc, #28]	@ (800a870 <pxCurrentTCBConst2>)
 800a852:	6819      	ldr	r1, [r3, #0]
 800a854:	6808      	ldr	r0, [r1, #0]
 800a856:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a85a:	f380 8809 	msr	PSP, r0
 800a85e:	f3bf 8f6f 	isb	sy
 800a862:	f04f 0000 	mov.w	r0, #0
 800a866:	f380 8811 	msr	BASEPRI, r0
 800a86a:	4770      	bx	lr
 800a86c:	f3af 8000 	nop.w

0800a870 <pxCurrentTCBConst2>:
 800a870:	200014a4 	.word	0x200014a4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a874:	bf00      	nop
 800a876:	bf00      	nop

0800a878 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a878:	4808      	ldr	r0, [pc, #32]	@ (800a89c <prvPortStartFirstTask+0x24>)
 800a87a:	6800      	ldr	r0, [r0, #0]
 800a87c:	6800      	ldr	r0, [r0, #0]
 800a87e:	f380 8808 	msr	MSP, r0
 800a882:	f04f 0000 	mov.w	r0, #0
 800a886:	f380 8814 	msr	CONTROL, r0
 800a88a:	b662      	cpsie	i
 800a88c:	b661      	cpsie	f
 800a88e:	f3bf 8f4f 	dsb	sy
 800a892:	f3bf 8f6f 	isb	sy
 800a896:	df00      	svc	0
 800a898:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a89a:	bf00      	nop
 800a89c:	e000ed08 	.word	0xe000ed08

0800a8a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b086      	sub	sp, #24
 800a8a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a8a6:	4b47      	ldr	r3, [pc, #284]	@ (800a9c4 <xPortStartScheduler+0x124>)
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	4a47      	ldr	r2, [pc, #284]	@ (800a9c8 <xPortStartScheduler+0x128>)
 800a8ac:	4293      	cmp	r3, r2
 800a8ae:	d10b      	bne.n	800a8c8 <xPortStartScheduler+0x28>
	__asm volatile
 800a8b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8b4:	f383 8811 	msr	BASEPRI, r3
 800a8b8:	f3bf 8f6f 	isb	sy
 800a8bc:	f3bf 8f4f 	dsb	sy
 800a8c0:	60fb      	str	r3, [r7, #12]
}
 800a8c2:	bf00      	nop
 800a8c4:	bf00      	nop
 800a8c6:	e7fd      	b.n	800a8c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a8c8:	4b3e      	ldr	r3, [pc, #248]	@ (800a9c4 <xPortStartScheduler+0x124>)
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	4a3f      	ldr	r2, [pc, #252]	@ (800a9cc <xPortStartScheduler+0x12c>)
 800a8ce:	4293      	cmp	r3, r2
 800a8d0:	d10b      	bne.n	800a8ea <xPortStartScheduler+0x4a>
	__asm volatile
 800a8d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8d6:	f383 8811 	msr	BASEPRI, r3
 800a8da:	f3bf 8f6f 	isb	sy
 800a8de:	f3bf 8f4f 	dsb	sy
 800a8e2:	613b      	str	r3, [r7, #16]
}
 800a8e4:	bf00      	nop
 800a8e6:	bf00      	nop
 800a8e8:	e7fd      	b.n	800a8e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a8ea:	4b39      	ldr	r3, [pc, #228]	@ (800a9d0 <xPortStartScheduler+0x130>)
 800a8ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a8ee:	697b      	ldr	r3, [r7, #20]
 800a8f0:	781b      	ldrb	r3, [r3, #0]
 800a8f2:	b2db      	uxtb	r3, r3
 800a8f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a8f6:	697b      	ldr	r3, [r7, #20]
 800a8f8:	22ff      	movs	r2, #255	@ 0xff
 800a8fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a8fc:	697b      	ldr	r3, [r7, #20]
 800a8fe:	781b      	ldrb	r3, [r3, #0]
 800a900:	b2db      	uxtb	r3, r3
 800a902:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a904:	78fb      	ldrb	r3, [r7, #3]
 800a906:	b2db      	uxtb	r3, r3
 800a908:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a90c:	b2da      	uxtb	r2, r3
 800a90e:	4b31      	ldr	r3, [pc, #196]	@ (800a9d4 <xPortStartScheduler+0x134>)
 800a910:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a912:	4b31      	ldr	r3, [pc, #196]	@ (800a9d8 <xPortStartScheduler+0x138>)
 800a914:	2207      	movs	r2, #7
 800a916:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a918:	e009      	b.n	800a92e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a91a:	4b2f      	ldr	r3, [pc, #188]	@ (800a9d8 <xPortStartScheduler+0x138>)
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	3b01      	subs	r3, #1
 800a920:	4a2d      	ldr	r2, [pc, #180]	@ (800a9d8 <xPortStartScheduler+0x138>)
 800a922:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a924:	78fb      	ldrb	r3, [r7, #3]
 800a926:	b2db      	uxtb	r3, r3
 800a928:	005b      	lsls	r3, r3, #1
 800a92a:	b2db      	uxtb	r3, r3
 800a92c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a92e:	78fb      	ldrb	r3, [r7, #3]
 800a930:	b2db      	uxtb	r3, r3
 800a932:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a936:	2b80      	cmp	r3, #128	@ 0x80
 800a938:	d0ef      	beq.n	800a91a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a93a:	4b27      	ldr	r3, [pc, #156]	@ (800a9d8 <xPortStartScheduler+0x138>)
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	f1c3 0307 	rsb	r3, r3, #7
 800a942:	2b04      	cmp	r3, #4
 800a944:	d00b      	beq.n	800a95e <xPortStartScheduler+0xbe>
	__asm volatile
 800a946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a94a:	f383 8811 	msr	BASEPRI, r3
 800a94e:	f3bf 8f6f 	isb	sy
 800a952:	f3bf 8f4f 	dsb	sy
 800a956:	60bb      	str	r3, [r7, #8]
}
 800a958:	bf00      	nop
 800a95a:	bf00      	nop
 800a95c:	e7fd      	b.n	800a95a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a95e:	4b1e      	ldr	r3, [pc, #120]	@ (800a9d8 <xPortStartScheduler+0x138>)
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	021b      	lsls	r3, r3, #8
 800a964:	4a1c      	ldr	r2, [pc, #112]	@ (800a9d8 <xPortStartScheduler+0x138>)
 800a966:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a968:	4b1b      	ldr	r3, [pc, #108]	@ (800a9d8 <xPortStartScheduler+0x138>)
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a970:	4a19      	ldr	r2, [pc, #100]	@ (800a9d8 <xPortStartScheduler+0x138>)
 800a972:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	b2da      	uxtb	r2, r3
 800a978:	697b      	ldr	r3, [r7, #20]
 800a97a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a97c:	4b17      	ldr	r3, [pc, #92]	@ (800a9dc <xPortStartScheduler+0x13c>)
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	4a16      	ldr	r2, [pc, #88]	@ (800a9dc <xPortStartScheduler+0x13c>)
 800a982:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a986:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a988:	4b14      	ldr	r3, [pc, #80]	@ (800a9dc <xPortStartScheduler+0x13c>)
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	4a13      	ldr	r2, [pc, #76]	@ (800a9dc <xPortStartScheduler+0x13c>)
 800a98e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a992:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a994:	f000 f8da 	bl	800ab4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a998:	4b11      	ldr	r3, [pc, #68]	@ (800a9e0 <xPortStartScheduler+0x140>)
 800a99a:	2200      	movs	r2, #0
 800a99c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a99e:	f000 f8f9 	bl	800ab94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a9a2:	4b10      	ldr	r3, [pc, #64]	@ (800a9e4 <xPortStartScheduler+0x144>)
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	4a0f      	ldr	r2, [pc, #60]	@ (800a9e4 <xPortStartScheduler+0x144>)
 800a9a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a9ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a9ae:	f7ff ff63 	bl	800a878 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a9b2:	f7fe fe55 	bl	8009660 <vTaskSwitchContext>
	prvTaskExitError();
 800a9b6:	f7ff ff1b 	bl	800a7f0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a9ba:	2300      	movs	r3, #0
}
 800a9bc:	4618      	mov	r0, r3
 800a9be:	3718      	adds	r7, #24
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	bd80      	pop	{r7, pc}
 800a9c4:	e000ed00 	.word	0xe000ed00
 800a9c8:	410fc271 	.word	0x410fc271
 800a9cc:	410fc270 	.word	0x410fc270
 800a9d0:	e000e400 	.word	0xe000e400
 800a9d4:	20001ad0 	.word	0x20001ad0
 800a9d8:	20001ad4 	.word	0x20001ad4
 800a9dc:	e000ed20 	.word	0xe000ed20
 800a9e0:	2000000c 	.word	0x2000000c
 800a9e4:	e000ef34 	.word	0xe000ef34

0800a9e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a9e8:	b480      	push	{r7}
 800a9ea:	b083      	sub	sp, #12
 800a9ec:	af00      	add	r7, sp, #0
	__asm volatile
 800a9ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9f2:	f383 8811 	msr	BASEPRI, r3
 800a9f6:	f3bf 8f6f 	isb	sy
 800a9fa:	f3bf 8f4f 	dsb	sy
 800a9fe:	607b      	str	r3, [r7, #4]
}
 800aa00:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800aa02:	4b10      	ldr	r3, [pc, #64]	@ (800aa44 <vPortEnterCritical+0x5c>)
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	3301      	adds	r3, #1
 800aa08:	4a0e      	ldr	r2, [pc, #56]	@ (800aa44 <vPortEnterCritical+0x5c>)
 800aa0a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800aa0c:	4b0d      	ldr	r3, [pc, #52]	@ (800aa44 <vPortEnterCritical+0x5c>)
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	2b01      	cmp	r3, #1
 800aa12:	d110      	bne.n	800aa36 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800aa14:	4b0c      	ldr	r3, [pc, #48]	@ (800aa48 <vPortEnterCritical+0x60>)
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	b2db      	uxtb	r3, r3
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d00b      	beq.n	800aa36 <vPortEnterCritical+0x4e>
	__asm volatile
 800aa1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa22:	f383 8811 	msr	BASEPRI, r3
 800aa26:	f3bf 8f6f 	isb	sy
 800aa2a:	f3bf 8f4f 	dsb	sy
 800aa2e:	603b      	str	r3, [r7, #0]
}
 800aa30:	bf00      	nop
 800aa32:	bf00      	nop
 800aa34:	e7fd      	b.n	800aa32 <vPortEnterCritical+0x4a>
	}
}
 800aa36:	bf00      	nop
 800aa38:	370c      	adds	r7, #12
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa40:	4770      	bx	lr
 800aa42:	bf00      	nop
 800aa44:	2000000c 	.word	0x2000000c
 800aa48:	e000ed04 	.word	0xe000ed04

0800aa4c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800aa4c:	b480      	push	{r7}
 800aa4e:	b083      	sub	sp, #12
 800aa50:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800aa52:	4b12      	ldr	r3, [pc, #72]	@ (800aa9c <vPortExitCritical+0x50>)
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d10b      	bne.n	800aa72 <vPortExitCritical+0x26>
	__asm volatile
 800aa5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa5e:	f383 8811 	msr	BASEPRI, r3
 800aa62:	f3bf 8f6f 	isb	sy
 800aa66:	f3bf 8f4f 	dsb	sy
 800aa6a:	607b      	str	r3, [r7, #4]
}
 800aa6c:	bf00      	nop
 800aa6e:	bf00      	nop
 800aa70:	e7fd      	b.n	800aa6e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800aa72:	4b0a      	ldr	r3, [pc, #40]	@ (800aa9c <vPortExitCritical+0x50>)
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	3b01      	subs	r3, #1
 800aa78:	4a08      	ldr	r2, [pc, #32]	@ (800aa9c <vPortExitCritical+0x50>)
 800aa7a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800aa7c:	4b07      	ldr	r3, [pc, #28]	@ (800aa9c <vPortExitCritical+0x50>)
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d105      	bne.n	800aa90 <vPortExitCritical+0x44>
 800aa84:	2300      	movs	r3, #0
 800aa86:	603b      	str	r3, [r7, #0]
	__asm volatile
 800aa88:	683b      	ldr	r3, [r7, #0]
 800aa8a:	f383 8811 	msr	BASEPRI, r3
}
 800aa8e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800aa90:	bf00      	nop
 800aa92:	370c      	adds	r7, #12
 800aa94:	46bd      	mov	sp, r7
 800aa96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9a:	4770      	bx	lr
 800aa9c:	2000000c 	.word	0x2000000c

0800aaa0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800aaa0:	f3ef 8009 	mrs	r0, PSP
 800aaa4:	f3bf 8f6f 	isb	sy
 800aaa8:	4b15      	ldr	r3, [pc, #84]	@ (800ab00 <pxCurrentTCBConst>)
 800aaaa:	681a      	ldr	r2, [r3, #0]
 800aaac:	f01e 0f10 	tst.w	lr, #16
 800aab0:	bf08      	it	eq
 800aab2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800aab6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaba:	6010      	str	r0, [r2, #0]
 800aabc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800aac0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800aac4:	f380 8811 	msr	BASEPRI, r0
 800aac8:	f3bf 8f4f 	dsb	sy
 800aacc:	f3bf 8f6f 	isb	sy
 800aad0:	f7fe fdc6 	bl	8009660 <vTaskSwitchContext>
 800aad4:	f04f 0000 	mov.w	r0, #0
 800aad8:	f380 8811 	msr	BASEPRI, r0
 800aadc:	bc09      	pop	{r0, r3}
 800aade:	6819      	ldr	r1, [r3, #0]
 800aae0:	6808      	ldr	r0, [r1, #0]
 800aae2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aae6:	f01e 0f10 	tst.w	lr, #16
 800aaea:	bf08      	it	eq
 800aaec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800aaf0:	f380 8809 	msr	PSP, r0
 800aaf4:	f3bf 8f6f 	isb	sy
 800aaf8:	4770      	bx	lr
 800aafa:	bf00      	nop
 800aafc:	f3af 8000 	nop.w

0800ab00 <pxCurrentTCBConst>:
 800ab00:	200014a4 	.word	0x200014a4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ab04:	bf00      	nop
 800ab06:	bf00      	nop

0800ab08 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b082      	sub	sp, #8
 800ab0c:	af00      	add	r7, sp, #0
	__asm volatile
 800ab0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab12:	f383 8811 	msr	BASEPRI, r3
 800ab16:	f3bf 8f6f 	isb	sy
 800ab1a:	f3bf 8f4f 	dsb	sy
 800ab1e:	607b      	str	r3, [r7, #4]
}
 800ab20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ab22:	f7fe fce3 	bl	80094ec <xTaskIncrementTick>
 800ab26:	4603      	mov	r3, r0
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d003      	beq.n	800ab34 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ab2c:	4b06      	ldr	r3, [pc, #24]	@ (800ab48 <xPortSysTickHandler+0x40>)
 800ab2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab32:	601a      	str	r2, [r3, #0]
 800ab34:	2300      	movs	r3, #0
 800ab36:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ab38:	683b      	ldr	r3, [r7, #0]
 800ab3a:	f383 8811 	msr	BASEPRI, r3
}
 800ab3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ab40:	bf00      	nop
 800ab42:	3708      	adds	r7, #8
 800ab44:	46bd      	mov	sp, r7
 800ab46:	bd80      	pop	{r7, pc}
 800ab48:	e000ed04 	.word	0xe000ed04

0800ab4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ab4c:	b480      	push	{r7}
 800ab4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ab50:	4b0b      	ldr	r3, [pc, #44]	@ (800ab80 <vPortSetupTimerInterrupt+0x34>)
 800ab52:	2200      	movs	r2, #0
 800ab54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ab56:	4b0b      	ldr	r3, [pc, #44]	@ (800ab84 <vPortSetupTimerInterrupt+0x38>)
 800ab58:	2200      	movs	r2, #0
 800ab5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ab5c:	4b0a      	ldr	r3, [pc, #40]	@ (800ab88 <vPortSetupTimerInterrupt+0x3c>)
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	4a0a      	ldr	r2, [pc, #40]	@ (800ab8c <vPortSetupTimerInterrupt+0x40>)
 800ab62:	fba2 2303 	umull	r2, r3, r2, r3
 800ab66:	099b      	lsrs	r3, r3, #6
 800ab68:	4a09      	ldr	r2, [pc, #36]	@ (800ab90 <vPortSetupTimerInterrupt+0x44>)
 800ab6a:	3b01      	subs	r3, #1
 800ab6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ab6e:	4b04      	ldr	r3, [pc, #16]	@ (800ab80 <vPortSetupTimerInterrupt+0x34>)
 800ab70:	2207      	movs	r2, #7
 800ab72:	601a      	str	r2, [r3, #0]
}
 800ab74:	bf00      	nop
 800ab76:	46bd      	mov	sp, r7
 800ab78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7c:	4770      	bx	lr
 800ab7e:	bf00      	nop
 800ab80:	e000e010 	.word	0xe000e010
 800ab84:	e000e018 	.word	0xe000e018
 800ab88:	20000000 	.word	0x20000000
 800ab8c:	10624dd3 	.word	0x10624dd3
 800ab90:	e000e014 	.word	0xe000e014

0800ab94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ab94:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800aba4 <vPortEnableVFP+0x10>
 800ab98:	6801      	ldr	r1, [r0, #0]
 800ab9a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800ab9e:	6001      	str	r1, [r0, #0]
 800aba0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800aba2:	bf00      	nop
 800aba4:	e000ed88 	.word	0xe000ed88

0800aba8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800aba8:	b480      	push	{r7}
 800abaa:	b085      	sub	sp, #20
 800abac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800abae:	f3ef 8305 	mrs	r3, IPSR
 800abb2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	2b0f      	cmp	r3, #15
 800abb8:	d915      	bls.n	800abe6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800abba:	4a18      	ldr	r2, [pc, #96]	@ (800ac1c <vPortValidateInterruptPriority+0x74>)
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	4413      	add	r3, r2
 800abc0:	781b      	ldrb	r3, [r3, #0]
 800abc2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800abc4:	4b16      	ldr	r3, [pc, #88]	@ (800ac20 <vPortValidateInterruptPriority+0x78>)
 800abc6:	781b      	ldrb	r3, [r3, #0]
 800abc8:	7afa      	ldrb	r2, [r7, #11]
 800abca:	429a      	cmp	r2, r3
 800abcc:	d20b      	bcs.n	800abe6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800abce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abd2:	f383 8811 	msr	BASEPRI, r3
 800abd6:	f3bf 8f6f 	isb	sy
 800abda:	f3bf 8f4f 	dsb	sy
 800abde:	607b      	str	r3, [r7, #4]
}
 800abe0:	bf00      	nop
 800abe2:	bf00      	nop
 800abe4:	e7fd      	b.n	800abe2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800abe6:	4b0f      	ldr	r3, [pc, #60]	@ (800ac24 <vPortValidateInterruptPriority+0x7c>)
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800abee:	4b0e      	ldr	r3, [pc, #56]	@ (800ac28 <vPortValidateInterruptPriority+0x80>)
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	429a      	cmp	r2, r3
 800abf4:	d90b      	bls.n	800ac0e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800abf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abfa:	f383 8811 	msr	BASEPRI, r3
 800abfe:	f3bf 8f6f 	isb	sy
 800ac02:	f3bf 8f4f 	dsb	sy
 800ac06:	603b      	str	r3, [r7, #0]
}
 800ac08:	bf00      	nop
 800ac0a:	bf00      	nop
 800ac0c:	e7fd      	b.n	800ac0a <vPortValidateInterruptPriority+0x62>
	}
 800ac0e:	bf00      	nop
 800ac10:	3714      	adds	r7, #20
 800ac12:	46bd      	mov	sp, r7
 800ac14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac18:	4770      	bx	lr
 800ac1a:	bf00      	nop
 800ac1c:	e000e3f0 	.word	0xe000e3f0
 800ac20:	20001ad0 	.word	0x20001ad0
 800ac24:	e000ed0c 	.word	0xe000ed0c
 800ac28:	20001ad4 	.word	0x20001ad4

0800ac2c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b08a      	sub	sp, #40	@ 0x28
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ac34:	2300      	movs	r3, #0
 800ac36:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ac38:	f7fe fb9c 	bl	8009374 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ac3c:	4b5c      	ldr	r3, [pc, #368]	@ (800adb0 <pvPortMalloc+0x184>)
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d101      	bne.n	800ac48 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ac44:	f000 f924 	bl	800ae90 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ac48:	4b5a      	ldr	r3, [pc, #360]	@ (800adb4 <pvPortMalloc+0x188>)
 800ac4a:	681a      	ldr	r2, [r3, #0]
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	4013      	ands	r3, r2
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	f040 8095 	bne.w	800ad80 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d01e      	beq.n	800ac9a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ac5c:	2208      	movs	r2, #8
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	4413      	add	r3, r2
 800ac62:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	f003 0307 	and.w	r3, r3, #7
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d015      	beq.n	800ac9a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	f023 0307 	bic.w	r3, r3, #7
 800ac74:	3308      	adds	r3, #8
 800ac76:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	f003 0307 	and.w	r3, r3, #7
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d00b      	beq.n	800ac9a <pvPortMalloc+0x6e>
	__asm volatile
 800ac82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac86:	f383 8811 	msr	BASEPRI, r3
 800ac8a:	f3bf 8f6f 	isb	sy
 800ac8e:	f3bf 8f4f 	dsb	sy
 800ac92:	617b      	str	r3, [r7, #20]
}
 800ac94:	bf00      	nop
 800ac96:	bf00      	nop
 800ac98:	e7fd      	b.n	800ac96 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d06f      	beq.n	800ad80 <pvPortMalloc+0x154>
 800aca0:	4b45      	ldr	r3, [pc, #276]	@ (800adb8 <pvPortMalloc+0x18c>)
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	687a      	ldr	r2, [r7, #4]
 800aca6:	429a      	cmp	r2, r3
 800aca8:	d86a      	bhi.n	800ad80 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800acaa:	4b44      	ldr	r3, [pc, #272]	@ (800adbc <pvPortMalloc+0x190>)
 800acac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800acae:	4b43      	ldr	r3, [pc, #268]	@ (800adbc <pvPortMalloc+0x190>)
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800acb4:	e004      	b.n	800acc0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800acb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acb8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800acba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800acc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acc2:	685b      	ldr	r3, [r3, #4]
 800acc4:	687a      	ldr	r2, [r7, #4]
 800acc6:	429a      	cmp	r2, r3
 800acc8:	d903      	bls.n	800acd2 <pvPortMalloc+0xa6>
 800acca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d1f1      	bne.n	800acb6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800acd2:	4b37      	ldr	r3, [pc, #220]	@ (800adb0 <pvPortMalloc+0x184>)
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800acd8:	429a      	cmp	r2, r3
 800acda:	d051      	beq.n	800ad80 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800acdc:	6a3b      	ldr	r3, [r7, #32]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	2208      	movs	r2, #8
 800ace2:	4413      	add	r3, r2
 800ace4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ace6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ace8:	681a      	ldr	r2, [r3, #0]
 800acea:	6a3b      	ldr	r3, [r7, #32]
 800acec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800acee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acf0:	685a      	ldr	r2, [r3, #4]
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	1ad2      	subs	r2, r2, r3
 800acf6:	2308      	movs	r3, #8
 800acf8:	005b      	lsls	r3, r3, #1
 800acfa:	429a      	cmp	r2, r3
 800acfc:	d920      	bls.n	800ad40 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800acfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	4413      	add	r3, r2
 800ad04:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ad06:	69bb      	ldr	r3, [r7, #24]
 800ad08:	f003 0307 	and.w	r3, r3, #7
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d00b      	beq.n	800ad28 <pvPortMalloc+0xfc>
	__asm volatile
 800ad10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad14:	f383 8811 	msr	BASEPRI, r3
 800ad18:	f3bf 8f6f 	isb	sy
 800ad1c:	f3bf 8f4f 	dsb	sy
 800ad20:	613b      	str	r3, [r7, #16]
}
 800ad22:	bf00      	nop
 800ad24:	bf00      	nop
 800ad26:	e7fd      	b.n	800ad24 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ad28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad2a:	685a      	ldr	r2, [r3, #4]
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	1ad2      	subs	r2, r2, r3
 800ad30:	69bb      	ldr	r3, [r7, #24]
 800ad32:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ad34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad36:	687a      	ldr	r2, [r7, #4]
 800ad38:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ad3a:	69b8      	ldr	r0, [r7, #24]
 800ad3c:	f000 f90a 	bl	800af54 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ad40:	4b1d      	ldr	r3, [pc, #116]	@ (800adb8 <pvPortMalloc+0x18c>)
 800ad42:	681a      	ldr	r2, [r3, #0]
 800ad44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad46:	685b      	ldr	r3, [r3, #4]
 800ad48:	1ad3      	subs	r3, r2, r3
 800ad4a:	4a1b      	ldr	r2, [pc, #108]	@ (800adb8 <pvPortMalloc+0x18c>)
 800ad4c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ad4e:	4b1a      	ldr	r3, [pc, #104]	@ (800adb8 <pvPortMalloc+0x18c>)
 800ad50:	681a      	ldr	r2, [r3, #0]
 800ad52:	4b1b      	ldr	r3, [pc, #108]	@ (800adc0 <pvPortMalloc+0x194>)
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	429a      	cmp	r2, r3
 800ad58:	d203      	bcs.n	800ad62 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ad5a:	4b17      	ldr	r3, [pc, #92]	@ (800adb8 <pvPortMalloc+0x18c>)
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	4a18      	ldr	r2, [pc, #96]	@ (800adc0 <pvPortMalloc+0x194>)
 800ad60:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ad62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad64:	685a      	ldr	r2, [r3, #4]
 800ad66:	4b13      	ldr	r3, [pc, #76]	@ (800adb4 <pvPortMalloc+0x188>)
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	431a      	orrs	r2, r3
 800ad6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad6e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ad70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad72:	2200      	movs	r2, #0
 800ad74:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ad76:	4b13      	ldr	r3, [pc, #76]	@ (800adc4 <pvPortMalloc+0x198>)
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	3301      	adds	r3, #1
 800ad7c:	4a11      	ldr	r2, [pc, #68]	@ (800adc4 <pvPortMalloc+0x198>)
 800ad7e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ad80:	f7fe fb06 	bl	8009390 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ad84:	69fb      	ldr	r3, [r7, #28]
 800ad86:	f003 0307 	and.w	r3, r3, #7
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d00b      	beq.n	800ada6 <pvPortMalloc+0x17a>
	__asm volatile
 800ad8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad92:	f383 8811 	msr	BASEPRI, r3
 800ad96:	f3bf 8f6f 	isb	sy
 800ad9a:	f3bf 8f4f 	dsb	sy
 800ad9e:	60fb      	str	r3, [r7, #12]
}
 800ada0:	bf00      	nop
 800ada2:	bf00      	nop
 800ada4:	e7fd      	b.n	800ada2 <pvPortMalloc+0x176>
	return pvReturn;
 800ada6:	69fb      	ldr	r3, [r7, #28]
}
 800ada8:	4618      	mov	r0, r3
 800adaa:	3728      	adds	r7, #40	@ 0x28
 800adac:	46bd      	mov	sp, r7
 800adae:	bd80      	pop	{r7, pc}
 800adb0:	200056e0 	.word	0x200056e0
 800adb4:	200056f4 	.word	0x200056f4
 800adb8:	200056e4 	.word	0x200056e4
 800adbc:	200056d8 	.word	0x200056d8
 800adc0:	200056e8 	.word	0x200056e8
 800adc4:	200056ec 	.word	0x200056ec

0800adc8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800adc8:	b580      	push	{r7, lr}
 800adca:	b086      	sub	sp, #24
 800adcc:	af00      	add	r7, sp, #0
 800adce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	2b00      	cmp	r3, #0
 800add8:	d04f      	beq.n	800ae7a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800adda:	2308      	movs	r3, #8
 800addc:	425b      	negs	r3, r3
 800adde:	697a      	ldr	r2, [r7, #20]
 800ade0:	4413      	add	r3, r2
 800ade2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ade4:	697b      	ldr	r3, [r7, #20]
 800ade6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ade8:	693b      	ldr	r3, [r7, #16]
 800adea:	685a      	ldr	r2, [r3, #4]
 800adec:	4b25      	ldr	r3, [pc, #148]	@ (800ae84 <vPortFree+0xbc>)
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	4013      	ands	r3, r2
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d10b      	bne.n	800ae0e <vPortFree+0x46>
	__asm volatile
 800adf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adfa:	f383 8811 	msr	BASEPRI, r3
 800adfe:	f3bf 8f6f 	isb	sy
 800ae02:	f3bf 8f4f 	dsb	sy
 800ae06:	60fb      	str	r3, [r7, #12]
}
 800ae08:	bf00      	nop
 800ae0a:	bf00      	nop
 800ae0c:	e7fd      	b.n	800ae0a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ae0e:	693b      	ldr	r3, [r7, #16]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d00b      	beq.n	800ae2e <vPortFree+0x66>
	__asm volatile
 800ae16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae1a:	f383 8811 	msr	BASEPRI, r3
 800ae1e:	f3bf 8f6f 	isb	sy
 800ae22:	f3bf 8f4f 	dsb	sy
 800ae26:	60bb      	str	r3, [r7, #8]
}
 800ae28:	bf00      	nop
 800ae2a:	bf00      	nop
 800ae2c:	e7fd      	b.n	800ae2a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ae2e:	693b      	ldr	r3, [r7, #16]
 800ae30:	685a      	ldr	r2, [r3, #4]
 800ae32:	4b14      	ldr	r3, [pc, #80]	@ (800ae84 <vPortFree+0xbc>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	4013      	ands	r3, r2
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d01e      	beq.n	800ae7a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ae3c:	693b      	ldr	r3, [r7, #16]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d11a      	bne.n	800ae7a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ae44:	693b      	ldr	r3, [r7, #16]
 800ae46:	685a      	ldr	r2, [r3, #4]
 800ae48:	4b0e      	ldr	r3, [pc, #56]	@ (800ae84 <vPortFree+0xbc>)
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	43db      	mvns	r3, r3
 800ae4e:	401a      	ands	r2, r3
 800ae50:	693b      	ldr	r3, [r7, #16]
 800ae52:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ae54:	f7fe fa8e 	bl	8009374 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ae58:	693b      	ldr	r3, [r7, #16]
 800ae5a:	685a      	ldr	r2, [r3, #4]
 800ae5c:	4b0a      	ldr	r3, [pc, #40]	@ (800ae88 <vPortFree+0xc0>)
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	4413      	add	r3, r2
 800ae62:	4a09      	ldr	r2, [pc, #36]	@ (800ae88 <vPortFree+0xc0>)
 800ae64:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ae66:	6938      	ldr	r0, [r7, #16]
 800ae68:	f000 f874 	bl	800af54 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ae6c:	4b07      	ldr	r3, [pc, #28]	@ (800ae8c <vPortFree+0xc4>)
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	3301      	adds	r3, #1
 800ae72:	4a06      	ldr	r2, [pc, #24]	@ (800ae8c <vPortFree+0xc4>)
 800ae74:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ae76:	f7fe fa8b 	bl	8009390 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ae7a:	bf00      	nop
 800ae7c:	3718      	adds	r7, #24
 800ae7e:	46bd      	mov	sp, r7
 800ae80:	bd80      	pop	{r7, pc}
 800ae82:	bf00      	nop
 800ae84:	200056f4 	.word	0x200056f4
 800ae88:	200056e4 	.word	0x200056e4
 800ae8c:	200056f0 	.word	0x200056f0

0800ae90 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ae90:	b480      	push	{r7}
 800ae92:	b085      	sub	sp, #20
 800ae94:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ae96:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800ae9a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ae9c:	4b27      	ldr	r3, [pc, #156]	@ (800af3c <prvHeapInit+0xac>)
 800ae9e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	f003 0307 	and.w	r3, r3, #7
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d00c      	beq.n	800aec4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	3307      	adds	r3, #7
 800aeae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	f023 0307 	bic.w	r3, r3, #7
 800aeb6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800aeb8:	68ba      	ldr	r2, [r7, #8]
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	1ad3      	subs	r3, r2, r3
 800aebe:	4a1f      	ldr	r2, [pc, #124]	@ (800af3c <prvHeapInit+0xac>)
 800aec0:	4413      	add	r3, r2
 800aec2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800aec8:	4a1d      	ldr	r2, [pc, #116]	@ (800af40 <prvHeapInit+0xb0>)
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800aece:	4b1c      	ldr	r3, [pc, #112]	@ (800af40 <prvHeapInit+0xb0>)
 800aed0:	2200      	movs	r2, #0
 800aed2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	68ba      	ldr	r2, [r7, #8]
 800aed8:	4413      	add	r3, r2
 800aeda:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800aedc:	2208      	movs	r2, #8
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	1a9b      	subs	r3, r3, r2
 800aee2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	f023 0307 	bic.w	r3, r3, #7
 800aeea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	4a15      	ldr	r2, [pc, #84]	@ (800af44 <prvHeapInit+0xb4>)
 800aef0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800aef2:	4b14      	ldr	r3, [pc, #80]	@ (800af44 <prvHeapInit+0xb4>)
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	2200      	movs	r2, #0
 800aef8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800aefa:	4b12      	ldr	r3, [pc, #72]	@ (800af44 <prvHeapInit+0xb4>)
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	2200      	movs	r2, #0
 800af00:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800af06:	683b      	ldr	r3, [r7, #0]
 800af08:	68fa      	ldr	r2, [r7, #12]
 800af0a:	1ad2      	subs	r2, r2, r3
 800af0c:	683b      	ldr	r3, [r7, #0]
 800af0e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800af10:	4b0c      	ldr	r3, [pc, #48]	@ (800af44 <prvHeapInit+0xb4>)
 800af12:	681a      	ldr	r2, [r3, #0]
 800af14:	683b      	ldr	r3, [r7, #0]
 800af16:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800af18:	683b      	ldr	r3, [r7, #0]
 800af1a:	685b      	ldr	r3, [r3, #4]
 800af1c:	4a0a      	ldr	r2, [pc, #40]	@ (800af48 <prvHeapInit+0xb8>)
 800af1e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800af20:	683b      	ldr	r3, [r7, #0]
 800af22:	685b      	ldr	r3, [r3, #4]
 800af24:	4a09      	ldr	r2, [pc, #36]	@ (800af4c <prvHeapInit+0xbc>)
 800af26:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800af28:	4b09      	ldr	r3, [pc, #36]	@ (800af50 <prvHeapInit+0xc0>)
 800af2a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800af2e:	601a      	str	r2, [r3, #0]
}
 800af30:	bf00      	nop
 800af32:	3714      	adds	r7, #20
 800af34:	46bd      	mov	sp, r7
 800af36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af3a:	4770      	bx	lr
 800af3c:	20001ad8 	.word	0x20001ad8
 800af40:	200056d8 	.word	0x200056d8
 800af44:	200056e0 	.word	0x200056e0
 800af48:	200056e8 	.word	0x200056e8
 800af4c:	200056e4 	.word	0x200056e4
 800af50:	200056f4 	.word	0x200056f4

0800af54 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800af54:	b480      	push	{r7}
 800af56:	b085      	sub	sp, #20
 800af58:	af00      	add	r7, sp, #0
 800af5a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800af5c:	4b28      	ldr	r3, [pc, #160]	@ (800b000 <prvInsertBlockIntoFreeList+0xac>)
 800af5e:	60fb      	str	r3, [r7, #12]
 800af60:	e002      	b.n	800af68 <prvInsertBlockIntoFreeList+0x14>
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	60fb      	str	r3, [r7, #12]
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	687a      	ldr	r2, [r7, #4]
 800af6e:	429a      	cmp	r2, r3
 800af70:	d8f7      	bhi.n	800af62 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	685b      	ldr	r3, [r3, #4]
 800af7a:	68ba      	ldr	r2, [r7, #8]
 800af7c:	4413      	add	r3, r2
 800af7e:	687a      	ldr	r2, [r7, #4]
 800af80:	429a      	cmp	r2, r3
 800af82:	d108      	bne.n	800af96 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	685a      	ldr	r2, [r3, #4]
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	685b      	ldr	r3, [r3, #4]
 800af8c:	441a      	add	r2, r3
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	685b      	ldr	r3, [r3, #4]
 800af9e:	68ba      	ldr	r2, [r7, #8]
 800afa0:	441a      	add	r2, r3
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	429a      	cmp	r2, r3
 800afa8:	d118      	bne.n	800afdc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	681a      	ldr	r2, [r3, #0]
 800afae:	4b15      	ldr	r3, [pc, #84]	@ (800b004 <prvInsertBlockIntoFreeList+0xb0>)
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	429a      	cmp	r2, r3
 800afb4:	d00d      	beq.n	800afd2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	685a      	ldr	r2, [r3, #4]
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	685b      	ldr	r3, [r3, #4]
 800afc0:	441a      	add	r2, r3
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	681a      	ldr	r2, [r3, #0]
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	601a      	str	r2, [r3, #0]
 800afd0:	e008      	b.n	800afe4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800afd2:	4b0c      	ldr	r3, [pc, #48]	@ (800b004 <prvInsertBlockIntoFreeList+0xb0>)
 800afd4:	681a      	ldr	r2, [r3, #0]
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	601a      	str	r2, [r3, #0]
 800afda:	e003      	b.n	800afe4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	681a      	ldr	r2, [r3, #0]
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800afe4:	68fa      	ldr	r2, [r7, #12]
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	429a      	cmp	r2, r3
 800afea:	d002      	beq.n	800aff2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	687a      	ldr	r2, [r7, #4]
 800aff0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aff2:	bf00      	nop
 800aff4:	3714      	adds	r7, #20
 800aff6:	46bd      	mov	sp, r7
 800aff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affc:	4770      	bx	lr
 800affe:	bf00      	nop
 800b000:	200056d8 	.word	0x200056d8
 800b004:	200056e0 	.word	0x200056e0

0800b008 <__cvt>:
 800b008:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b00c:	ec57 6b10 	vmov	r6, r7, d0
 800b010:	2f00      	cmp	r7, #0
 800b012:	460c      	mov	r4, r1
 800b014:	4619      	mov	r1, r3
 800b016:	463b      	mov	r3, r7
 800b018:	bfbb      	ittet	lt
 800b01a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b01e:	461f      	movlt	r7, r3
 800b020:	2300      	movge	r3, #0
 800b022:	232d      	movlt	r3, #45	@ 0x2d
 800b024:	700b      	strb	r3, [r1, #0]
 800b026:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b028:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b02c:	4691      	mov	r9, r2
 800b02e:	f023 0820 	bic.w	r8, r3, #32
 800b032:	bfbc      	itt	lt
 800b034:	4632      	movlt	r2, r6
 800b036:	4616      	movlt	r6, r2
 800b038:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b03c:	d005      	beq.n	800b04a <__cvt+0x42>
 800b03e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b042:	d100      	bne.n	800b046 <__cvt+0x3e>
 800b044:	3401      	adds	r4, #1
 800b046:	2102      	movs	r1, #2
 800b048:	e000      	b.n	800b04c <__cvt+0x44>
 800b04a:	2103      	movs	r1, #3
 800b04c:	ab03      	add	r3, sp, #12
 800b04e:	9301      	str	r3, [sp, #4]
 800b050:	ab02      	add	r3, sp, #8
 800b052:	9300      	str	r3, [sp, #0]
 800b054:	ec47 6b10 	vmov	d0, r6, r7
 800b058:	4653      	mov	r3, sl
 800b05a:	4622      	mov	r2, r4
 800b05c:	f000 ffe0 	bl	800c020 <_dtoa_r>
 800b060:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b064:	4605      	mov	r5, r0
 800b066:	d119      	bne.n	800b09c <__cvt+0x94>
 800b068:	f019 0f01 	tst.w	r9, #1
 800b06c:	d00e      	beq.n	800b08c <__cvt+0x84>
 800b06e:	eb00 0904 	add.w	r9, r0, r4
 800b072:	2200      	movs	r2, #0
 800b074:	2300      	movs	r3, #0
 800b076:	4630      	mov	r0, r6
 800b078:	4639      	mov	r1, r7
 800b07a:	f7f5 fd45 	bl	8000b08 <__aeabi_dcmpeq>
 800b07e:	b108      	cbz	r0, 800b084 <__cvt+0x7c>
 800b080:	f8cd 900c 	str.w	r9, [sp, #12]
 800b084:	2230      	movs	r2, #48	@ 0x30
 800b086:	9b03      	ldr	r3, [sp, #12]
 800b088:	454b      	cmp	r3, r9
 800b08a:	d31e      	bcc.n	800b0ca <__cvt+0xc2>
 800b08c:	9b03      	ldr	r3, [sp, #12]
 800b08e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b090:	1b5b      	subs	r3, r3, r5
 800b092:	4628      	mov	r0, r5
 800b094:	6013      	str	r3, [r2, #0]
 800b096:	b004      	add	sp, #16
 800b098:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b09c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b0a0:	eb00 0904 	add.w	r9, r0, r4
 800b0a4:	d1e5      	bne.n	800b072 <__cvt+0x6a>
 800b0a6:	7803      	ldrb	r3, [r0, #0]
 800b0a8:	2b30      	cmp	r3, #48	@ 0x30
 800b0aa:	d10a      	bne.n	800b0c2 <__cvt+0xba>
 800b0ac:	2200      	movs	r2, #0
 800b0ae:	2300      	movs	r3, #0
 800b0b0:	4630      	mov	r0, r6
 800b0b2:	4639      	mov	r1, r7
 800b0b4:	f7f5 fd28 	bl	8000b08 <__aeabi_dcmpeq>
 800b0b8:	b918      	cbnz	r0, 800b0c2 <__cvt+0xba>
 800b0ba:	f1c4 0401 	rsb	r4, r4, #1
 800b0be:	f8ca 4000 	str.w	r4, [sl]
 800b0c2:	f8da 3000 	ldr.w	r3, [sl]
 800b0c6:	4499      	add	r9, r3
 800b0c8:	e7d3      	b.n	800b072 <__cvt+0x6a>
 800b0ca:	1c59      	adds	r1, r3, #1
 800b0cc:	9103      	str	r1, [sp, #12]
 800b0ce:	701a      	strb	r2, [r3, #0]
 800b0d0:	e7d9      	b.n	800b086 <__cvt+0x7e>

0800b0d2 <__exponent>:
 800b0d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b0d4:	2900      	cmp	r1, #0
 800b0d6:	bfba      	itte	lt
 800b0d8:	4249      	neglt	r1, r1
 800b0da:	232d      	movlt	r3, #45	@ 0x2d
 800b0dc:	232b      	movge	r3, #43	@ 0x2b
 800b0de:	2909      	cmp	r1, #9
 800b0e0:	7002      	strb	r2, [r0, #0]
 800b0e2:	7043      	strb	r3, [r0, #1]
 800b0e4:	dd29      	ble.n	800b13a <__exponent+0x68>
 800b0e6:	f10d 0307 	add.w	r3, sp, #7
 800b0ea:	461d      	mov	r5, r3
 800b0ec:	270a      	movs	r7, #10
 800b0ee:	461a      	mov	r2, r3
 800b0f0:	fbb1 f6f7 	udiv	r6, r1, r7
 800b0f4:	fb07 1416 	mls	r4, r7, r6, r1
 800b0f8:	3430      	adds	r4, #48	@ 0x30
 800b0fa:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b0fe:	460c      	mov	r4, r1
 800b100:	2c63      	cmp	r4, #99	@ 0x63
 800b102:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800b106:	4631      	mov	r1, r6
 800b108:	dcf1      	bgt.n	800b0ee <__exponent+0x1c>
 800b10a:	3130      	adds	r1, #48	@ 0x30
 800b10c:	1e94      	subs	r4, r2, #2
 800b10e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b112:	1c41      	adds	r1, r0, #1
 800b114:	4623      	mov	r3, r4
 800b116:	42ab      	cmp	r3, r5
 800b118:	d30a      	bcc.n	800b130 <__exponent+0x5e>
 800b11a:	f10d 0309 	add.w	r3, sp, #9
 800b11e:	1a9b      	subs	r3, r3, r2
 800b120:	42ac      	cmp	r4, r5
 800b122:	bf88      	it	hi
 800b124:	2300      	movhi	r3, #0
 800b126:	3302      	adds	r3, #2
 800b128:	4403      	add	r3, r0
 800b12a:	1a18      	subs	r0, r3, r0
 800b12c:	b003      	add	sp, #12
 800b12e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b130:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b134:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b138:	e7ed      	b.n	800b116 <__exponent+0x44>
 800b13a:	2330      	movs	r3, #48	@ 0x30
 800b13c:	3130      	adds	r1, #48	@ 0x30
 800b13e:	7083      	strb	r3, [r0, #2]
 800b140:	70c1      	strb	r1, [r0, #3]
 800b142:	1d03      	adds	r3, r0, #4
 800b144:	e7f1      	b.n	800b12a <__exponent+0x58>
	...

0800b148 <_printf_float>:
 800b148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b14c:	b08d      	sub	sp, #52	@ 0x34
 800b14e:	460c      	mov	r4, r1
 800b150:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b154:	4616      	mov	r6, r2
 800b156:	461f      	mov	r7, r3
 800b158:	4605      	mov	r5, r0
 800b15a:	f000 fdf3 	bl	800bd44 <_localeconv_r>
 800b15e:	6803      	ldr	r3, [r0, #0]
 800b160:	9304      	str	r3, [sp, #16]
 800b162:	4618      	mov	r0, r3
 800b164:	f7f5 f8a4 	bl	80002b0 <strlen>
 800b168:	2300      	movs	r3, #0
 800b16a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b16c:	f8d8 3000 	ldr.w	r3, [r8]
 800b170:	9005      	str	r0, [sp, #20]
 800b172:	3307      	adds	r3, #7
 800b174:	f023 0307 	bic.w	r3, r3, #7
 800b178:	f103 0208 	add.w	r2, r3, #8
 800b17c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b180:	f8d4 b000 	ldr.w	fp, [r4]
 800b184:	f8c8 2000 	str.w	r2, [r8]
 800b188:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b18c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b190:	9307      	str	r3, [sp, #28]
 800b192:	f8cd 8018 	str.w	r8, [sp, #24]
 800b196:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b19a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b19e:	4b9c      	ldr	r3, [pc, #624]	@ (800b410 <_printf_float+0x2c8>)
 800b1a0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b1a4:	f7f5 fce2 	bl	8000b6c <__aeabi_dcmpun>
 800b1a8:	bb70      	cbnz	r0, 800b208 <_printf_float+0xc0>
 800b1aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b1ae:	4b98      	ldr	r3, [pc, #608]	@ (800b410 <_printf_float+0x2c8>)
 800b1b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b1b4:	f7f5 fcbc 	bl	8000b30 <__aeabi_dcmple>
 800b1b8:	bb30      	cbnz	r0, 800b208 <_printf_float+0xc0>
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	2300      	movs	r3, #0
 800b1be:	4640      	mov	r0, r8
 800b1c0:	4649      	mov	r1, r9
 800b1c2:	f7f5 fcab 	bl	8000b1c <__aeabi_dcmplt>
 800b1c6:	b110      	cbz	r0, 800b1ce <_printf_float+0x86>
 800b1c8:	232d      	movs	r3, #45	@ 0x2d
 800b1ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b1ce:	4a91      	ldr	r2, [pc, #580]	@ (800b414 <_printf_float+0x2cc>)
 800b1d0:	4b91      	ldr	r3, [pc, #580]	@ (800b418 <_printf_float+0x2d0>)
 800b1d2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b1d6:	bf8c      	ite	hi
 800b1d8:	4690      	movhi	r8, r2
 800b1da:	4698      	movls	r8, r3
 800b1dc:	2303      	movs	r3, #3
 800b1de:	6123      	str	r3, [r4, #16]
 800b1e0:	f02b 0304 	bic.w	r3, fp, #4
 800b1e4:	6023      	str	r3, [r4, #0]
 800b1e6:	f04f 0900 	mov.w	r9, #0
 800b1ea:	9700      	str	r7, [sp, #0]
 800b1ec:	4633      	mov	r3, r6
 800b1ee:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b1f0:	4621      	mov	r1, r4
 800b1f2:	4628      	mov	r0, r5
 800b1f4:	f000 f9d2 	bl	800b59c <_printf_common>
 800b1f8:	3001      	adds	r0, #1
 800b1fa:	f040 808d 	bne.w	800b318 <_printf_float+0x1d0>
 800b1fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b202:	b00d      	add	sp, #52	@ 0x34
 800b204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b208:	4642      	mov	r2, r8
 800b20a:	464b      	mov	r3, r9
 800b20c:	4640      	mov	r0, r8
 800b20e:	4649      	mov	r1, r9
 800b210:	f7f5 fcac 	bl	8000b6c <__aeabi_dcmpun>
 800b214:	b140      	cbz	r0, 800b228 <_printf_float+0xe0>
 800b216:	464b      	mov	r3, r9
 800b218:	2b00      	cmp	r3, #0
 800b21a:	bfbc      	itt	lt
 800b21c:	232d      	movlt	r3, #45	@ 0x2d
 800b21e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b222:	4a7e      	ldr	r2, [pc, #504]	@ (800b41c <_printf_float+0x2d4>)
 800b224:	4b7e      	ldr	r3, [pc, #504]	@ (800b420 <_printf_float+0x2d8>)
 800b226:	e7d4      	b.n	800b1d2 <_printf_float+0x8a>
 800b228:	6863      	ldr	r3, [r4, #4]
 800b22a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b22e:	9206      	str	r2, [sp, #24]
 800b230:	1c5a      	adds	r2, r3, #1
 800b232:	d13b      	bne.n	800b2ac <_printf_float+0x164>
 800b234:	2306      	movs	r3, #6
 800b236:	6063      	str	r3, [r4, #4]
 800b238:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b23c:	2300      	movs	r3, #0
 800b23e:	6022      	str	r2, [r4, #0]
 800b240:	9303      	str	r3, [sp, #12]
 800b242:	ab0a      	add	r3, sp, #40	@ 0x28
 800b244:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b248:	ab09      	add	r3, sp, #36	@ 0x24
 800b24a:	9300      	str	r3, [sp, #0]
 800b24c:	6861      	ldr	r1, [r4, #4]
 800b24e:	ec49 8b10 	vmov	d0, r8, r9
 800b252:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b256:	4628      	mov	r0, r5
 800b258:	f7ff fed6 	bl	800b008 <__cvt>
 800b25c:	9b06      	ldr	r3, [sp, #24]
 800b25e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b260:	2b47      	cmp	r3, #71	@ 0x47
 800b262:	4680      	mov	r8, r0
 800b264:	d129      	bne.n	800b2ba <_printf_float+0x172>
 800b266:	1cc8      	adds	r0, r1, #3
 800b268:	db02      	blt.n	800b270 <_printf_float+0x128>
 800b26a:	6863      	ldr	r3, [r4, #4]
 800b26c:	4299      	cmp	r1, r3
 800b26e:	dd41      	ble.n	800b2f4 <_printf_float+0x1ac>
 800b270:	f1aa 0a02 	sub.w	sl, sl, #2
 800b274:	fa5f fa8a 	uxtb.w	sl, sl
 800b278:	3901      	subs	r1, #1
 800b27a:	4652      	mov	r2, sl
 800b27c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b280:	9109      	str	r1, [sp, #36]	@ 0x24
 800b282:	f7ff ff26 	bl	800b0d2 <__exponent>
 800b286:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b288:	1813      	adds	r3, r2, r0
 800b28a:	2a01      	cmp	r2, #1
 800b28c:	4681      	mov	r9, r0
 800b28e:	6123      	str	r3, [r4, #16]
 800b290:	dc02      	bgt.n	800b298 <_printf_float+0x150>
 800b292:	6822      	ldr	r2, [r4, #0]
 800b294:	07d2      	lsls	r2, r2, #31
 800b296:	d501      	bpl.n	800b29c <_printf_float+0x154>
 800b298:	3301      	adds	r3, #1
 800b29a:	6123      	str	r3, [r4, #16]
 800b29c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d0a2      	beq.n	800b1ea <_printf_float+0xa2>
 800b2a4:	232d      	movs	r3, #45	@ 0x2d
 800b2a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b2aa:	e79e      	b.n	800b1ea <_printf_float+0xa2>
 800b2ac:	9a06      	ldr	r2, [sp, #24]
 800b2ae:	2a47      	cmp	r2, #71	@ 0x47
 800b2b0:	d1c2      	bne.n	800b238 <_printf_float+0xf0>
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d1c0      	bne.n	800b238 <_printf_float+0xf0>
 800b2b6:	2301      	movs	r3, #1
 800b2b8:	e7bd      	b.n	800b236 <_printf_float+0xee>
 800b2ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b2be:	d9db      	bls.n	800b278 <_printf_float+0x130>
 800b2c0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b2c4:	d118      	bne.n	800b2f8 <_printf_float+0x1b0>
 800b2c6:	2900      	cmp	r1, #0
 800b2c8:	6863      	ldr	r3, [r4, #4]
 800b2ca:	dd0b      	ble.n	800b2e4 <_printf_float+0x19c>
 800b2cc:	6121      	str	r1, [r4, #16]
 800b2ce:	b913      	cbnz	r3, 800b2d6 <_printf_float+0x18e>
 800b2d0:	6822      	ldr	r2, [r4, #0]
 800b2d2:	07d0      	lsls	r0, r2, #31
 800b2d4:	d502      	bpl.n	800b2dc <_printf_float+0x194>
 800b2d6:	3301      	adds	r3, #1
 800b2d8:	440b      	add	r3, r1
 800b2da:	6123      	str	r3, [r4, #16]
 800b2dc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b2de:	f04f 0900 	mov.w	r9, #0
 800b2e2:	e7db      	b.n	800b29c <_printf_float+0x154>
 800b2e4:	b913      	cbnz	r3, 800b2ec <_printf_float+0x1a4>
 800b2e6:	6822      	ldr	r2, [r4, #0]
 800b2e8:	07d2      	lsls	r2, r2, #31
 800b2ea:	d501      	bpl.n	800b2f0 <_printf_float+0x1a8>
 800b2ec:	3302      	adds	r3, #2
 800b2ee:	e7f4      	b.n	800b2da <_printf_float+0x192>
 800b2f0:	2301      	movs	r3, #1
 800b2f2:	e7f2      	b.n	800b2da <_printf_float+0x192>
 800b2f4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b2f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b2fa:	4299      	cmp	r1, r3
 800b2fc:	db05      	blt.n	800b30a <_printf_float+0x1c2>
 800b2fe:	6823      	ldr	r3, [r4, #0]
 800b300:	6121      	str	r1, [r4, #16]
 800b302:	07d8      	lsls	r0, r3, #31
 800b304:	d5ea      	bpl.n	800b2dc <_printf_float+0x194>
 800b306:	1c4b      	adds	r3, r1, #1
 800b308:	e7e7      	b.n	800b2da <_printf_float+0x192>
 800b30a:	2900      	cmp	r1, #0
 800b30c:	bfd4      	ite	le
 800b30e:	f1c1 0202 	rsble	r2, r1, #2
 800b312:	2201      	movgt	r2, #1
 800b314:	4413      	add	r3, r2
 800b316:	e7e0      	b.n	800b2da <_printf_float+0x192>
 800b318:	6823      	ldr	r3, [r4, #0]
 800b31a:	055a      	lsls	r2, r3, #21
 800b31c:	d407      	bmi.n	800b32e <_printf_float+0x1e6>
 800b31e:	6923      	ldr	r3, [r4, #16]
 800b320:	4642      	mov	r2, r8
 800b322:	4631      	mov	r1, r6
 800b324:	4628      	mov	r0, r5
 800b326:	47b8      	blx	r7
 800b328:	3001      	adds	r0, #1
 800b32a:	d12b      	bne.n	800b384 <_printf_float+0x23c>
 800b32c:	e767      	b.n	800b1fe <_printf_float+0xb6>
 800b32e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b332:	f240 80dd 	bls.w	800b4f0 <_printf_float+0x3a8>
 800b336:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b33a:	2200      	movs	r2, #0
 800b33c:	2300      	movs	r3, #0
 800b33e:	f7f5 fbe3 	bl	8000b08 <__aeabi_dcmpeq>
 800b342:	2800      	cmp	r0, #0
 800b344:	d033      	beq.n	800b3ae <_printf_float+0x266>
 800b346:	4a37      	ldr	r2, [pc, #220]	@ (800b424 <_printf_float+0x2dc>)
 800b348:	2301      	movs	r3, #1
 800b34a:	4631      	mov	r1, r6
 800b34c:	4628      	mov	r0, r5
 800b34e:	47b8      	blx	r7
 800b350:	3001      	adds	r0, #1
 800b352:	f43f af54 	beq.w	800b1fe <_printf_float+0xb6>
 800b356:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b35a:	4543      	cmp	r3, r8
 800b35c:	db02      	blt.n	800b364 <_printf_float+0x21c>
 800b35e:	6823      	ldr	r3, [r4, #0]
 800b360:	07d8      	lsls	r0, r3, #31
 800b362:	d50f      	bpl.n	800b384 <_printf_float+0x23c>
 800b364:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b368:	4631      	mov	r1, r6
 800b36a:	4628      	mov	r0, r5
 800b36c:	47b8      	blx	r7
 800b36e:	3001      	adds	r0, #1
 800b370:	f43f af45 	beq.w	800b1fe <_printf_float+0xb6>
 800b374:	f04f 0900 	mov.w	r9, #0
 800b378:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800b37c:	f104 0a1a 	add.w	sl, r4, #26
 800b380:	45c8      	cmp	r8, r9
 800b382:	dc09      	bgt.n	800b398 <_printf_float+0x250>
 800b384:	6823      	ldr	r3, [r4, #0]
 800b386:	079b      	lsls	r3, r3, #30
 800b388:	f100 8103 	bmi.w	800b592 <_printf_float+0x44a>
 800b38c:	68e0      	ldr	r0, [r4, #12]
 800b38e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b390:	4298      	cmp	r0, r3
 800b392:	bfb8      	it	lt
 800b394:	4618      	movlt	r0, r3
 800b396:	e734      	b.n	800b202 <_printf_float+0xba>
 800b398:	2301      	movs	r3, #1
 800b39a:	4652      	mov	r2, sl
 800b39c:	4631      	mov	r1, r6
 800b39e:	4628      	mov	r0, r5
 800b3a0:	47b8      	blx	r7
 800b3a2:	3001      	adds	r0, #1
 800b3a4:	f43f af2b 	beq.w	800b1fe <_printf_float+0xb6>
 800b3a8:	f109 0901 	add.w	r9, r9, #1
 800b3ac:	e7e8      	b.n	800b380 <_printf_float+0x238>
 800b3ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	dc39      	bgt.n	800b428 <_printf_float+0x2e0>
 800b3b4:	4a1b      	ldr	r2, [pc, #108]	@ (800b424 <_printf_float+0x2dc>)
 800b3b6:	2301      	movs	r3, #1
 800b3b8:	4631      	mov	r1, r6
 800b3ba:	4628      	mov	r0, r5
 800b3bc:	47b8      	blx	r7
 800b3be:	3001      	adds	r0, #1
 800b3c0:	f43f af1d 	beq.w	800b1fe <_printf_float+0xb6>
 800b3c4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b3c8:	ea59 0303 	orrs.w	r3, r9, r3
 800b3cc:	d102      	bne.n	800b3d4 <_printf_float+0x28c>
 800b3ce:	6823      	ldr	r3, [r4, #0]
 800b3d0:	07d9      	lsls	r1, r3, #31
 800b3d2:	d5d7      	bpl.n	800b384 <_printf_float+0x23c>
 800b3d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b3d8:	4631      	mov	r1, r6
 800b3da:	4628      	mov	r0, r5
 800b3dc:	47b8      	blx	r7
 800b3de:	3001      	adds	r0, #1
 800b3e0:	f43f af0d 	beq.w	800b1fe <_printf_float+0xb6>
 800b3e4:	f04f 0a00 	mov.w	sl, #0
 800b3e8:	f104 0b1a 	add.w	fp, r4, #26
 800b3ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3ee:	425b      	negs	r3, r3
 800b3f0:	4553      	cmp	r3, sl
 800b3f2:	dc01      	bgt.n	800b3f8 <_printf_float+0x2b0>
 800b3f4:	464b      	mov	r3, r9
 800b3f6:	e793      	b.n	800b320 <_printf_float+0x1d8>
 800b3f8:	2301      	movs	r3, #1
 800b3fa:	465a      	mov	r2, fp
 800b3fc:	4631      	mov	r1, r6
 800b3fe:	4628      	mov	r0, r5
 800b400:	47b8      	blx	r7
 800b402:	3001      	adds	r0, #1
 800b404:	f43f aefb 	beq.w	800b1fe <_printf_float+0xb6>
 800b408:	f10a 0a01 	add.w	sl, sl, #1
 800b40c:	e7ee      	b.n	800b3ec <_printf_float+0x2a4>
 800b40e:	bf00      	nop
 800b410:	7fefffff 	.word	0x7fefffff
 800b414:	0800ec2c 	.word	0x0800ec2c
 800b418:	0800ec28 	.word	0x0800ec28
 800b41c:	0800ec34 	.word	0x0800ec34
 800b420:	0800ec30 	.word	0x0800ec30
 800b424:	0800ec38 	.word	0x0800ec38
 800b428:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b42a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b42e:	4553      	cmp	r3, sl
 800b430:	bfa8      	it	ge
 800b432:	4653      	movge	r3, sl
 800b434:	2b00      	cmp	r3, #0
 800b436:	4699      	mov	r9, r3
 800b438:	dc36      	bgt.n	800b4a8 <_printf_float+0x360>
 800b43a:	f04f 0b00 	mov.w	fp, #0
 800b43e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b442:	f104 021a 	add.w	r2, r4, #26
 800b446:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b448:	9306      	str	r3, [sp, #24]
 800b44a:	eba3 0309 	sub.w	r3, r3, r9
 800b44e:	455b      	cmp	r3, fp
 800b450:	dc31      	bgt.n	800b4b6 <_printf_float+0x36e>
 800b452:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b454:	459a      	cmp	sl, r3
 800b456:	dc3a      	bgt.n	800b4ce <_printf_float+0x386>
 800b458:	6823      	ldr	r3, [r4, #0]
 800b45a:	07da      	lsls	r2, r3, #31
 800b45c:	d437      	bmi.n	800b4ce <_printf_float+0x386>
 800b45e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b460:	ebaa 0903 	sub.w	r9, sl, r3
 800b464:	9b06      	ldr	r3, [sp, #24]
 800b466:	ebaa 0303 	sub.w	r3, sl, r3
 800b46a:	4599      	cmp	r9, r3
 800b46c:	bfa8      	it	ge
 800b46e:	4699      	movge	r9, r3
 800b470:	f1b9 0f00 	cmp.w	r9, #0
 800b474:	dc33      	bgt.n	800b4de <_printf_float+0x396>
 800b476:	f04f 0800 	mov.w	r8, #0
 800b47a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b47e:	f104 0b1a 	add.w	fp, r4, #26
 800b482:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b484:	ebaa 0303 	sub.w	r3, sl, r3
 800b488:	eba3 0309 	sub.w	r3, r3, r9
 800b48c:	4543      	cmp	r3, r8
 800b48e:	f77f af79 	ble.w	800b384 <_printf_float+0x23c>
 800b492:	2301      	movs	r3, #1
 800b494:	465a      	mov	r2, fp
 800b496:	4631      	mov	r1, r6
 800b498:	4628      	mov	r0, r5
 800b49a:	47b8      	blx	r7
 800b49c:	3001      	adds	r0, #1
 800b49e:	f43f aeae 	beq.w	800b1fe <_printf_float+0xb6>
 800b4a2:	f108 0801 	add.w	r8, r8, #1
 800b4a6:	e7ec      	b.n	800b482 <_printf_float+0x33a>
 800b4a8:	4642      	mov	r2, r8
 800b4aa:	4631      	mov	r1, r6
 800b4ac:	4628      	mov	r0, r5
 800b4ae:	47b8      	blx	r7
 800b4b0:	3001      	adds	r0, #1
 800b4b2:	d1c2      	bne.n	800b43a <_printf_float+0x2f2>
 800b4b4:	e6a3      	b.n	800b1fe <_printf_float+0xb6>
 800b4b6:	2301      	movs	r3, #1
 800b4b8:	4631      	mov	r1, r6
 800b4ba:	4628      	mov	r0, r5
 800b4bc:	9206      	str	r2, [sp, #24]
 800b4be:	47b8      	blx	r7
 800b4c0:	3001      	adds	r0, #1
 800b4c2:	f43f ae9c 	beq.w	800b1fe <_printf_float+0xb6>
 800b4c6:	9a06      	ldr	r2, [sp, #24]
 800b4c8:	f10b 0b01 	add.w	fp, fp, #1
 800b4cc:	e7bb      	b.n	800b446 <_printf_float+0x2fe>
 800b4ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b4d2:	4631      	mov	r1, r6
 800b4d4:	4628      	mov	r0, r5
 800b4d6:	47b8      	blx	r7
 800b4d8:	3001      	adds	r0, #1
 800b4da:	d1c0      	bne.n	800b45e <_printf_float+0x316>
 800b4dc:	e68f      	b.n	800b1fe <_printf_float+0xb6>
 800b4de:	9a06      	ldr	r2, [sp, #24]
 800b4e0:	464b      	mov	r3, r9
 800b4e2:	4442      	add	r2, r8
 800b4e4:	4631      	mov	r1, r6
 800b4e6:	4628      	mov	r0, r5
 800b4e8:	47b8      	blx	r7
 800b4ea:	3001      	adds	r0, #1
 800b4ec:	d1c3      	bne.n	800b476 <_printf_float+0x32e>
 800b4ee:	e686      	b.n	800b1fe <_printf_float+0xb6>
 800b4f0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b4f4:	f1ba 0f01 	cmp.w	sl, #1
 800b4f8:	dc01      	bgt.n	800b4fe <_printf_float+0x3b6>
 800b4fa:	07db      	lsls	r3, r3, #31
 800b4fc:	d536      	bpl.n	800b56c <_printf_float+0x424>
 800b4fe:	2301      	movs	r3, #1
 800b500:	4642      	mov	r2, r8
 800b502:	4631      	mov	r1, r6
 800b504:	4628      	mov	r0, r5
 800b506:	47b8      	blx	r7
 800b508:	3001      	adds	r0, #1
 800b50a:	f43f ae78 	beq.w	800b1fe <_printf_float+0xb6>
 800b50e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b512:	4631      	mov	r1, r6
 800b514:	4628      	mov	r0, r5
 800b516:	47b8      	blx	r7
 800b518:	3001      	adds	r0, #1
 800b51a:	f43f ae70 	beq.w	800b1fe <_printf_float+0xb6>
 800b51e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b522:	2200      	movs	r2, #0
 800b524:	2300      	movs	r3, #0
 800b526:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800b52a:	f7f5 faed 	bl	8000b08 <__aeabi_dcmpeq>
 800b52e:	b9c0      	cbnz	r0, 800b562 <_printf_float+0x41a>
 800b530:	4653      	mov	r3, sl
 800b532:	f108 0201 	add.w	r2, r8, #1
 800b536:	4631      	mov	r1, r6
 800b538:	4628      	mov	r0, r5
 800b53a:	47b8      	blx	r7
 800b53c:	3001      	adds	r0, #1
 800b53e:	d10c      	bne.n	800b55a <_printf_float+0x412>
 800b540:	e65d      	b.n	800b1fe <_printf_float+0xb6>
 800b542:	2301      	movs	r3, #1
 800b544:	465a      	mov	r2, fp
 800b546:	4631      	mov	r1, r6
 800b548:	4628      	mov	r0, r5
 800b54a:	47b8      	blx	r7
 800b54c:	3001      	adds	r0, #1
 800b54e:	f43f ae56 	beq.w	800b1fe <_printf_float+0xb6>
 800b552:	f108 0801 	add.w	r8, r8, #1
 800b556:	45d0      	cmp	r8, sl
 800b558:	dbf3      	blt.n	800b542 <_printf_float+0x3fa>
 800b55a:	464b      	mov	r3, r9
 800b55c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b560:	e6df      	b.n	800b322 <_printf_float+0x1da>
 800b562:	f04f 0800 	mov.w	r8, #0
 800b566:	f104 0b1a 	add.w	fp, r4, #26
 800b56a:	e7f4      	b.n	800b556 <_printf_float+0x40e>
 800b56c:	2301      	movs	r3, #1
 800b56e:	4642      	mov	r2, r8
 800b570:	e7e1      	b.n	800b536 <_printf_float+0x3ee>
 800b572:	2301      	movs	r3, #1
 800b574:	464a      	mov	r2, r9
 800b576:	4631      	mov	r1, r6
 800b578:	4628      	mov	r0, r5
 800b57a:	47b8      	blx	r7
 800b57c:	3001      	adds	r0, #1
 800b57e:	f43f ae3e 	beq.w	800b1fe <_printf_float+0xb6>
 800b582:	f108 0801 	add.w	r8, r8, #1
 800b586:	68e3      	ldr	r3, [r4, #12]
 800b588:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b58a:	1a5b      	subs	r3, r3, r1
 800b58c:	4543      	cmp	r3, r8
 800b58e:	dcf0      	bgt.n	800b572 <_printf_float+0x42a>
 800b590:	e6fc      	b.n	800b38c <_printf_float+0x244>
 800b592:	f04f 0800 	mov.w	r8, #0
 800b596:	f104 0919 	add.w	r9, r4, #25
 800b59a:	e7f4      	b.n	800b586 <_printf_float+0x43e>

0800b59c <_printf_common>:
 800b59c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b5a0:	4616      	mov	r6, r2
 800b5a2:	4698      	mov	r8, r3
 800b5a4:	688a      	ldr	r2, [r1, #8]
 800b5a6:	690b      	ldr	r3, [r1, #16]
 800b5a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b5ac:	4293      	cmp	r3, r2
 800b5ae:	bfb8      	it	lt
 800b5b0:	4613      	movlt	r3, r2
 800b5b2:	6033      	str	r3, [r6, #0]
 800b5b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b5b8:	4607      	mov	r7, r0
 800b5ba:	460c      	mov	r4, r1
 800b5bc:	b10a      	cbz	r2, 800b5c2 <_printf_common+0x26>
 800b5be:	3301      	adds	r3, #1
 800b5c0:	6033      	str	r3, [r6, #0]
 800b5c2:	6823      	ldr	r3, [r4, #0]
 800b5c4:	0699      	lsls	r1, r3, #26
 800b5c6:	bf42      	ittt	mi
 800b5c8:	6833      	ldrmi	r3, [r6, #0]
 800b5ca:	3302      	addmi	r3, #2
 800b5cc:	6033      	strmi	r3, [r6, #0]
 800b5ce:	6825      	ldr	r5, [r4, #0]
 800b5d0:	f015 0506 	ands.w	r5, r5, #6
 800b5d4:	d106      	bne.n	800b5e4 <_printf_common+0x48>
 800b5d6:	f104 0a19 	add.w	sl, r4, #25
 800b5da:	68e3      	ldr	r3, [r4, #12]
 800b5dc:	6832      	ldr	r2, [r6, #0]
 800b5de:	1a9b      	subs	r3, r3, r2
 800b5e0:	42ab      	cmp	r3, r5
 800b5e2:	dc26      	bgt.n	800b632 <_printf_common+0x96>
 800b5e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b5e8:	6822      	ldr	r2, [r4, #0]
 800b5ea:	3b00      	subs	r3, #0
 800b5ec:	bf18      	it	ne
 800b5ee:	2301      	movne	r3, #1
 800b5f0:	0692      	lsls	r2, r2, #26
 800b5f2:	d42b      	bmi.n	800b64c <_printf_common+0xb0>
 800b5f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b5f8:	4641      	mov	r1, r8
 800b5fa:	4638      	mov	r0, r7
 800b5fc:	47c8      	blx	r9
 800b5fe:	3001      	adds	r0, #1
 800b600:	d01e      	beq.n	800b640 <_printf_common+0xa4>
 800b602:	6823      	ldr	r3, [r4, #0]
 800b604:	6922      	ldr	r2, [r4, #16]
 800b606:	f003 0306 	and.w	r3, r3, #6
 800b60a:	2b04      	cmp	r3, #4
 800b60c:	bf02      	ittt	eq
 800b60e:	68e5      	ldreq	r5, [r4, #12]
 800b610:	6833      	ldreq	r3, [r6, #0]
 800b612:	1aed      	subeq	r5, r5, r3
 800b614:	68a3      	ldr	r3, [r4, #8]
 800b616:	bf0c      	ite	eq
 800b618:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b61c:	2500      	movne	r5, #0
 800b61e:	4293      	cmp	r3, r2
 800b620:	bfc4      	itt	gt
 800b622:	1a9b      	subgt	r3, r3, r2
 800b624:	18ed      	addgt	r5, r5, r3
 800b626:	2600      	movs	r6, #0
 800b628:	341a      	adds	r4, #26
 800b62a:	42b5      	cmp	r5, r6
 800b62c:	d11a      	bne.n	800b664 <_printf_common+0xc8>
 800b62e:	2000      	movs	r0, #0
 800b630:	e008      	b.n	800b644 <_printf_common+0xa8>
 800b632:	2301      	movs	r3, #1
 800b634:	4652      	mov	r2, sl
 800b636:	4641      	mov	r1, r8
 800b638:	4638      	mov	r0, r7
 800b63a:	47c8      	blx	r9
 800b63c:	3001      	adds	r0, #1
 800b63e:	d103      	bne.n	800b648 <_printf_common+0xac>
 800b640:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b644:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b648:	3501      	adds	r5, #1
 800b64a:	e7c6      	b.n	800b5da <_printf_common+0x3e>
 800b64c:	18e1      	adds	r1, r4, r3
 800b64e:	1c5a      	adds	r2, r3, #1
 800b650:	2030      	movs	r0, #48	@ 0x30
 800b652:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b656:	4422      	add	r2, r4
 800b658:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b65c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b660:	3302      	adds	r3, #2
 800b662:	e7c7      	b.n	800b5f4 <_printf_common+0x58>
 800b664:	2301      	movs	r3, #1
 800b666:	4622      	mov	r2, r4
 800b668:	4641      	mov	r1, r8
 800b66a:	4638      	mov	r0, r7
 800b66c:	47c8      	blx	r9
 800b66e:	3001      	adds	r0, #1
 800b670:	d0e6      	beq.n	800b640 <_printf_common+0xa4>
 800b672:	3601      	adds	r6, #1
 800b674:	e7d9      	b.n	800b62a <_printf_common+0x8e>
	...

0800b678 <_printf_i>:
 800b678:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b67c:	7e0f      	ldrb	r7, [r1, #24]
 800b67e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b680:	2f78      	cmp	r7, #120	@ 0x78
 800b682:	4691      	mov	r9, r2
 800b684:	4680      	mov	r8, r0
 800b686:	460c      	mov	r4, r1
 800b688:	469a      	mov	sl, r3
 800b68a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b68e:	d807      	bhi.n	800b6a0 <_printf_i+0x28>
 800b690:	2f62      	cmp	r7, #98	@ 0x62
 800b692:	d80a      	bhi.n	800b6aa <_printf_i+0x32>
 800b694:	2f00      	cmp	r7, #0
 800b696:	f000 80d1 	beq.w	800b83c <_printf_i+0x1c4>
 800b69a:	2f58      	cmp	r7, #88	@ 0x58
 800b69c:	f000 80b8 	beq.w	800b810 <_printf_i+0x198>
 800b6a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b6a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b6a8:	e03a      	b.n	800b720 <_printf_i+0xa8>
 800b6aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b6ae:	2b15      	cmp	r3, #21
 800b6b0:	d8f6      	bhi.n	800b6a0 <_printf_i+0x28>
 800b6b2:	a101      	add	r1, pc, #4	@ (adr r1, 800b6b8 <_printf_i+0x40>)
 800b6b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b6b8:	0800b711 	.word	0x0800b711
 800b6bc:	0800b725 	.word	0x0800b725
 800b6c0:	0800b6a1 	.word	0x0800b6a1
 800b6c4:	0800b6a1 	.word	0x0800b6a1
 800b6c8:	0800b6a1 	.word	0x0800b6a1
 800b6cc:	0800b6a1 	.word	0x0800b6a1
 800b6d0:	0800b725 	.word	0x0800b725
 800b6d4:	0800b6a1 	.word	0x0800b6a1
 800b6d8:	0800b6a1 	.word	0x0800b6a1
 800b6dc:	0800b6a1 	.word	0x0800b6a1
 800b6e0:	0800b6a1 	.word	0x0800b6a1
 800b6e4:	0800b823 	.word	0x0800b823
 800b6e8:	0800b74f 	.word	0x0800b74f
 800b6ec:	0800b7dd 	.word	0x0800b7dd
 800b6f0:	0800b6a1 	.word	0x0800b6a1
 800b6f4:	0800b6a1 	.word	0x0800b6a1
 800b6f8:	0800b845 	.word	0x0800b845
 800b6fc:	0800b6a1 	.word	0x0800b6a1
 800b700:	0800b74f 	.word	0x0800b74f
 800b704:	0800b6a1 	.word	0x0800b6a1
 800b708:	0800b6a1 	.word	0x0800b6a1
 800b70c:	0800b7e5 	.word	0x0800b7e5
 800b710:	6833      	ldr	r3, [r6, #0]
 800b712:	1d1a      	adds	r2, r3, #4
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	6032      	str	r2, [r6, #0]
 800b718:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b71c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b720:	2301      	movs	r3, #1
 800b722:	e09c      	b.n	800b85e <_printf_i+0x1e6>
 800b724:	6833      	ldr	r3, [r6, #0]
 800b726:	6820      	ldr	r0, [r4, #0]
 800b728:	1d19      	adds	r1, r3, #4
 800b72a:	6031      	str	r1, [r6, #0]
 800b72c:	0606      	lsls	r6, r0, #24
 800b72e:	d501      	bpl.n	800b734 <_printf_i+0xbc>
 800b730:	681d      	ldr	r5, [r3, #0]
 800b732:	e003      	b.n	800b73c <_printf_i+0xc4>
 800b734:	0645      	lsls	r5, r0, #25
 800b736:	d5fb      	bpl.n	800b730 <_printf_i+0xb8>
 800b738:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b73c:	2d00      	cmp	r5, #0
 800b73e:	da03      	bge.n	800b748 <_printf_i+0xd0>
 800b740:	232d      	movs	r3, #45	@ 0x2d
 800b742:	426d      	negs	r5, r5
 800b744:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b748:	4858      	ldr	r0, [pc, #352]	@ (800b8ac <_printf_i+0x234>)
 800b74a:	230a      	movs	r3, #10
 800b74c:	e011      	b.n	800b772 <_printf_i+0xfa>
 800b74e:	6821      	ldr	r1, [r4, #0]
 800b750:	6833      	ldr	r3, [r6, #0]
 800b752:	0608      	lsls	r0, r1, #24
 800b754:	f853 5b04 	ldr.w	r5, [r3], #4
 800b758:	d402      	bmi.n	800b760 <_printf_i+0xe8>
 800b75a:	0649      	lsls	r1, r1, #25
 800b75c:	bf48      	it	mi
 800b75e:	b2ad      	uxthmi	r5, r5
 800b760:	2f6f      	cmp	r7, #111	@ 0x6f
 800b762:	4852      	ldr	r0, [pc, #328]	@ (800b8ac <_printf_i+0x234>)
 800b764:	6033      	str	r3, [r6, #0]
 800b766:	bf14      	ite	ne
 800b768:	230a      	movne	r3, #10
 800b76a:	2308      	moveq	r3, #8
 800b76c:	2100      	movs	r1, #0
 800b76e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b772:	6866      	ldr	r6, [r4, #4]
 800b774:	60a6      	str	r6, [r4, #8]
 800b776:	2e00      	cmp	r6, #0
 800b778:	db05      	blt.n	800b786 <_printf_i+0x10e>
 800b77a:	6821      	ldr	r1, [r4, #0]
 800b77c:	432e      	orrs	r6, r5
 800b77e:	f021 0104 	bic.w	r1, r1, #4
 800b782:	6021      	str	r1, [r4, #0]
 800b784:	d04b      	beq.n	800b81e <_printf_i+0x1a6>
 800b786:	4616      	mov	r6, r2
 800b788:	fbb5 f1f3 	udiv	r1, r5, r3
 800b78c:	fb03 5711 	mls	r7, r3, r1, r5
 800b790:	5dc7      	ldrb	r7, [r0, r7]
 800b792:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b796:	462f      	mov	r7, r5
 800b798:	42bb      	cmp	r3, r7
 800b79a:	460d      	mov	r5, r1
 800b79c:	d9f4      	bls.n	800b788 <_printf_i+0x110>
 800b79e:	2b08      	cmp	r3, #8
 800b7a0:	d10b      	bne.n	800b7ba <_printf_i+0x142>
 800b7a2:	6823      	ldr	r3, [r4, #0]
 800b7a4:	07df      	lsls	r7, r3, #31
 800b7a6:	d508      	bpl.n	800b7ba <_printf_i+0x142>
 800b7a8:	6923      	ldr	r3, [r4, #16]
 800b7aa:	6861      	ldr	r1, [r4, #4]
 800b7ac:	4299      	cmp	r1, r3
 800b7ae:	bfde      	ittt	le
 800b7b0:	2330      	movle	r3, #48	@ 0x30
 800b7b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b7b6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b7ba:	1b92      	subs	r2, r2, r6
 800b7bc:	6122      	str	r2, [r4, #16]
 800b7be:	f8cd a000 	str.w	sl, [sp]
 800b7c2:	464b      	mov	r3, r9
 800b7c4:	aa03      	add	r2, sp, #12
 800b7c6:	4621      	mov	r1, r4
 800b7c8:	4640      	mov	r0, r8
 800b7ca:	f7ff fee7 	bl	800b59c <_printf_common>
 800b7ce:	3001      	adds	r0, #1
 800b7d0:	d14a      	bne.n	800b868 <_printf_i+0x1f0>
 800b7d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b7d6:	b004      	add	sp, #16
 800b7d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7dc:	6823      	ldr	r3, [r4, #0]
 800b7de:	f043 0320 	orr.w	r3, r3, #32
 800b7e2:	6023      	str	r3, [r4, #0]
 800b7e4:	4832      	ldr	r0, [pc, #200]	@ (800b8b0 <_printf_i+0x238>)
 800b7e6:	2778      	movs	r7, #120	@ 0x78
 800b7e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b7ec:	6823      	ldr	r3, [r4, #0]
 800b7ee:	6831      	ldr	r1, [r6, #0]
 800b7f0:	061f      	lsls	r7, r3, #24
 800b7f2:	f851 5b04 	ldr.w	r5, [r1], #4
 800b7f6:	d402      	bmi.n	800b7fe <_printf_i+0x186>
 800b7f8:	065f      	lsls	r7, r3, #25
 800b7fa:	bf48      	it	mi
 800b7fc:	b2ad      	uxthmi	r5, r5
 800b7fe:	6031      	str	r1, [r6, #0]
 800b800:	07d9      	lsls	r1, r3, #31
 800b802:	bf44      	itt	mi
 800b804:	f043 0320 	orrmi.w	r3, r3, #32
 800b808:	6023      	strmi	r3, [r4, #0]
 800b80a:	b11d      	cbz	r5, 800b814 <_printf_i+0x19c>
 800b80c:	2310      	movs	r3, #16
 800b80e:	e7ad      	b.n	800b76c <_printf_i+0xf4>
 800b810:	4826      	ldr	r0, [pc, #152]	@ (800b8ac <_printf_i+0x234>)
 800b812:	e7e9      	b.n	800b7e8 <_printf_i+0x170>
 800b814:	6823      	ldr	r3, [r4, #0]
 800b816:	f023 0320 	bic.w	r3, r3, #32
 800b81a:	6023      	str	r3, [r4, #0]
 800b81c:	e7f6      	b.n	800b80c <_printf_i+0x194>
 800b81e:	4616      	mov	r6, r2
 800b820:	e7bd      	b.n	800b79e <_printf_i+0x126>
 800b822:	6833      	ldr	r3, [r6, #0]
 800b824:	6825      	ldr	r5, [r4, #0]
 800b826:	6961      	ldr	r1, [r4, #20]
 800b828:	1d18      	adds	r0, r3, #4
 800b82a:	6030      	str	r0, [r6, #0]
 800b82c:	062e      	lsls	r6, r5, #24
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	d501      	bpl.n	800b836 <_printf_i+0x1be>
 800b832:	6019      	str	r1, [r3, #0]
 800b834:	e002      	b.n	800b83c <_printf_i+0x1c4>
 800b836:	0668      	lsls	r0, r5, #25
 800b838:	d5fb      	bpl.n	800b832 <_printf_i+0x1ba>
 800b83a:	8019      	strh	r1, [r3, #0]
 800b83c:	2300      	movs	r3, #0
 800b83e:	6123      	str	r3, [r4, #16]
 800b840:	4616      	mov	r6, r2
 800b842:	e7bc      	b.n	800b7be <_printf_i+0x146>
 800b844:	6833      	ldr	r3, [r6, #0]
 800b846:	1d1a      	adds	r2, r3, #4
 800b848:	6032      	str	r2, [r6, #0]
 800b84a:	681e      	ldr	r6, [r3, #0]
 800b84c:	6862      	ldr	r2, [r4, #4]
 800b84e:	2100      	movs	r1, #0
 800b850:	4630      	mov	r0, r6
 800b852:	f7f4 fcdd 	bl	8000210 <memchr>
 800b856:	b108      	cbz	r0, 800b85c <_printf_i+0x1e4>
 800b858:	1b80      	subs	r0, r0, r6
 800b85a:	6060      	str	r0, [r4, #4]
 800b85c:	6863      	ldr	r3, [r4, #4]
 800b85e:	6123      	str	r3, [r4, #16]
 800b860:	2300      	movs	r3, #0
 800b862:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b866:	e7aa      	b.n	800b7be <_printf_i+0x146>
 800b868:	6923      	ldr	r3, [r4, #16]
 800b86a:	4632      	mov	r2, r6
 800b86c:	4649      	mov	r1, r9
 800b86e:	4640      	mov	r0, r8
 800b870:	47d0      	blx	sl
 800b872:	3001      	adds	r0, #1
 800b874:	d0ad      	beq.n	800b7d2 <_printf_i+0x15a>
 800b876:	6823      	ldr	r3, [r4, #0]
 800b878:	079b      	lsls	r3, r3, #30
 800b87a:	d413      	bmi.n	800b8a4 <_printf_i+0x22c>
 800b87c:	68e0      	ldr	r0, [r4, #12]
 800b87e:	9b03      	ldr	r3, [sp, #12]
 800b880:	4298      	cmp	r0, r3
 800b882:	bfb8      	it	lt
 800b884:	4618      	movlt	r0, r3
 800b886:	e7a6      	b.n	800b7d6 <_printf_i+0x15e>
 800b888:	2301      	movs	r3, #1
 800b88a:	4632      	mov	r2, r6
 800b88c:	4649      	mov	r1, r9
 800b88e:	4640      	mov	r0, r8
 800b890:	47d0      	blx	sl
 800b892:	3001      	adds	r0, #1
 800b894:	d09d      	beq.n	800b7d2 <_printf_i+0x15a>
 800b896:	3501      	adds	r5, #1
 800b898:	68e3      	ldr	r3, [r4, #12]
 800b89a:	9903      	ldr	r1, [sp, #12]
 800b89c:	1a5b      	subs	r3, r3, r1
 800b89e:	42ab      	cmp	r3, r5
 800b8a0:	dcf2      	bgt.n	800b888 <_printf_i+0x210>
 800b8a2:	e7eb      	b.n	800b87c <_printf_i+0x204>
 800b8a4:	2500      	movs	r5, #0
 800b8a6:	f104 0619 	add.w	r6, r4, #25
 800b8aa:	e7f5      	b.n	800b898 <_printf_i+0x220>
 800b8ac:	0800ec3a 	.word	0x0800ec3a
 800b8b0:	0800ec4b 	.word	0x0800ec4b

0800b8b4 <std>:
 800b8b4:	2300      	movs	r3, #0
 800b8b6:	b510      	push	{r4, lr}
 800b8b8:	4604      	mov	r4, r0
 800b8ba:	e9c0 3300 	strd	r3, r3, [r0]
 800b8be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b8c2:	6083      	str	r3, [r0, #8]
 800b8c4:	8181      	strh	r1, [r0, #12]
 800b8c6:	6643      	str	r3, [r0, #100]	@ 0x64
 800b8c8:	81c2      	strh	r2, [r0, #14]
 800b8ca:	6183      	str	r3, [r0, #24]
 800b8cc:	4619      	mov	r1, r3
 800b8ce:	2208      	movs	r2, #8
 800b8d0:	305c      	adds	r0, #92	@ 0x5c
 800b8d2:	f000 fa2f 	bl	800bd34 <memset>
 800b8d6:	4b0d      	ldr	r3, [pc, #52]	@ (800b90c <std+0x58>)
 800b8d8:	6263      	str	r3, [r4, #36]	@ 0x24
 800b8da:	4b0d      	ldr	r3, [pc, #52]	@ (800b910 <std+0x5c>)
 800b8dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b8de:	4b0d      	ldr	r3, [pc, #52]	@ (800b914 <std+0x60>)
 800b8e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b8e2:	4b0d      	ldr	r3, [pc, #52]	@ (800b918 <std+0x64>)
 800b8e4:	6323      	str	r3, [r4, #48]	@ 0x30
 800b8e6:	4b0d      	ldr	r3, [pc, #52]	@ (800b91c <std+0x68>)
 800b8e8:	6224      	str	r4, [r4, #32]
 800b8ea:	429c      	cmp	r4, r3
 800b8ec:	d006      	beq.n	800b8fc <std+0x48>
 800b8ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b8f2:	4294      	cmp	r4, r2
 800b8f4:	d002      	beq.n	800b8fc <std+0x48>
 800b8f6:	33d0      	adds	r3, #208	@ 0xd0
 800b8f8:	429c      	cmp	r4, r3
 800b8fa:	d105      	bne.n	800b908 <std+0x54>
 800b8fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b900:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b904:	f000 baf0 	b.w	800bee8 <__retarget_lock_init_recursive>
 800b908:	bd10      	pop	{r4, pc}
 800b90a:	bf00      	nop
 800b90c:	0800bb85 	.word	0x0800bb85
 800b910:	0800bba7 	.word	0x0800bba7
 800b914:	0800bbdf 	.word	0x0800bbdf
 800b918:	0800bc03 	.word	0x0800bc03
 800b91c:	200056f8 	.word	0x200056f8

0800b920 <stdio_exit_handler>:
 800b920:	4a02      	ldr	r2, [pc, #8]	@ (800b92c <stdio_exit_handler+0xc>)
 800b922:	4903      	ldr	r1, [pc, #12]	@ (800b930 <stdio_exit_handler+0x10>)
 800b924:	4803      	ldr	r0, [pc, #12]	@ (800b934 <stdio_exit_handler+0x14>)
 800b926:	f000 b869 	b.w	800b9fc <_fwalk_sglue>
 800b92a:	bf00      	nop
 800b92c:	20000010 	.word	0x20000010
 800b930:	0800daf1 	.word	0x0800daf1
 800b934:	20000020 	.word	0x20000020

0800b938 <cleanup_stdio>:
 800b938:	6841      	ldr	r1, [r0, #4]
 800b93a:	4b0c      	ldr	r3, [pc, #48]	@ (800b96c <cleanup_stdio+0x34>)
 800b93c:	4299      	cmp	r1, r3
 800b93e:	b510      	push	{r4, lr}
 800b940:	4604      	mov	r4, r0
 800b942:	d001      	beq.n	800b948 <cleanup_stdio+0x10>
 800b944:	f002 f8d4 	bl	800daf0 <_fflush_r>
 800b948:	68a1      	ldr	r1, [r4, #8]
 800b94a:	4b09      	ldr	r3, [pc, #36]	@ (800b970 <cleanup_stdio+0x38>)
 800b94c:	4299      	cmp	r1, r3
 800b94e:	d002      	beq.n	800b956 <cleanup_stdio+0x1e>
 800b950:	4620      	mov	r0, r4
 800b952:	f002 f8cd 	bl	800daf0 <_fflush_r>
 800b956:	68e1      	ldr	r1, [r4, #12]
 800b958:	4b06      	ldr	r3, [pc, #24]	@ (800b974 <cleanup_stdio+0x3c>)
 800b95a:	4299      	cmp	r1, r3
 800b95c:	d004      	beq.n	800b968 <cleanup_stdio+0x30>
 800b95e:	4620      	mov	r0, r4
 800b960:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b964:	f002 b8c4 	b.w	800daf0 <_fflush_r>
 800b968:	bd10      	pop	{r4, pc}
 800b96a:	bf00      	nop
 800b96c:	200056f8 	.word	0x200056f8
 800b970:	20005760 	.word	0x20005760
 800b974:	200057c8 	.word	0x200057c8

0800b978 <global_stdio_init.part.0>:
 800b978:	b510      	push	{r4, lr}
 800b97a:	4b0b      	ldr	r3, [pc, #44]	@ (800b9a8 <global_stdio_init.part.0+0x30>)
 800b97c:	4c0b      	ldr	r4, [pc, #44]	@ (800b9ac <global_stdio_init.part.0+0x34>)
 800b97e:	4a0c      	ldr	r2, [pc, #48]	@ (800b9b0 <global_stdio_init.part.0+0x38>)
 800b980:	601a      	str	r2, [r3, #0]
 800b982:	4620      	mov	r0, r4
 800b984:	2200      	movs	r2, #0
 800b986:	2104      	movs	r1, #4
 800b988:	f7ff ff94 	bl	800b8b4 <std>
 800b98c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b990:	2201      	movs	r2, #1
 800b992:	2109      	movs	r1, #9
 800b994:	f7ff ff8e 	bl	800b8b4 <std>
 800b998:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b99c:	2202      	movs	r2, #2
 800b99e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9a2:	2112      	movs	r1, #18
 800b9a4:	f7ff bf86 	b.w	800b8b4 <std>
 800b9a8:	20005830 	.word	0x20005830
 800b9ac:	200056f8 	.word	0x200056f8
 800b9b0:	0800b921 	.word	0x0800b921

0800b9b4 <__sfp_lock_acquire>:
 800b9b4:	4801      	ldr	r0, [pc, #4]	@ (800b9bc <__sfp_lock_acquire+0x8>)
 800b9b6:	f000 ba98 	b.w	800beea <__retarget_lock_acquire_recursive>
 800b9ba:	bf00      	nop
 800b9bc:	20005839 	.word	0x20005839

0800b9c0 <__sfp_lock_release>:
 800b9c0:	4801      	ldr	r0, [pc, #4]	@ (800b9c8 <__sfp_lock_release+0x8>)
 800b9c2:	f000 ba93 	b.w	800beec <__retarget_lock_release_recursive>
 800b9c6:	bf00      	nop
 800b9c8:	20005839 	.word	0x20005839

0800b9cc <__sinit>:
 800b9cc:	b510      	push	{r4, lr}
 800b9ce:	4604      	mov	r4, r0
 800b9d0:	f7ff fff0 	bl	800b9b4 <__sfp_lock_acquire>
 800b9d4:	6a23      	ldr	r3, [r4, #32]
 800b9d6:	b11b      	cbz	r3, 800b9e0 <__sinit+0x14>
 800b9d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9dc:	f7ff bff0 	b.w	800b9c0 <__sfp_lock_release>
 800b9e0:	4b04      	ldr	r3, [pc, #16]	@ (800b9f4 <__sinit+0x28>)
 800b9e2:	6223      	str	r3, [r4, #32]
 800b9e4:	4b04      	ldr	r3, [pc, #16]	@ (800b9f8 <__sinit+0x2c>)
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d1f5      	bne.n	800b9d8 <__sinit+0xc>
 800b9ec:	f7ff ffc4 	bl	800b978 <global_stdio_init.part.0>
 800b9f0:	e7f2      	b.n	800b9d8 <__sinit+0xc>
 800b9f2:	bf00      	nop
 800b9f4:	0800b939 	.word	0x0800b939
 800b9f8:	20005830 	.word	0x20005830

0800b9fc <_fwalk_sglue>:
 800b9fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba00:	4607      	mov	r7, r0
 800ba02:	4688      	mov	r8, r1
 800ba04:	4614      	mov	r4, r2
 800ba06:	2600      	movs	r6, #0
 800ba08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ba0c:	f1b9 0901 	subs.w	r9, r9, #1
 800ba10:	d505      	bpl.n	800ba1e <_fwalk_sglue+0x22>
 800ba12:	6824      	ldr	r4, [r4, #0]
 800ba14:	2c00      	cmp	r4, #0
 800ba16:	d1f7      	bne.n	800ba08 <_fwalk_sglue+0xc>
 800ba18:	4630      	mov	r0, r6
 800ba1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba1e:	89ab      	ldrh	r3, [r5, #12]
 800ba20:	2b01      	cmp	r3, #1
 800ba22:	d907      	bls.n	800ba34 <_fwalk_sglue+0x38>
 800ba24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ba28:	3301      	adds	r3, #1
 800ba2a:	d003      	beq.n	800ba34 <_fwalk_sglue+0x38>
 800ba2c:	4629      	mov	r1, r5
 800ba2e:	4638      	mov	r0, r7
 800ba30:	47c0      	blx	r8
 800ba32:	4306      	orrs	r6, r0
 800ba34:	3568      	adds	r5, #104	@ 0x68
 800ba36:	e7e9      	b.n	800ba0c <_fwalk_sglue+0x10>

0800ba38 <iprintf>:
 800ba38:	b40f      	push	{r0, r1, r2, r3}
 800ba3a:	b507      	push	{r0, r1, r2, lr}
 800ba3c:	4906      	ldr	r1, [pc, #24]	@ (800ba58 <iprintf+0x20>)
 800ba3e:	ab04      	add	r3, sp, #16
 800ba40:	6808      	ldr	r0, [r1, #0]
 800ba42:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba46:	6881      	ldr	r1, [r0, #8]
 800ba48:	9301      	str	r3, [sp, #4]
 800ba4a:	f001 feb5 	bl	800d7b8 <_vfiprintf_r>
 800ba4e:	b003      	add	sp, #12
 800ba50:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba54:	b004      	add	sp, #16
 800ba56:	4770      	bx	lr
 800ba58:	2000001c 	.word	0x2000001c

0800ba5c <_puts_r>:
 800ba5c:	6a03      	ldr	r3, [r0, #32]
 800ba5e:	b570      	push	{r4, r5, r6, lr}
 800ba60:	6884      	ldr	r4, [r0, #8]
 800ba62:	4605      	mov	r5, r0
 800ba64:	460e      	mov	r6, r1
 800ba66:	b90b      	cbnz	r3, 800ba6c <_puts_r+0x10>
 800ba68:	f7ff ffb0 	bl	800b9cc <__sinit>
 800ba6c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ba6e:	07db      	lsls	r3, r3, #31
 800ba70:	d405      	bmi.n	800ba7e <_puts_r+0x22>
 800ba72:	89a3      	ldrh	r3, [r4, #12]
 800ba74:	0598      	lsls	r0, r3, #22
 800ba76:	d402      	bmi.n	800ba7e <_puts_r+0x22>
 800ba78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ba7a:	f000 fa36 	bl	800beea <__retarget_lock_acquire_recursive>
 800ba7e:	89a3      	ldrh	r3, [r4, #12]
 800ba80:	0719      	lsls	r1, r3, #28
 800ba82:	d502      	bpl.n	800ba8a <_puts_r+0x2e>
 800ba84:	6923      	ldr	r3, [r4, #16]
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d135      	bne.n	800baf6 <_puts_r+0x9a>
 800ba8a:	4621      	mov	r1, r4
 800ba8c:	4628      	mov	r0, r5
 800ba8e:	f000 f8fb 	bl	800bc88 <__swsetup_r>
 800ba92:	b380      	cbz	r0, 800baf6 <_puts_r+0x9a>
 800ba94:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800ba98:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ba9a:	07da      	lsls	r2, r3, #31
 800ba9c:	d405      	bmi.n	800baaa <_puts_r+0x4e>
 800ba9e:	89a3      	ldrh	r3, [r4, #12]
 800baa0:	059b      	lsls	r3, r3, #22
 800baa2:	d402      	bmi.n	800baaa <_puts_r+0x4e>
 800baa4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800baa6:	f000 fa21 	bl	800beec <__retarget_lock_release_recursive>
 800baaa:	4628      	mov	r0, r5
 800baac:	bd70      	pop	{r4, r5, r6, pc}
 800baae:	2b00      	cmp	r3, #0
 800bab0:	da04      	bge.n	800babc <_puts_r+0x60>
 800bab2:	69a2      	ldr	r2, [r4, #24]
 800bab4:	429a      	cmp	r2, r3
 800bab6:	dc17      	bgt.n	800bae8 <_puts_r+0x8c>
 800bab8:	290a      	cmp	r1, #10
 800baba:	d015      	beq.n	800bae8 <_puts_r+0x8c>
 800babc:	6823      	ldr	r3, [r4, #0]
 800babe:	1c5a      	adds	r2, r3, #1
 800bac0:	6022      	str	r2, [r4, #0]
 800bac2:	7019      	strb	r1, [r3, #0]
 800bac4:	68a3      	ldr	r3, [r4, #8]
 800bac6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800baca:	3b01      	subs	r3, #1
 800bacc:	60a3      	str	r3, [r4, #8]
 800bace:	2900      	cmp	r1, #0
 800bad0:	d1ed      	bne.n	800baae <_puts_r+0x52>
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	da11      	bge.n	800bafa <_puts_r+0x9e>
 800bad6:	4622      	mov	r2, r4
 800bad8:	210a      	movs	r1, #10
 800bada:	4628      	mov	r0, r5
 800badc:	f000 f895 	bl	800bc0a <__swbuf_r>
 800bae0:	3001      	adds	r0, #1
 800bae2:	d0d7      	beq.n	800ba94 <_puts_r+0x38>
 800bae4:	250a      	movs	r5, #10
 800bae6:	e7d7      	b.n	800ba98 <_puts_r+0x3c>
 800bae8:	4622      	mov	r2, r4
 800baea:	4628      	mov	r0, r5
 800baec:	f000 f88d 	bl	800bc0a <__swbuf_r>
 800baf0:	3001      	adds	r0, #1
 800baf2:	d1e7      	bne.n	800bac4 <_puts_r+0x68>
 800baf4:	e7ce      	b.n	800ba94 <_puts_r+0x38>
 800baf6:	3e01      	subs	r6, #1
 800baf8:	e7e4      	b.n	800bac4 <_puts_r+0x68>
 800bafa:	6823      	ldr	r3, [r4, #0]
 800bafc:	1c5a      	adds	r2, r3, #1
 800bafe:	6022      	str	r2, [r4, #0]
 800bb00:	220a      	movs	r2, #10
 800bb02:	701a      	strb	r2, [r3, #0]
 800bb04:	e7ee      	b.n	800bae4 <_puts_r+0x88>
	...

0800bb08 <puts>:
 800bb08:	4b02      	ldr	r3, [pc, #8]	@ (800bb14 <puts+0xc>)
 800bb0a:	4601      	mov	r1, r0
 800bb0c:	6818      	ldr	r0, [r3, #0]
 800bb0e:	f7ff bfa5 	b.w	800ba5c <_puts_r>
 800bb12:	bf00      	nop
 800bb14:	2000001c 	.word	0x2000001c

0800bb18 <sniprintf>:
 800bb18:	b40c      	push	{r2, r3}
 800bb1a:	b530      	push	{r4, r5, lr}
 800bb1c:	4b18      	ldr	r3, [pc, #96]	@ (800bb80 <sniprintf+0x68>)
 800bb1e:	1e0c      	subs	r4, r1, #0
 800bb20:	681d      	ldr	r5, [r3, #0]
 800bb22:	b09d      	sub	sp, #116	@ 0x74
 800bb24:	da08      	bge.n	800bb38 <sniprintf+0x20>
 800bb26:	238b      	movs	r3, #139	@ 0x8b
 800bb28:	602b      	str	r3, [r5, #0]
 800bb2a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bb2e:	b01d      	add	sp, #116	@ 0x74
 800bb30:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bb34:	b002      	add	sp, #8
 800bb36:	4770      	bx	lr
 800bb38:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800bb3c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800bb40:	f04f 0300 	mov.w	r3, #0
 800bb44:	931b      	str	r3, [sp, #108]	@ 0x6c
 800bb46:	bf14      	ite	ne
 800bb48:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800bb4c:	4623      	moveq	r3, r4
 800bb4e:	9304      	str	r3, [sp, #16]
 800bb50:	9307      	str	r3, [sp, #28]
 800bb52:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800bb56:	9002      	str	r0, [sp, #8]
 800bb58:	9006      	str	r0, [sp, #24]
 800bb5a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800bb5e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800bb60:	ab21      	add	r3, sp, #132	@ 0x84
 800bb62:	a902      	add	r1, sp, #8
 800bb64:	4628      	mov	r0, r5
 800bb66:	9301      	str	r3, [sp, #4]
 800bb68:	f001 fd00 	bl	800d56c <_svfiprintf_r>
 800bb6c:	1c43      	adds	r3, r0, #1
 800bb6e:	bfbc      	itt	lt
 800bb70:	238b      	movlt	r3, #139	@ 0x8b
 800bb72:	602b      	strlt	r3, [r5, #0]
 800bb74:	2c00      	cmp	r4, #0
 800bb76:	d0da      	beq.n	800bb2e <sniprintf+0x16>
 800bb78:	9b02      	ldr	r3, [sp, #8]
 800bb7a:	2200      	movs	r2, #0
 800bb7c:	701a      	strb	r2, [r3, #0]
 800bb7e:	e7d6      	b.n	800bb2e <sniprintf+0x16>
 800bb80:	2000001c 	.word	0x2000001c

0800bb84 <__sread>:
 800bb84:	b510      	push	{r4, lr}
 800bb86:	460c      	mov	r4, r1
 800bb88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb8c:	f000 f95e 	bl	800be4c <_read_r>
 800bb90:	2800      	cmp	r0, #0
 800bb92:	bfab      	itete	ge
 800bb94:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bb96:	89a3      	ldrhlt	r3, [r4, #12]
 800bb98:	181b      	addge	r3, r3, r0
 800bb9a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bb9e:	bfac      	ite	ge
 800bba0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bba2:	81a3      	strhlt	r3, [r4, #12]
 800bba4:	bd10      	pop	{r4, pc}

0800bba6 <__swrite>:
 800bba6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbaa:	461f      	mov	r7, r3
 800bbac:	898b      	ldrh	r3, [r1, #12]
 800bbae:	05db      	lsls	r3, r3, #23
 800bbb0:	4605      	mov	r5, r0
 800bbb2:	460c      	mov	r4, r1
 800bbb4:	4616      	mov	r6, r2
 800bbb6:	d505      	bpl.n	800bbc4 <__swrite+0x1e>
 800bbb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbbc:	2302      	movs	r3, #2
 800bbbe:	2200      	movs	r2, #0
 800bbc0:	f000 f932 	bl	800be28 <_lseek_r>
 800bbc4:	89a3      	ldrh	r3, [r4, #12]
 800bbc6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bbca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bbce:	81a3      	strh	r3, [r4, #12]
 800bbd0:	4632      	mov	r2, r6
 800bbd2:	463b      	mov	r3, r7
 800bbd4:	4628      	mov	r0, r5
 800bbd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bbda:	f000 b949 	b.w	800be70 <_write_r>

0800bbde <__sseek>:
 800bbde:	b510      	push	{r4, lr}
 800bbe0:	460c      	mov	r4, r1
 800bbe2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbe6:	f000 f91f 	bl	800be28 <_lseek_r>
 800bbea:	1c43      	adds	r3, r0, #1
 800bbec:	89a3      	ldrh	r3, [r4, #12]
 800bbee:	bf15      	itete	ne
 800bbf0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bbf2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bbf6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bbfa:	81a3      	strheq	r3, [r4, #12]
 800bbfc:	bf18      	it	ne
 800bbfe:	81a3      	strhne	r3, [r4, #12]
 800bc00:	bd10      	pop	{r4, pc}

0800bc02 <__sclose>:
 800bc02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc06:	f000 b8a1 	b.w	800bd4c <_close_r>

0800bc0a <__swbuf_r>:
 800bc0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc0c:	460e      	mov	r6, r1
 800bc0e:	4614      	mov	r4, r2
 800bc10:	4605      	mov	r5, r0
 800bc12:	b118      	cbz	r0, 800bc1c <__swbuf_r+0x12>
 800bc14:	6a03      	ldr	r3, [r0, #32]
 800bc16:	b90b      	cbnz	r3, 800bc1c <__swbuf_r+0x12>
 800bc18:	f7ff fed8 	bl	800b9cc <__sinit>
 800bc1c:	69a3      	ldr	r3, [r4, #24]
 800bc1e:	60a3      	str	r3, [r4, #8]
 800bc20:	89a3      	ldrh	r3, [r4, #12]
 800bc22:	071a      	lsls	r2, r3, #28
 800bc24:	d501      	bpl.n	800bc2a <__swbuf_r+0x20>
 800bc26:	6923      	ldr	r3, [r4, #16]
 800bc28:	b943      	cbnz	r3, 800bc3c <__swbuf_r+0x32>
 800bc2a:	4621      	mov	r1, r4
 800bc2c:	4628      	mov	r0, r5
 800bc2e:	f000 f82b 	bl	800bc88 <__swsetup_r>
 800bc32:	b118      	cbz	r0, 800bc3c <__swbuf_r+0x32>
 800bc34:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800bc38:	4638      	mov	r0, r7
 800bc3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc3c:	6823      	ldr	r3, [r4, #0]
 800bc3e:	6922      	ldr	r2, [r4, #16]
 800bc40:	1a98      	subs	r0, r3, r2
 800bc42:	6963      	ldr	r3, [r4, #20]
 800bc44:	b2f6      	uxtb	r6, r6
 800bc46:	4283      	cmp	r3, r0
 800bc48:	4637      	mov	r7, r6
 800bc4a:	dc05      	bgt.n	800bc58 <__swbuf_r+0x4e>
 800bc4c:	4621      	mov	r1, r4
 800bc4e:	4628      	mov	r0, r5
 800bc50:	f001 ff4e 	bl	800daf0 <_fflush_r>
 800bc54:	2800      	cmp	r0, #0
 800bc56:	d1ed      	bne.n	800bc34 <__swbuf_r+0x2a>
 800bc58:	68a3      	ldr	r3, [r4, #8]
 800bc5a:	3b01      	subs	r3, #1
 800bc5c:	60a3      	str	r3, [r4, #8]
 800bc5e:	6823      	ldr	r3, [r4, #0]
 800bc60:	1c5a      	adds	r2, r3, #1
 800bc62:	6022      	str	r2, [r4, #0]
 800bc64:	701e      	strb	r6, [r3, #0]
 800bc66:	6962      	ldr	r2, [r4, #20]
 800bc68:	1c43      	adds	r3, r0, #1
 800bc6a:	429a      	cmp	r2, r3
 800bc6c:	d004      	beq.n	800bc78 <__swbuf_r+0x6e>
 800bc6e:	89a3      	ldrh	r3, [r4, #12]
 800bc70:	07db      	lsls	r3, r3, #31
 800bc72:	d5e1      	bpl.n	800bc38 <__swbuf_r+0x2e>
 800bc74:	2e0a      	cmp	r6, #10
 800bc76:	d1df      	bne.n	800bc38 <__swbuf_r+0x2e>
 800bc78:	4621      	mov	r1, r4
 800bc7a:	4628      	mov	r0, r5
 800bc7c:	f001 ff38 	bl	800daf0 <_fflush_r>
 800bc80:	2800      	cmp	r0, #0
 800bc82:	d0d9      	beq.n	800bc38 <__swbuf_r+0x2e>
 800bc84:	e7d6      	b.n	800bc34 <__swbuf_r+0x2a>
	...

0800bc88 <__swsetup_r>:
 800bc88:	b538      	push	{r3, r4, r5, lr}
 800bc8a:	4b29      	ldr	r3, [pc, #164]	@ (800bd30 <__swsetup_r+0xa8>)
 800bc8c:	4605      	mov	r5, r0
 800bc8e:	6818      	ldr	r0, [r3, #0]
 800bc90:	460c      	mov	r4, r1
 800bc92:	b118      	cbz	r0, 800bc9c <__swsetup_r+0x14>
 800bc94:	6a03      	ldr	r3, [r0, #32]
 800bc96:	b90b      	cbnz	r3, 800bc9c <__swsetup_r+0x14>
 800bc98:	f7ff fe98 	bl	800b9cc <__sinit>
 800bc9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bca0:	0719      	lsls	r1, r3, #28
 800bca2:	d422      	bmi.n	800bcea <__swsetup_r+0x62>
 800bca4:	06da      	lsls	r2, r3, #27
 800bca6:	d407      	bmi.n	800bcb8 <__swsetup_r+0x30>
 800bca8:	2209      	movs	r2, #9
 800bcaa:	602a      	str	r2, [r5, #0]
 800bcac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bcb0:	81a3      	strh	r3, [r4, #12]
 800bcb2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bcb6:	e033      	b.n	800bd20 <__swsetup_r+0x98>
 800bcb8:	0758      	lsls	r0, r3, #29
 800bcba:	d512      	bpl.n	800bce2 <__swsetup_r+0x5a>
 800bcbc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bcbe:	b141      	cbz	r1, 800bcd2 <__swsetup_r+0x4a>
 800bcc0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bcc4:	4299      	cmp	r1, r3
 800bcc6:	d002      	beq.n	800bcce <__swsetup_r+0x46>
 800bcc8:	4628      	mov	r0, r5
 800bcca:	f000 ff79 	bl	800cbc0 <_free_r>
 800bcce:	2300      	movs	r3, #0
 800bcd0:	6363      	str	r3, [r4, #52]	@ 0x34
 800bcd2:	89a3      	ldrh	r3, [r4, #12]
 800bcd4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bcd8:	81a3      	strh	r3, [r4, #12]
 800bcda:	2300      	movs	r3, #0
 800bcdc:	6063      	str	r3, [r4, #4]
 800bcde:	6923      	ldr	r3, [r4, #16]
 800bce0:	6023      	str	r3, [r4, #0]
 800bce2:	89a3      	ldrh	r3, [r4, #12]
 800bce4:	f043 0308 	orr.w	r3, r3, #8
 800bce8:	81a3      	strh	r3, [r4, #12]
 800bcea:	6923      	ldr	r3, [r4, #16]
 800bcec:	b94b      	cbnz	r3, 800bd02 <__swsetup_r+0x7a>
 800bcee:	89a3      	ldrh	r3, [r4, #12]
 800bcf0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bcf4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bcf8:	d003      	beq.n	800bd02 <__swsetup_r+0x7a>
 800bcfa:	4621      	mov	r1, r4
 800bcfc:	4628      	mov	r0, r5
 800bcfe:	f001 ff45 	bl	800db8c <__smakebuf_r>
 800bd02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd06:	f013 0201 	ands.w	r2, r3, #1
 800bd0a:	d00a      	beq.n	800bd22 <__swsetup_r+0x9a>
 800bd0c:	2200      	movs	r2, #0
 800bd0e:	60a2      	str	r2, [r4, #8]
 800bd10:	6962      	ldr	r2, [r4, #20]
 800bd12:	4252      	negs	r2, r2
 800bd14:	61a2      	str	r2, [r4, #24]
 800bd16:	6922      	ldr	r2, [r4, #16]
 800bd18:	b942      	cbnz	r2, 800bd2c <__swsetup_r+0xa4>
 800bd1a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bd1e:	d1c5      	bne.n	800bcac <__swsetup_r+0x24>
 800bd20:	bd38      	pop	{r3, r4, r5, pc}
 800bd22:	0799      	lsls	r1, r3, #30
 800bd24:	bf58      	it	pl
 800bd26:	6962      	ldrpl	r2, [r4, #20]
 800bd28:	60a2      	str	r2, [r4, #8]
 800bd2a:	e7f4      	b.n	800bd16 <__swsetup_r+0x8e>
 800bd2c:	2000      	movs	r0, #0
 800bd2e:	e7f7      	b.n	800bd20 <__swsetup_r+0x98>
 800bd30:	2000001c 	.word	0x2000001c

0800bd34 <memset>:
 800bd34:	4402      	add	r2, r0
 800bd36:	4603      	mov	r3, r0
 800bd38:	4293      	cmp	r3, r2
 800bd3a:	d100      	bne.n	800bd3e <memset+0xa>
 800bd3c:	4770      	bx	lr
 800bd3e:	f803 1b01 	strb.w	r1, [r3], #1
 800bd42:	e7f9      	b.n	800bd38 <memset+0x4>

0800bd44 <_localeconv_r>:
 800bd44:	4800      	ldr	r0, [pc, #0]	@ (800bd48 <_localeconv_r+0x4>)
 800bd46:	4770      	bx	lr
 800bd48:	2000015c 	.word	0x2000015c

0800bd4c <_close_r>:
 800bd4c:	b538      	push	{r3, r4, r5, lr}
 800bd4e:	4d06      	ldr	r5, [pc, #24]	@ (800bd68 <_close_r+0x1c>)
 800bd50:	2300      	movs	r3, #0
 800bd52:	4604      	mov	r4, r0
 800bd54:	4608      	mov	r0, r1
 800bd56:	602b      	str	r3, [r5, #0]
 800bd58:	f7f6 f934 	bl	8001fc4 <_close>
 800bd5c:	1c43      	adds	r3, r0, #1
 800bd5e:	d102      	bne.n	800bd66 <_close_r+0x1a>
 800bd60:	682b      	ldr	r3, [r5, #0]
 800bd62:	b103      	cbz	r3, 800bd66 <_close_r+0x1a>
 800bd64:	6023      	str	r3, [r4, #0]
 800bd66:	bd38      	pop	{r3, r4, r5, pc}
 800bd68:	20005834 	.word	0x20005834

0800bd6c <_reclaim_reent>:
 800bd6c:	4b2d      	ldr	r3, [pc, #180]	@ (800be24 <_reclaim_reent+0xb8>)
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	4283      	cmp	r3, r0
 800bd72:	b570      	push	{r4, r5, r6, lr}
 800bd74:	4604      	mov	r4, r0
 800bd76:	d053      	beq.n	800be20 <_reclaim_reent+0xb4>
 800bd78:	69c3      	ldr	r3, [r0, #28]
 800bd7a:	b31b      	cbz	r3, 800bdc4 <_reclaim_reent+0x58>
 800bd7c:	68db      	ldr	r3, [r3, #12]
 800bd7e:	b163      	cbz	r3, 800bd9a <_reclaim_reent+0x2e>
 800bd80:	2500      	movs	r5, #0
 800bd82:	69e3      	ldr	r3, [r4, #28]
 800bd84:	68db      	ldr	r3, [r3, #12]
 800bd86:	5959      	ldr	r1, [r3, r5]
 800bd88:	b9b1      	cbnz	r1, 800bdb8 <_reclaim_reent+0x4c>
 800bd8a:	3504      	adds	r5, #4
 800bd8c:	2d80      	cmp	r5, #128	@ 0x80
 800bd8e:	d1f8      	bne.n	800bd82 <_reclaim_reent+0x16>
 800bd90:	69e3      	ldr	r3, [r4, #28]
 800bd92:	4620      	mov	r0, r4
 800bd94:	68d9      	ldr	r1, [r3, #12]
 800bd96:	f000 ff13 	bl	800cbc0 <_free_r>
 800bd9a:	69e3      	ldr	r3, [r4, #28]
 800bd9c:	6819      	ldr	r1, [r3, #0]
 800bd9e:	b111      	cbz	r1, 800bda6 <_reclaim_reent+0x3a>
 800bda0:	4620      	mov	r0, r4
 800bda2:	f000 ff0d 	bl	800cbc0 <_free_r>
 800bda6:	69e3      	ldr	r3, [r4, #28]
 800bda8:	689d      	ldr	r5, [r3, #8]
 800bdaa:	b15d      	cbz	r5, 800bdc4 <_reclaim_reent+0x58>
 800bdac:	4629      	mov	r1, r5
 800bdae:	4620      	mov	r0, r4
 800bdb0:	682d      	ldr	r5, [r5, #0]
 800bdb2:	f000 ff05 	bl	800cbc0 <_free_r>
 800bdb6:	e7f8      	b.n	800bdaa <_reclaim_reent+0x3e>
 800bdb8:	680e      	ldr	r6, [r1, #0]
 800bdba:	4620      	mov	r0, r4
 800bdbc:	f000 ff00 	bl	800cbc0 <_free_r>
 800bdc0:	4631      	mov	r1, r6
 800bdc2:	e7e1      	b.n	800bd88 <_reclaim_reent+0x1c>
 800bdc4:	6961      	ldr	r1, [r4, #20]
 800bdc6:	b111      	cbz	r1, 800bdce <_reclaim_reent+0x62>
 800bdc8:	4620      	mov	r0, r4
 800bdca:	f000 fef9 	bl	800cbc0 <_free_r>
 800bdce:	69e1      	ldr	r1, [r4, #28]
 800bdd0:	b111      	cbz	r1, 800bdd8 <_reclaim_reent+0x6c>
 800bdd2:	4620      	mov	r0, r4
 800bdd4:	f000 fef4 	bl	800cbc0 <_free_r>
 800bdd8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800bdda:	b111      	cbz	r1, 800bde2 <_reclaim_reent+0x76>
 800bddc:	4620      	mov	r0, r4
 800bdde:	f000 feef 	bl	800cbc0 <_free_r>
 800bde2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bde4:	b111      	cbz	r1, 800bdec <_reclaim_reent+0x80>
 800bde6:	4620      	mov	r0, r4
 800bde8:	f000 feea 	bl	800cbc0 <_free_r>
 800bdec:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800bdee:	b111      	cbz	r1, 800bdf6 <_reclaim_reent+0x8a>
 800bdf0:	4620      	mov	r0, r4
 800bdf2:	f000 fee5 	bl	800cbc0 <_free_r>
 800bdf6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800bdf8:	b111      	cbz	r1, 800be00 <_reclaim_reent+0x94>
 800bdfa:	4620      	mov	r0, r4
 800bdfc:	f000 fee0 	bl	800cbc0 <_free_r>
 800be00:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800be02:	b111      	cbz	r1, 800be0a <_reclaim_reent+0x9e>
 800be04:	4620      	mov	r0, r4
 800be06:	f000 fedb 	bl	800cbc0 <_free_r>
 800be0a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800be0c:	b111      	cbz	r1, 800be14 <_reclaim_reent+0xa8>
 800be0e:	4620      	mov	r0, r4
 800be10:	f000 fed6 	bl	800cbc0 <_free_r>
 800be14:	6a23      	ldr	r3, [r4, #32]
 800be16:	b11b      	cbz	r3, 800be20 <_reclaim_reent+0xb4>
 800be18:	4620      	mov	r0, r4
 800be1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800be1e:	4718      	bx	r3
 800be20:	bd70      	pop	{r4, r5, r6, pc}
 800be22:	bf00      	nop
 800be24:	2000001c 	.word	0x2000001c

0800be28 <_lseek_r>:
 800be28:	b538      	push	{r3, r4, r5, lr}
 800be2a:	4d07      	ldr	r5, [pc, #28]	@ (800be48 <_lseek_r+0x20>)
 800be2c:	4604      	mov	r4, r0
 800be2e:	4608      	mov	r0, r1
 800be30:	4611      	mov	r1, r2
 800be32:	2200      	movs	r2, #0
 800be34:	602a      	str	r2, [r5, #0]
 800be36:	461a      	mov	r2, r3
 800be38:	f7f6 f8eb 	bl	8002012 <_lseek>
 800be3c:	1c43      	adds	r3, r0, #1
 800be3e:	d102      	bne.n	800be46 <_lseek_r+0x1e>
 800be40:	682b      	ldr	r3, [r5, #0]
 800be42:	b103      	cbz	r3, 800be46 <_lseek_r+0x1e>
 800be44:	6023      	str	r3, [r4, #0]
 800be46:	bd38      	pop	{r3, r4, r5, pc}
 800be48:	20005834 	.word	0x20005834

0800be4c <_read_r>:
 800be4c:	b538      	push	{r3, r4, r5, lr}
 800be4e:	4d07      	ldr	r5, [pc, #28]	@ (800be6c <_read_r+0x20>)
 800be50:	4604      	mov	r4, r0
 800be52:	4608      	mov	r0, r1
 800be54:	4611      	mov	r1, r2
 800be56:	2200      	movs	r2, #0
 800be58:	602a      	str	r2, [r5, #0]
 800be5a:	461a      	mov	r2, r3
 800be5c:	f7f6 f879 	bl	8001f52 <_read>
 800be60:	1c43      	adds	r3, r0, #1
 800be62:	d102      	bne.n	800be6a <_read_r+0x1e>
 800be64:	682b      	ldr	r3, [r5, #0]
 800be66:	b103      	cbz	r3, 800be6a <_read_r+0x1e>
 800be68:	6023      	str	r3, [r4, #0]
 800be6a:	bd38      	pop	{r3, r4, r5, pc}
 800be6c:	20005834 	.word	0x20005834

0800be70 <_write_r>:
 800be70:	b538      	push	{r3, r4, r5, lr}
 800be72:	4d07      	ldr	r5, [pc, #28]	@ (800be90 <_write_r+0x20>)
 800be74:	4604      	mov	r4, r0
 800be76:	4608      	mov	r0, r1
 800be78:	4611      	mov	r1, r2
 800be7a:	2200      	movs	r2, #0
 800be7c:	602a      	str	r2, [r5, #0]
 800be7e:	461a      	mov	r2, r3
 800be80:	f7f6 f884 	bl	8001f8c <_write>
 800be84:	1c43      	adds	r3, r0, #1
 800be86:	d102      	bne.n	800be8e <_write_r+0x1e>
 800be88:	682b      	ldr	r3, [r5, #0]
 800be8a:	b103      	cbz	r3, 800be8e <_write_r+0x1e>
 800be8c:	6023      	str	r3, [r4, #0]
 800be8e:	bd38      	pop	{r3, r4, r5, pc}
 800be90:	20005834 	.word	0x20005834

0800be94 <__errno>:
 800be94:	4b01      	ldr	r3, [pc, #4]	@ (800be9c <__errno+0x8>)
 800be96:	6818      	ldr	r0, [r3, #0]
 800be98:	4770      	bx	lr
 800be9a:	bf00      	nop
 800be9c:	2000001c 	.word	0x2000001c

0800bea0 <__libc_init_array>:
 800bea0:	b570      	push	{r4, r5, r6, lr}
 800bea2:	4d0d      	ldr	r5, [pc, #52]	@ (800bed8 <__libc_init_array+0x38>)
 800bea4:	4c0d      	ldr	r4, [pc, #52]	@ (800bedc <__libc_init_array+0x3c>)
 800bea6:	1b64      	subs	r4, r4, r5
 800bea8:	10a4      	asrs	r4, r4, #2
 800beaa:	2600      	movs	r6, #0
 800beac:	42a6      	cmp	r6, r4
 800beae:	d109      	bne.n	800bec4 <__libc_init_array+0x24>
 800beb0:	4d0b      	ldr	r5, [pc, #44]	@ (800bee0 <__libc_init_array+0x40>)
 800beb2:	4c0c      	ldr	r4, [pc, #48]	@ (800bee4 <__libc_init_array+0x44>)
 800beb4:	f002 fd4c 	bl	800e950 <_init>
 800beb8:	1b64      	subs	r4, r4, r5
 800beba:	10a4      	asrs	r4, r4, #2
 800bebc:	2600      	movs	r6, #0
 800bebe:	42a6      	cmp	r6, r4
 800bec0:	d105      	bne.n	800bece <__libc_init_array+0x2e>
 800bec2:	bd70      	pop	{r4, r5, r6, pc}
 800bec4:	f855 3b04 	ldr.w	r3, [r5], #4
 800bec8:	4798      	blx	r3
 800beca:	3601      	adds	r6, #1
 800becc:	e7ee      	b.n	800beac <__libc_init_array+0xc>
 800bece:	f855 3b04 	ldr.w	r3, [r5], #4
 800bed2:	4798      	blx	r3
 800bed4:	3601      	adds	r6, #1
 800bed6:	e7f2      	b.n	800bebe <__libc_init_array+0x1e>
 800bed8:	0800f374 	.word	0x0800f374
 800bedc:	0800f374 	.word	0x0800f374
 800bee0:	0800f374 	.word	0x0800f374
 800bee4:	0800f378 	.word	0x0800f378

0800bee8 <__retarget_lock_init_recursive>:
 800bee8:	4770      	bx	lr

0800beea <__retarget_lock_acquire_recursive>:
 800beea:	4770      	bx	lr

0800beec <__retarget_lock_release_recursive>:
 800beec:	4770      	bx	lr

0800beee <memcpy>:
 800beee:	440a      	add	r2, r1
 800bef0:	4291      	cmp	r1, r2
 800bef2:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800bef6:	d100      	bne.n	800befa <memcpy+0xc>
 800bef8:	4770      	bx	lr
 800befa:	b510      	push	{r4, lr}
 800befc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf00:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bf04:	4291      	cmp	r1, r2
 800bf06:	d1f9      	bne.n	800befc <memcpy+0xe>
 800bf08:	bd10      	pop	{r4, pc}

0800bf0a <quorem>:
 800bf0a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf0e:	6903      	ldr	r3, [r0, #16]
 800bf10:	690c      	ldr	r4, [r1, #16]
 800bf12:	42a3      	cmp	r3, r4
 800bf14:	4607      	mov	r7, r0
 800bf16:	db7e      	blt.n	800c016 <quorem+0x10c>
 800bf18:	3c01      	subs	r4, #1
 800bf1a:	f101 0814 	add.w	r8, r1, #20
 800bf1e:	00a3      	lsls	r3, r4, #2
 800bf20:	f100 0514 	add.w	r5, r0, #20
 800bf24:	9300      	str	r3, [sp, #0]
 800bf26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bf2a:	9301      	str	r3, [sp, #4]
 800bf2c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bf30:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bf34:	3301      	adds	r3, #1
 800bf36:	429a      	cmp	r2, r3
 800bf38:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bf3c:	fbb2 f6f3 	udiv	r6, r2, r3
 800bf40:	d32e      	bcc.n	800bfa0 <quorem+0x96>
 800bf42:	f04f 0a00 	mov.w	sl, #0
 800bf46:	46c4      	mov	ip, r8
 800bf48:	46ae      	mov	lr, r5
 800bf4a:	46d3      	mov	fp, sl
 800bf4c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bf50:	b298      	uxth	r0, r3
 800bf52:	fb06 a000 	mla	r0, r6, r0, sl
 800bf56:	0c02      	lsrs	r2, r0, #16
 800bf58:	0c1b      	lsrs	r3, r3, #16
 800bf5a:	fb06 2303 	mla	r3, r6, r3, r2
 800bf5e:	f8de 2000 	ldr.w	r2, [lr]
 800bf62:	b280      	uxth	r0, r0
 800bf64:	b292      	uxth	r2, r2
 800bf66:	1a12      	subs	r2, r2, r0
 800bf68:	445a      	add	r2, fp
 800bf6a:	f8de 0000 	ldr.w	r0, [lr]
 800bf6e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bf72:	b29b      	uxth	r3, r3
 800bf74:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800bf78:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800bf7c:	b292      	uxth	r2, r2
 800bf7e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800bf82:	45e1      	cmp	r9, ip
 800bf84:	f84e 2b04 	str.w	r2, [lr], #4
 800bf88:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800bf8c:	d2de      	bcs.n	800bf4c <quorem+0x42>
 800bf8e:	9b00      	ldr	r3, [sp, #0]
 800bf90:	58eb      	ldr	r3, [r5, r3]
 800bf92:	b92b      	cbnz	r3, 800bfa0 <quorem+0x96>
 800bf94:	9b01      	ldr	r3, [sp, #4]
 800bf96:	3b04      	subs	r3, #4
 800bf98:	429d      	cmp	r5, r3
 800bf9a:	461a      	mov	r2, r3
 800bf9c:	d32f      	bcc.n	800bffe <quorem+0xf4>
 800bf9e:	613c      	str	r4, [r7, #16]
 800bfa0:	4638      	mov	r0, r7
 800bfa2:	f001 f97f 	bl	800d2a4 <__mcmp>
 800bfa6:	2800      	cmp	r0, #0
 800bfa8:	db25      	blt.n	800bff6 <quorem+0xec>
 800bfaa:	4629      	mov	r1, r5
 800bfac:	2000      	movs	r0, #0
 800bfae:	f858 2b04 	ldr.w	r2, [r8], #4
 800bfb2:	f8d1 c000 	ldr.w	ip, [r1]
 800bfb6:	fa1f fe82 	uxth.w	lr, r2
 800bfba:	fa1f f38c 	uxth.w	r3, ip
 800bfbe:	eba3 030e 	sub.w	r3, r3, lr
 800bfc2:	4403      	add	r3, r0
 800bfc4:	0c12      	lsrs	r2, r2, #16
 800bfc6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800bfca:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800bfce:	b29b      	uxth	r3, r3
 800bfd0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bfd4:	45c1      	cmp	r9, r8
 800bfd6:	f841 3b04 	str.w	r3, [r1], #4
 800bfda:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bfde:	d2e6      	bcs.n	800bfae <quorem+0xa4>
 800bfe0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bfe4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bfe8:	b922      	cbnz	r2, 800bff4 <quorem+0xea>
 800bfea:	3b04      	subs	r3, #4
 800bfec:	429d      	cmp	r5, r3
 800bfee:	461a      	mov	r2, r3
 800bff0:	d30b      	bcc.n	800c00a <quorem+0x100>
 800bff2:	613c      	str	r4, [r7, #16]
 800bff4:	3601      	adds	r6, #1
 800bff6:	4630      	mov	r0, r6
 800bff8:	b003      	add	sp, #12
 800bffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bffe:	6812      	ldr	r2, [r2, #0]
 800c000:	3b04      	subs	r3, #4
 800c002:	2a00      	cmp	r2, #0
 800c004:	d1cb      	bne.n	800bf9e <quorem+0x94>
 800c006:	3c01      	subs	r4, #1
 800c008:	e7c6      	b.n	800bf98 <quorem+0x8e>
 800c00a:	6812      	ldr	r2, [r2, #0]
 800c00c:	3b04      	subs	r3, #4
 800c00e:	2a00      	cmp	r2, #0
 800c010:	d1ef      	bne.n	800bff2 <quorem+0xe8>
 800c012:	3c01      	subs	r4, #1
 800c014:	e7ea      	b.n	800bfec <quorem+0xe2>
 800c016:	2000      	movs	r0, #0
 800c018:	e7ee      	b.n	800bff8 <quorem+0xee>
 800c01a:	0000      	movs	r0, r0
 800c01c:	0000      	movs	r0, r0
	...

0800c020 <_dtoa_r>:
 800c020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c024:	69c7      	ldr	r7, [r0, #28]
 800c026:	b097      	sub	sp, #92	@ 0x5c
 800c028:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c02c:	ec55 4b10 	vmov	r4, r5, d0
 800c030:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c032:	9107      	str	r1, [sp, #28]
 800c034:	4681      	mov	r9, r0
 800c036:	920c      	str	r2, [sp, #48]	@ 0x30
 800c038:	9311      	str	r3, [sp, #68]	@ 0x44
 800c03a:	b97f      	cbnz	r7, 800c05c <_dtoa_r+0x3c>
 800c03c:	2010      	movs	r0, #16
 800c03e:	f000 fe09 	bl	800cc54 <malloc>
 800c042:	4602      	mov	r2, r0
 800c044:	f8c9 001c 	str.w	r0, [r9, #28]
 800c048:	b920      	cbnz	r0, 800c054 <_dtoa_r+0x34>
 800c04a:	4ba9      	ldr	r3, [pc, #676]	@ (800c2f0 <_dtoa_r+0x2d0>)
 800c04c:	21ef      	movs	r1, #239	@ 0xef
 800c04e:	48a9      	ldr	r0, [pc, #676]	@ (800c2f4 <_dtoa_r+0x2d4>)
 800c050:	f001 fe24 	bl	800dc9c <__assert_func>
 800c054:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c058:	6007      	str	r7, [r0, #0]
 800c05a:	60c7      	str	r7, [r0, #12]
 800c05c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c060:	6819      	ldr	r1, [r3, #0]
 800c062:	b159      	cbz	r1, 800c07c <_dtoa_r+0x5c>
 800c064:	685a      	ldr	r2, [r3, #4]
 800c066:	604a      	str	r2, [r1, #4]
 800c068:	2301      	movs	r3, #1
 800c06a:	4093      	lsls	r3, r2
 800c06c:	608b      	str	r3, [r1, #8]
 800c06e:	4648      	mov	r0, r9
 800c070:	f000 fee6 	bl	800ce40 <_Bfree>
 800c074:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c078:	2200      	movs	r2, #0
 800c07a:	601a      	str	r2, [r3, #0]
 800c07c:	1e2b      	subs	r3, r5, #0
 800c07e:	bfb9      	ittee	lt
 800c080:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c084:	9305      	strlt	r3, [sp, #20]
 800c086:	2300      	movge	r3, #0
 800c088:	6033      	strge	r3, [r6, #0]
 800c08a:	9f05      	ldr	r7, [sp, #20]
 800c08c:	4b9a      	ldr	r3, [pc, #616]	@ (800c2f8 <_dtoa_r+0x2d8>)
 800c08e:	bfbc      	itt	lt
 800c090:	2201      	movlt	r2, #1
 800c092:	6032      	strlt	r2, [r6, #0]
 800c094:	43bb      	bics	r3, r7
 800c096:	d112      	bne.n	800c0be <_dtoa_r+0x9e>
 800c098:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c09a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c09e:	6013      	str	r3, [r2, #0]
 800c0a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c0a4:	4323      	orrs	r3, r4
 800c0a6:	f000 855a 	beq.w	800cb5e <_dtoa_r+0xb3e>
 800c0aa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c0ac:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c30c <_dtoa_r+0x2ec>
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	f000 855c 	beq.w	800cb6e <_dtoa_r+0xb4e>
 800c0b6:	f10a 0303 	add.w	r3, sl, #3
 800c0ba:	f000 bd56 	b.w	800cb6a <_dtoa_r+0xb4a>
 800c0be:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c0c2:	2200      	movs	r2, #0
 800c0c4:	ec51 0b17 	vmov	r0, r1, d7
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c0ce:	f7f4 fd1b 	bl	8000b08 <__aeabi_dcmpeq>
 800c0d2:	4680      	mov	r8, r0
 800c0d4:	b158      	cbz	r0, 800c0ee <_dtoa_r+0xce>
 800c0d6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c0d8:	2301      	movs	r3, #1
 800c0da:	6013      	str	r3, [r2, #0]
 800c0dc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c0de:	b113      	cbz	r3, 800c0e6 <_dtoa_r+0xc6>
 800c0e0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c0e2:	4b86      	ldr	r3, [pc, #536]	@ (800c2fc <_dtoa_r+0x2dc>)
 800c0e4:	6013      	str	r3, [r2, #0]
 800c0e6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c310 <_dtoa_r+0x2f0>
 800c0ea:	f000 bd40 	b.w	800cb6e <_dtoa_r+0xb4e>
 800c0ee:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c0f2:	aa14      	add	r2, sp, #80	@ 0x50
 800c0f4:	a915      	add	r1, sp, #84	@ 0x54
 800c0f6:	4648      	mov	r0, r9
 800c0f8:	f001 f984 	bl	800d404 <__d2b>
 800c0fc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c100:	9002      	str	r0, [sp, #8]
 800c102:	2e00      	cmp	r6, #0
 800c104:	d078      	beq.n	800c1f8 <_dtoa_r+0x1d8>
 800c106:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c108:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c10c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c110:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c114:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c118:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c11c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c120:	4619      	mov	r1, r3
 800c122:	2200      	movs	r2, #0
 800c124:	4b76      	ldr	r3, [pc, #472]	@ (800c300 <_dtoa_r+0x2e0>)
 800c126:	f7f4 f8cf 	bl	80002c8 <__aeabi_dsub>
 800c12a:	a36b      	add	r3, pc, #428	@ (adr r3, 800c2d8 <_dtoa_r+0x2b8>)
 800c12c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c130:	f7f4 fa82 	bl	8000638 <__aeabi_dmul>
 800c134:	a36a      	add	r3, pc, #424	@ (adr r3, 800c2e0 <_dtoa_r+0x2c0>)
 800c136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c13a:	f7f4 f8c7 	bl	80002cc <__adddf3>
 800c13e:	4604      	mov	r4, r0
 800c140:	4630      	mov	r0, r6
 800c142:	460d      	mov	r5, r1
 800c144:	f7f4 fa0e 	bl	8000564 <__aeabi_i2d>
 800c148:	a367      	add	r3, pc, #412	@ (adr r3, 800c2e8 <_dtoa_r+0x2c8>)
 800c14a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c14e:	f7f4 fa73 	bl	8000638 <__aeabi_dmul>
 800c152:	4602      	mov	r2, r0
 800c154:	460b      	mov	r3, r1
 800c156:	4620      	mov	r0, r4
 800c158:	4629      	mov	r1, r5
 800c15a:	f7f4 f8b7 	bl	80002cc <__adddf3>
 800c15e:	4604      	mov	r4, r0
 800c160:	460d      	mov	r5, r1
 800c162:	f7f4 fd19 	bl	8000b98 <__aeabi_d2iz>
 800c166:	2200      	movs	r2, #0
 800c168:	4607      	mov	r7, r0
 800c16a:	2300      	movs	r3, #0
 800c16c:	4620      	mov	r0, r4
 800c16e:	4629      	mov	r1, r5
 800c170:	f7f4 fcd4 	bl	8000b1c <__aeabi_dcmplt>
 800c174:	b140      	cbz	r0, 800c188 <_dtoa_r+0x168>
 800c176:	4638      	mov	r0, r7
 800c178:	f7f4 f9f4 	bl	8000564 <__aeabi_i2d>
 800c17c:	4622      	mov	r2, r4
 800c17e:	462b      	mov	r3, r5
 800c180:	f7f4 fcc2 	bl	8000b08 <__aeabi_dcmpeq>
 800c184:	b900      	cbnz	r0, 800c188 <_dtoa_r+0x168>
 800c186:	3f01      	subs	r7, #1
 800c188:	2f16      	cmp	r7, #22
 800c18a:	d852      	bhi.n	800c232 <_dtoa_r+0x212>
 800c18c:	4b5d      	ldr	r3, [pc, #372]	@ (800c304 <_dtoa_r+0x2e4>)
 800c18e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c192:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c196:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c19a:	f7f4 fcbf 	bl	8000b1c <__aeabi_dcmplt>
 800c19e:	2800      	cmp	r0, #0
 800c1a0:	d049      	beq.n	800c236 <_dtoa_r+0x216>
 800c1a2:	3f01      	subs	r7, #1
 800c1a4:	2300      	movs	r3, #0
 800c1a6:	9310      	str	r3, [sp, #64]	@ 0x40
 800c1a8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c1aa:	1b9b      	subs	r3, r3, r6
 800c1ac:	1e5a      	subs	r2, r3, #1
 800c1ae:	bf45      	ittet	mi
 800c1b0:	f1c3 0301 	rsbmi	r3, r3, #1
 800c1b4:	9300      	strmi	r3, [sp, #0]
 800c1b6:	2300      	movpl	r3, #0
 800c1b8:	2300      	movmi	r3, #0
 800c1ba:	9206      	str	r2, [sp, #24]
 800c1bc:	bf54      	ite	pl
 800c1be:	9300      	strpl	r3, [sp, #0]
 800c1c0:	9306      	strmi	r3, [sp, #24]
 800c1c2:	2f00      	cmp	r7, #0
 800c1c4:	db39      	blt.n	800c23a <_dtoa_r+0x21a>
 800c1c6:	9b06      	ldr	r3, [sp, #24]
 800c1c8:	970d      	str	r7, [sp, #52]	@ 0x34
 800c1ca:	443b      	add	r3, r7
 800c1cc:	9306      	str	r3, [sp, #24]
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	9308      	str	r3, [sp, #32]
 800c1d2:	9b07      	ldr	r3, [sp, #28]
 800c1d4:	2b09      	cmp	r3, #9
 800c1d6:	d863      	bhi.n	800c2a0 <_dtoa_r+0x280>
 800c1d8:	2b05      	cmp	r3, #5
 800c1da:	bfc4      	itt	gt
 800c1dc:	3b04      	subgt	r3, #4
 800c1de:	9307      	strgt	r3, [sp, #28]
 800c1e0:	9b07      	ldr	r3, [sp, #28]
 800c1e2:	f1a3 0302 	sub.w	r3, r3, #2
 800c1e6:	bfcc      	ite	gt
 800c1e8:	2400      	movgt	r4, #0
 800c1ea:	2401      	movle	r4, #1
 800c1ec:	2b03      	cmp	r3, #3
 800c1ee:	d863      	bhi.n	800c2b8 <_dtoa_r+0x298>
 800c1f0:	e8df f003 	tbb	[pc, r3]
 800c1f4:	2b375452 	.word	0x2b375452
 800c1f8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c1fc:	441e      	add	r6, r3
 800c1fe:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c202:	2b20      	cmp	r3, #32
 800c204:	bfc1      	itttt	gt
 800c206:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c20a:	409f      	lslgt	r7, r3
 800c20c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c210:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c214:	bfd6      	itet	le
 800c216:	f1c3 0320 	rsble	r3, r3, #32
 800c21a:	ea47 0003 	orrgt.w	r0, r7, r3
 800c21e:	fa04 f003 	lslle.w	r0, r4, r3
 800c222:	f7f4 f98f 	bl	8000544 <__aeabi_ui2d>
 800c226:	2201      	movs	r2, #1
 800c228:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c22c:	3e01      	subs	r6, #1
 800c22e:	9212      	str	r2, [sp, #72]	@ 0x48
 800c230:	e776      	b.n	800c120 <_dtoa_r+0x100>
 800c232:	2301      	movs	r3, #1
 800c234:	e7b7      	b.n	800c1a6 <_dtoa_r+0x186>
 800c236:	9010      	str	r0, [sp, #64]	@ 0x40
 800c238:	e7b6      	b.n	800c1a8 <_dtoa_r+0x188>
 800c23a:	9b00      	ldr	r3, [sp, #0]
 800c23c:	1bdb      	subs	r3, r3, r7
 800c23e:	9300      	str	r3, [sp, #0]
 800c240:	427b      	negs	r3, r7
 800c242:	9308      	str	r3, [sp, #32]
 800c244:	2300      	movs	r3, #0
 800c246:	930d      	str	r3, [sp, #52]	@ 0x34
 800c248:	e7c3      	b.n	800c1d2 <_dtoa_r+0x1b2>
 800c24a:	2301      	movs	r3, #1
 800c24c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c24e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c250:	eb07 0b03 	add.w	fp, r7, r3
 800c254:	f10b 0301 	add.w	r3, fp, #1
 800c258:	2b01      	cmp	r3, #1
 800c25a:	9303      	str	r3, [sp, #12]
 800c25c:	bfb8      	it	lt
 800c25e:	2301      	movlt	r3, #1
 800c260:	e006      	b.n	800c270 <_dtoa_r+0x250>
 800c262:	2301      	movs	r3, #1
 800c264:	9309      	str	r3, [sp, #36]	@ 0x24
 800c266:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c268:	2b00      	cmp	r3, #0
 800c26a:	dd28      	ble.n	800c2be <_dtoa_r+0x29e>
 800c26c:	469b      	mov	fp, r3
 800c26e:	9303      	str	r3, [sp, #12]
 800c270:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c274:	2100      	movs	r1, #0
 800c276:	2204      	movs	r2, #4
 800c278:	f102 0514 	add.w	r5, r2, #20
 800c27c:	429d      	cmp	r5, r3
 800c27e:	d926      	bls.n	800c2ce <_dtoa_r+0x2ae>
 800c280:	6041      	str	r1, [r0, #4]
 800c282:	4648      	mov	r0, r9
 800c284:	f000 fd9c 	bl	800cdc0 <_Balloc>
 800c288:	4682      	mov	sl, r0
 800c28a:	2800      	cmp	r0, #0
 800c28c:	d142      	bne.n	800c314 <_dtoa_r+0x2f4>
 800c28e:	4b1e      	ldr	r3, [pc, #120]	@ (800c308 <_dtoa_r+0x2e8>)
 800c290:	4602      	mov	r2, r0
 800c292:	f240 11af 	movw	r1, #431	@ 0x1af
 800c296:	e6da      	b.n	800c04e <_dtoa_r+0x2e>
 800c298:	2300      	movs	r3, #0
 800c29a:	e7e3      	b.n	800c264 <_dtoa_r+0x244>
 800c29c:	2300      	movs	r3, #0
 800c29e:	e7d5      	b.n	800c24c <_dtoa_r+0x22c>
 800c2a0:	2401      	movs	r4, #1
 800c2a2:	2300      	movs	r3, #0
 800c2a4:	9307      	str	r3, [sp, #28]
 800c2a6:	9409      	str	r4, [sp, #36]	@ 0x24
 800c2a8:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800c2ac:	2200      	movs	r2, #0
 800c2ae:	f8cd b00c 	str.w	fp, [sp, #12]
 800c2b2:	2312      	movs	r3, #18
 800c2b4:	920c      	str	r2, [sp, #48]	@ 0x30
 800c2b6:	e7db      	b.n	800c270 <_dtoa_r+0x250>
 800c2b8:	2301      	movs	r3, #1
 800c2ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2bc:	e7f4      	b.n	800c2a8 <_dtoa_r+0x288>
 800c2be:	f04f 0b01 	mov.w	fp, #1
 800c2c2:	f8cd b00c 	str.w	fp, [sp, #12]
 800c2c6:	465b      	mov	r3, fp
 800c2c8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c2cc:	e7d0      	b.n	800c270 <_dtoa_r+0x250>
 800c2ce:	3101      	adds	r1, #1
 800c2d0:	0052      	lsls	r2, r2, #1
 800c2d2:	e7d1      	b.n	800c278 <_dtoa_r+0x258>
 800c2d4:	f3af 8000 	nop.w
 800c2d8:	636f4361 	.word	0x636f4361
 800c2dc:	3fd287a7 	.word	0x3fd287a7
 800c2e0:	8b60c8b3 	.word	0x8b60c8b3
 800c2e4:	3fc68a28 	.word	0x3fc68a28
 800c2e8:	509f79fb 	.word	0x509f79fb
 800c2ec:	3fd34413 	.word	0x3fd34413
 800c2f0:	0800ec69 	.word	0x0800ec69
 800c2f4:	0800ec80 	.word	0x0800ec80
 800c2f8:	7ff00000 	.word	0x7ff00000
 800c2fc:	0800ec39 	.word	0x0800ec39
 800c300:	3ff80000 	.word	0x3ff80000
 800c304:	0800edd0 	.word	0x0800edd0
 800c308:	0800ecd8 	.word	0x0800ecd8
 800c30c:	0800ec65 	.word	0x0800ec65
 800c310:	0800ec38 	.word	0x0800ec38
 800c314:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c318:	6018      	str	r0, [r3, #0]
 800c31a:	9b03      	ldr	r3, [sp, #12]
 800c31c:	2b0e      	cmp	r3, #14
 800c31e:	f200 80a1 	bhi.w	800c464 <_dtoa_r+0x444>
 800c322:	2c00      	cmp	r4, #0
 800c324:	f000 809e 	beq.w	800c464 <_dtoa_r+0x444>
 800c328:	2f00      	cmp	r7, #0
 800c32a:	dd33      	ble.n	800c394 <_dtoa_r+0x374>
 800c32c:	4b9c      	ldr	r3, [pc, #624]	@ (800c5a0 <_dtoa_r+0x580>)
 800c32e:	f007 020f 	and.w	r2, r7, #15
 800c332:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c336:	ed93 7b00 	vldr	d7, [r3]
 800c33a:	05f8      	lsls	r0, r7, #23
 800c33c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c340:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c344:	d516      	bpl.n	800c374 <_dtoa_r+0x354>
 800c346:	4b97      	ldr	r3, [pc, #604]	@ (800c5a4 <_dtoa_r+0x584>)
 800c348:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c34c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c350:	f7f4 fa9c 	bl	800088c <__aeabi_ddiv>
 800c354:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c358:	f004 040f 	and.w	r4, r4, #15
 800c35c:	2603      	movs	r6, #3
 800c35e:	4d91      	ldr	r5, [pc, #580]	@ (800c5a4 <_dtoa_r+0x584>)
 800c360:	b954      	cbnz	r4, 800c378 <_dtoa_r+0x358>
 800c362:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c366:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c36a:	f7f4 fa8f 	bl	800088c <__aeabi_ddiv>
 800c36e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c372:	e028      	b.n	800c3c6 <_dtoa_r+0x3a6>
 800c374:	2602      	movs	r6, #2
 800c376:	e7f2      	b.n	800c35e <_dtoa_r+0x33e>
 800c378:	07e1      	lsls	r1, r4, #31
 800c37a:	d508      	bpl.n	800c38e <_dtoa_r+0x36e>
 800c37c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c380:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c384:	f7f4 f958 	bl	8000638 <__aeabi_dmul>
 800c388:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c38c:	3601      	adds	r6, #1
 800c38e:	1064      	asrs	r4, r4, #1
 800c390:	3508      	adds	r5, #8
 800c392:	e7e5      	b.n	800c360 <_dtoa_r+0x340>
 800c394:	f000 80af 	beq.w	800c4f6 <_dtoa_r+0x4d6>
 800c398:	427c      	negs	r4, r7
 800c39a:	4b81      	ldr	r3, [pc, #516]	@ (800c5a0 <_dtoa_r+0x580>)
 800c39c:	4d81      	ldr	r5, [pc, #516]	@ (800c5a4 <_dtoa_r+0x584>)
 800c39e:	f004 020f 	and.w	r2, r4, #15
 800c3a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c3a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c3ae:	f7f4 f943 	bl	8000638 <__aeabi_dmul>
 800c3b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c3b6:	1124      	asrs	r4, r4, #4
 800c3b8:	2300      	movs	r3, #0
 800c3ba:	2602      	movs	r6, #2
 800c3bc:	2c00      	cmp	r4, #0
 800c3be:	f040 808f 	bne.w	800c4e0 <_dtoa_r+0x4c0>
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d1d3      	bne.n	800c36e <_dtoa_r+0x34e>
 800c3c6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c3c8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	f000 8094 	beq.w	800c4fa <_dtoa_r+0x4da>
 800c3d2:	4b75      	ldr	r3, [pc, #468]	@ (800c5a8 <_dtoa_r+0x588>)
 800c3d4:	2200      	movs	r2, #0
 800c3d6:	4620      	mov	r0, r4
 800c3d8:	4629      	mov	r1, r5
 800c3da:	f7f4 fb9f 	bl	8000b1c <__aeabi_dcmplt>
 800c3de:	2800      	cmp	r0, #0
 800c3e0:	f000 808b 	beq.w	800c4fa <_dtoa_r+0x4da>
 800c3e4:	9b03      	ldr	r3, [sp, #12]
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	f000 8087 	beq.w	800c4fa <_dtoa_r+0x4da>
 800c3ec:	f1bb 0f00 	cmp.w	fp, #0
 800c3f0:	dd34      	ble.n	800c45c <_dtoa_r+0x43c>
 800c3f2:	4620      	mov	r0, r4
 800c3f4:	4b6d      	ldr	r3, [pc, #436]	@ (800c5ac <_dtoa_r+0x58c>)
 800c3f6:	2200      	movs	r2, #0
 800c3f8:	4629      	mov	r1, r5
 800c3fa:	f7f4 f91d 	bl	8000638 <__aeabi_dmul>
 800c3fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c402:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800c406:	3601      	adds	r6, #1
 800c408:	465c      	mov	r4, fp
 800c40a:	4630      	mov	r0, r6
 800c40c:	f7f4 f8aa 	bl	8000564 <__aeabi_i2d>
 800c410:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c414:	f7f4 f910 	bl	8000638 <__aeabi_dmul>
 800c418:	4b65      	ldr	r3, [pc, #404]	@ (800c5b0 <_dtoa_r+0x590>)
 800c41a:	2200      	movs	r2, #0
 800c41c:	f7f3 ff56 	bl	80002cc <__adddf3>
 800c420:	4605      	mov	r5, r0
 800c422:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c426:	2c00      	cmp	r4, #0
 800c428:	d16a      	bne.n	800c500 <_dtoa_r+0x4e0>
 800c42a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c42e:	4b61      	ldr	r3, [pc, #388]	@ (800c5b4 <_dtoa_r+0x594>)
 800c430:	2200      	movs	r2, #0
 800c432:	f7f3 ff49 	bl	80002c8 <__aeabi_dsub>
 800c436:	4602      	mov	r2, r0
 800c438:	460b      	mov	r3, r1
 800c43a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c43e:	462a      	mov	r2, r5
 800c440:	4633      	mov	r3, r6
 800c442:	f7f4 fb89 	bl	8000b58 <__aeabi_dcmpgt>
 800c446:	2800      	cmp	r0, #0
 800c448:	f040 8298 	bne.w	800c97c <_dtoa_r+0x95c>
 800c44c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c450:	462a      	mov	r2, r5
 800c452:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c456:	f7f4 fb61 	bl	8000b1c <__aeabi_dcmplt>
 800c45a:	bb38      	cbnz	r0, 800c4ac <_dtoa_r+0x48c>
 800c45c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c460:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c464:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c466:	2b00      	cmp	r3, #0
 800c468:	f2c0 8157 	blt.w	800c71a <_dtoa_r+0x6fa>
 800c46c:	2f0e      	cmp	r7, #14
 800c46e:	f300 8154 	bgt.w	800c71a <_dtoa_r+0x6fa>
 800c472:	4b4b      	ldr	r3, [pc, #300]	@ (800c5a0 <_dtoa_r+0x580>)
 800c474:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c478:	ed93 7b00 	vldr	d7, [r3]
 800c47c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c47e:	2b00      	cmp	r3, #0
 800c480:	ed8d 7b00 	vstr	d7, [sp]
 800c484:	f280 80e5 	bge.w	800c652 <_dtoa_r+0x632>
 800c488:	9b03      	ldr	r3, [sp, #12]
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	f300 80e1 	bgt.w	800c652 <_dtoa_r+0x632>
 800c490:	d10c      	bne.n	800c4ac <_dtoa_r+0x48c>
 800c492:	4b48      	ldr	r3, [pc, #288]	@ (800c5b4 <_dtoa_r+0x594>)
 800c494:	2200      	movs	r2, #0
 800c496:	ec51 0b17 	vmov	r0, r1, d7
 800c49a:	f7f4 f8cd 	bl	8000638 <__aeabi_dmul>
 800c49e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c4a2:	f7f4 fb4f 	bl	8000b44 <__aeabi_dcmpge>
 800c4a6:	2800      	cmp	r0, #0
 800c4a8:	f000 8266 	beq.w	800c978 <_dtoa_r+0x958>
 800c4ac:	2400      	movs	r4, #0
 800c4ae:	4625      	mov	r5, r4
 800c4b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c4b2:	4656      	mov	r6, sl
 800c4b4:	ea6f 0803 	mvn.w	r8, r3
 800c4b8:	2700      	movs	r7, #0
 800c4ba:	4621      	mov	r1, r4
 800c4bc:	4648      	mov	r0, r9
 800c4be:	f000 fcbf 	bl	800ce40 <_Bfree>
 800c4c2:	2d00      	cmp	r5, #0
 800c4c4:	f000 80bd 	beq.w	800c642 <_dtoa_r+0x622>
 800c4c8:	b12f      	cbz	r7, 800c4d6 <_dtoa_r+0x4b6>
 800c4ca:	42af      	cmp	r7, r5
 800c4cc:	d003      	beq.n	800c4d6 <_dtoa_r+0x4b6>
 800c4ce:	4639      	mov	r1, r7
 800c4d0:	4648      	mov	r0, r9
 800c4d2:	f000 fcb5 	bl	800ce40 <_Bfree>
 800c4d6:	4629      	mov	r1, r5
 800c4d8:	4648      	mov	r0, r9
 800c4da:	f000 fcb1 	bl	800ce40 <_Bfree>
 800c4de:	e0b0      	b.n	800c642 <_dtoa_r+0x622>
 800c4e0:	07e2      	lsls	r2, r4, #31
 800c4e2:	d505      	bpl.n	800c4f0 <_dtoa_r+0x4d0>
 800c4e4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c4e8:	f7f4 f8a6 	bl	8000638 <__aeabi_dmul>
 800c4ec:	3601      	adds	r6, #1
 800c4ee:	2301      	movs	r3, #1
 800c4f0:	1064      	asrs	r4, r4, #1
 800c4f2:	3508      	adds	r5, #8
 800c4f4:	e762      	b.n	800c3bc <_dtoa_r+0x39c>
 800c4f6:	2602      	movs	r6, #2
 800c4f8:	e765      	b.n	800c3c6 <_dtoa_r+0x3a6>
 800c4fa:	9c03      	ldr	r4, [sp, #12]
 800c4fc:	46b8      	mov	r8, r7
 800c4fe:	e784      	b.n	800c40a <_dtoa_r+0x3ea>
 800c500:	4b27      	ldr	r3, [pc, #156]	@ (800c5a0 <_dtoa_r+0x580>)
 800c502:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c504:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c508:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c50c:	4454      	add	r4, sl
 800c50e:	2900      	cmp	r1, #0
 800c510:	d054      	beq.n	800c5bc <_dtoa_r+0x59c>
 800c512:	4929      	ldr	r1, [pc, #164]	@ (800c5b8 <_dtoa_r+0x598>)
 800c514:	2000      	movs	r0, #0
 800c516:	f7f4 f9b9 	bl	800088c <__aeabi_ddiv>
 800c51a:	4633      	mov	r3, r6
 800c51c:	462a      	mov	r2, r5
 800c51e:	f7f3 fed3 	bl	80002c8 <__aeabi_dsub>
 800c522:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c526:	4656      	mov	r6, sl
 800c528:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c52c:	f7f4 fb34 	bl	8000b98 <__aeabi_d2iz>
 800c530:	4605      	mov	r5, r0
 800c532:	f7f4 f817 	bl	8000564 <__aeabi_i2d>
 800c536:	4602      	mov	r2, r0
 800c538:	460b      	mov	r3, r1
 800c53a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c53e:	f7f3 fec3 	bl	80002c8 <__aeabi_dsub>
 800c542:	3530      	adds	r5, #48	@ 0x30
 800c544:	4602      	mov	r2, r0
 800c546:	460b      	mov	r3, r1
 800c548:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c54c:	f806 5b01 	strb.w	r5, [r6], #1
 800c550:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c554:	f7f4 fae2 	bl	8000b1c <__aeabi_dcmplt>
 800c558:	2800      	cmp	r0, #0
 800c55a:	d172      	bne.n	800c642 <_dtoa_r+0x622>
 800c55c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c560:	4911      	ldr	r1, [pc, #68]	@ (800c5a8 <_dtoa_r+0x588>)
 800c562:	2000      	movs	r0, #0
 800c564:	f7f3 feb0 	bl	80002c8 <__aeabi_dsub>
 800c568:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c56c:	f7f4 fad6 	bl	8000b1c <__aeabi_dcmplt>
 800c570:	2800      	cmp	r0, #0
 800c572:	f040 80b4 	bne.w	800c6de <_dtoa_r+0x6be>
 800c576:	42a6      	cmp	r6, r4
 800c578:	f43f af70 	beq.w	800c45c <_dtoa_r+0x43c>
 800c57c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c580:	4b0a      	ldr	r3, [pc, #40]	@ (800c5ac <_dtoa_r+0x58c>)
 800c582:	2200      	movs	r2, #0
 800c584:	f7f4 f858 	bl	8000638 <__aeabi_dmul>
 800c588:	4b08      	ldr	r3, [pc, #32]	@ (800c5ac <_dtoa_r+0x58c>)
 800c58a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c58e:	2200      	movs	r2, #0
 800c590:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c594:	f7f4 f850 	bl	8000638 <__aeabi_dmul>
 800c598:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c59c:	e7c4      	b.n	800c528 <_dtoa_r+0x508>
 800c59e:	bf00      	nop
 800c5a0:	0800edd0 	.word	0x0800edd0
 800c5a4:	0800eda8 	.word	0x0800eda8
 800c5a8:	3ff00000 	.word	0x3ff00000
 800c5ac:	40240000 	.word	0x40240000
 800c5b0:	401c0000 	.word	0x401c0000
 800c5b4:	40140000 	.word	0x40140000
 800c5b8:	3fe00000 	.word	0x3fe00000
 800c5bc:	4631      	mov	r1, r6
 800c5be:	4628      	mov	r0, r5
 800c5c0:	f7f4 f83a 	bl	8000638 <__aeabi_dmul>
 800c5c4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c5c8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c5ca:	4656      	mov	r6, sl
 800c5cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c5d0:	f7f4 fae2 	bl	8000b98 <__aeabi_d2iz>
 800c5d4:	4605      	mov	r5, r0
 800c5d6:	f7f3 ffc5 	bl	8000564 <__aeabi_i2d>
 800c5da:	4602      	mov	r2, r0
 800c5dc:	460b      	mov	r3, r1
 800c5de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c5e2:	f7f3 fe71 	bl	80002c8 <__aeabi_dsub>
 800c5e6:	3530      	adds	r5, #48	@ 0x30
 800c5e8:	f806 5b01 	strb.w	r5, [r6], #1
 800c5ec:	4602      	mov	r2, r0
 800c5ee:	460b      	mov	r3, r1
 800c5f0:	42a6      	cmp	r6, r4
 800c5f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c5f6:	f04f 0200 	mov.w	r2, #0
 800c5fa:	d124      	bne.n	800c646 <_dtoa_r+0x626>
 800c5fc:	4baf      	ldr	r3, [pc, #700]	@ (800c8bc <_dtoa_r+0x89c>)
 800c5fe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c602:	f7f3 fe63 	bl	80002cc <__adddf3>
 800c606:	4602      	mov	r2, r0
 800c608:	460b      	mov	r3, r1
 800c60a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c60e:	f7f4 faa3 	bl	8000b58 <__aeabi_dcmpgt>
 800c612:	2800      	cmp	r0, #0
 800c614:	d163      	bne.n	800c6de <_dtoa_r+0x6be>
 800c616:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c61a:	49a8      	ldr	r1, [pc, #672]	@ (800c8bc <_dtoa_r+0x89c>)
 800c61c:	2000      	movs	r0, #0
 800c61e:	f7f3 fe53 	bl	80002c8 <__aeabi_dsub>
 800c622:	4602      	mov	r2, r0
 800c624:	460b      	mov	r3, r1
 800c626:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c62a:	f7f4 fa77 	bl	8000b1c <__aeabi_dcmplt>
 800c62e:	2800      	cmp	r0, #0
 800c630:	f43f af14 	beq.w	800c45c <_dtoa_r+0x43c>
 800c634:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c636:	1e73      	subs	r3, r6, #1
 800c638:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c63a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c63e:	2b30      	cmp	r3, #48	@ 0x30
 800c640:	d0f8      	beq.n	800c634 <_dtoa_r+0x614>
 800c642:	4647      	mov	r7, r8
 800c644:	e03b      	b.n	800c6be <_dtoa_r+0x69e>
 800c646:	4b9e      	ldr	r3, [pc, #632]	@ (800c8c0 <_dtoa_r+0x8a0>)
 800c648:	f7f3 fff6 	bl	8000638 <__aeabi_dmul>
 800c64c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c650:	e7bc      	b.n	800c5cc <_dtoa_r+0x5ac>
 800c652:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c656:	4656      	mov	r6, sl
 800c658:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c65c:	4620      	mov	r0, r4
 800c65e:	4629      	mov	r1, r5
 800c660:	f7f4 f914 	bl	800088c <__aeabi_ddiv>
 800c664:	f7f4 fa98 	bl	8000b98 <__aeabi_d2iz>
 800c668:	4680      	mov	r8, r0
 800c66a:	f7f3 ff7b 	bl	8000564 <__aeabi_i2d>
 800c66e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c672:	f7f3 ffe1 	bl	8000638 <__aeabi_dmul>
 800c676:	4602      	mov	r2, r0
 800c678:	460b      	mov	r3, r1
 800c67a:	4620      	mov	r0, r4
 800c67c:	4629      	mov	r1, r5
 800c67e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c682:	f7f3 fe21 	bl	80002c8 <__aeabi_dsub>
 800c686:	f806 4b01 	strb.w	r4, [r6], #1
 800c68a:	9d03      	ldr	r5, [sp, #12]
 800c68c:	eba6 040a 	sub.w	r4, r6, sl
 800c690:	42a5      	cmp	r5, r4
 800c692:	4602      	mov	r2, r0
 800c694:	460b      	mov	r3, r1
 800c696:	d133      	bne.n	800c700 <_dtoa_r+0x6e0>
 800c698:	f7f3 fe18 	bl	80002cc <__adddf3>
 800c69c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c6a0:	4604      	mov	r4, r0
 800c6a2:	460d      	mov	r5, r1
 800c6a4:	f7f4 fa58 	bl	8000b58 <__aeabi_dcmpgt>
 800c6a8:	b9c0      	cbnz	r0, 800c6dc <_dtoa_r+0x6bc>
 800c6aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c6ae:	4620      	mov	r0, r4
 800c6b0:	4629      	mov	r1, r5
 800c6b2:	f7f4 fa29 	bl	8000b08 <__aeabi_dcmpeq>
 800c6b6:	b110      	cbz	r0, 800c6be <_dtoa_r+0x69e>
 800c6b8:	f018 0f01 	tst.w	r8, #1
 800c6bc:	d10e      	bne.n	800c6dc <_dtoa_r+0x6bc>
 800c6be:	9902      	ldr	r1, [sp, #8]
 800c6c0:	4648      	mov	r0, r9
 800c6c2:	f000 fbbd 	bl	800ce40 <_Bfree>
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	7033      	strb	r3, [r6, #0]
 800c6ca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c6cc:	3701      	adds	r7, #1
 800c6ce:	601f      	str	r7, [r3, #0]
 800c6d0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	f000 824b 	beq.w	800cb6e <_dtoa_r+0xb4e>
 800c6d8:	601e      	str	r6, [r3, #0]
 800c6da:	e248      	b.n	800cb6e <_dtoa_r+0xb4e>
 800c6dc:	46b8      	mov	r8, r7
 800c6de:	4633      	mov	r3, r6
 800c6e0:	461e      	mov	r6, r3
 800c6e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c6e6:	2a39      	cmp	r2, #57	@ 0x39
 800c6e8:	d106      	bne.n	800c6f8 <_dtoa_r+0x6d8>
 800c6ea:	459a      	cmp	sl, r3
 800c6ec:	d1f8      	bne.n	800c6e0 <_dtoa_r+0x6c0>
 800c6ee:	2230      	movs	r2, #48	@ 0x30
 800c6f0:	f108 0801 	add.w	r8, r8, #1
 800c6f4:	f88a 2000 	strb.w	r2, [sl]
 800c6f8:	781a      	ldrb	r2, [r3, #0]
 800c6fa:	3201      	adds	r2, #1
 800c6fc:	701a      	strb	r2, [r3, #0]
 800c6fe:	e7a0      	b.n	800c642 <_dtoa_r+0x622>
 800c700:	4b6f      	ldr	r3, [pc, #444]	@ (800c8c0 <_dtoa_r+0x8a0>)
 800c702:	2200      	movs	r2, #0
 800c704:	f7f3 ff98 	bl	8000638 <__aeabi_dmul>
 800c708:	2200      	movs	r2, #0
 800c70a:	2300      	movs	r3, #0
 800c70c:	4604      	mov	r4, r0
 800c70e:	460d      	mov	r5, r1
 800c710:	f7f4 f9fa 	bl	8000b08 <__aeabi_dcmpeq>
 800c714:	2800      	cmp	r0, #0
 800c716:	d09f      	beq.n	800c658 <_dtoa_r+0x638>
 800c718:	e7d1      	b.n	800c6be <_dtoa_r+0x69e>
 800c71a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c71c:	2a00      	cmp	r2, #0
 800c71e:	f000 80ea 	beq.w	800c8f6 <_dtoa_r+0x8d6>
 800c722:	9a07      	ldr	r2, [sp, #28]
 800c724:	2a01      	cmp	r2, #1
 800c726:	f300 80cd 	bgt.w	800c8c4 <_dtoa_r+0x8a4>
 800c72a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c72c:	2a00      	cmp	r2, #0
 800c72e:	f000 80c1 	beq.w	800c8b4 <_dtoa_r+0x894>
 800c732:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c736:	9c08      	ldr	r4, [sp, #32]
 800c738:	9e00      	ldr	r6, [sp, #0]
 800c73a:	9a00      	ldr	r2, [sp, #0]
 800c73c:	441a      	add	r2, r3
 800c73e:	9200      	str	r2, [sp, #0]
 800c740:	9a06      	ldr	r2, [sp, #24]
 800c742:	2101      	movs	r1, #1
 800c744:	441a      	add	r2, r3
 800c746:	4648      	mov	r0, r9
 800c748:	9206      	str	r2, [sp, #24]
 800c74a:	f000 fc2d 	bl	800cfa8 <__i2b>
 800c74e:	4605      	mov	r5, r0
 800c750:	b166      	cbz	r6, 800c76c <_dtoa_r+0x74c>
 800c752:	9b06      	ldr	r3, [sp, #24]
 800c754:	2b00      	cmp	r3, #0
 800c756:	dd09      	ble.n	800c76c <_dtoa_r+0x74c>
 800c758:	42b3      	cmp	r3, r6
 800c75a:	9a00      	ldr	r2, [sp, #0]
 800c75c:	bfa8      	it	ge
 800c75e:	4633      	movge	r3, r6
 800c760:	1ad2      	subs	r2, r2, r3
 800c762:	9200      	str	r2, [sp, #0]
 800c764:	9a06      	ldr	r2, [sp, #24]
 800c766:	1af6      	subs	r6, r6, r3
 800c768:	1ad3      	subs	r3, r2, r3
 800c76a:	9306      	str	r3, [sp, #24]
 800c76c:	9b08      	ldr	r3, [sp, #32]
 800c76e:	b30b      	cbz	r3, 800c7b4 <_dtoa_r+0x794>
 800c770:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c772:	2b00      	cmp	r3, #0
 800c774:	f000 80c6 	beq.w	800c904 <_dtoa_r+0x8e4>
 800c778:	2c00      	cmp	r4, #0
 800c77a:	f000 80c0 	beq.w	800c8fe <_dtoa_r+0x8de>
 800c77e:	4629      	mov	r1, r5
 800c780:	4622      	mov	r2, r4
 800c782:	4648      	mov	r0, r9
 800c784:	f000 fcc8 	bl	800d118 <__pow5mult>
 800c788:	9a02      	ldr	r2, [sp, #8]
 800c78a:	4601      	mov	r1, r0
 800c78c:	4605      	mov	r5, r0
 800c78e:	4648      	mov	r0, r9
 800c790:	f000 fc20 	bl	800cfd4 <__multiply>
 800c794:	9902      	ldr	r1, [sp, #8]
 800c796:	4680      	mov	r8, r0
 800c798:	4648      	mov	r0, r9
 800c79a:	f000 fb51 	bl	800ce40 <_Bfree>
 800c79e:	9b08      	ldr	r3, [sp, #32]
 800c7a0:	1b1b      	subs	r3, r3, r4
 800c7a2:	9308      	str	r3, [sp, #32]
 800c7a4:	f000 80b1 	beq.w	800c90a <_dtoa_r+0x8ea>
 800c7a8:	9a08      	ldr	r2, [sp, #32]
 800c7aa:	4641      	mov	r1, r8
 800c7ac:	4648      	mov	r0, r9
 800c7ae:	f000 fcb3 	bl	800d118 <__pow5mult>
 800c7b2:	9002      	str	r0, [sp, #8]
 800c7b4:	2101      	movs	r1, #1
 800c7b6:	4648      	mov	r0, r9
 800c7b8:	f000 fbf6 	bl	800cfa8 <__i2b>
 800c7bc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c7be:	4604      	mov	r4, r0
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	f000 81d8 	beq.w	800cb76 <_dtoa_r+0xb56>
 800c7c6:	461a      	mov	r2, r3
 800c7c8:	4601      	mov	r1, r0
 800c7ca:	4648      	mov	r0, r9
 800c7cc:	f000 fca4 	bl	800d118 <__pow5mult>
 800c7d0:	9b07      	ldr	r3, [sp, #28]
 800c7d2:	2b01      	cmp	r3, #1
 800c7d4:	4604      	mov	r4, r0
 800c7d6:	f300 809f 	bgt.w	800c918 <_dtoa_r+0x8f8>
 800c7da:	9b04      	ldr	r3, [sp, #16]
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	f040 8097 	bne.w	800c910 <_dtoa_r+0x8f0>
 800c7e2:	9b05      	ldr	r3, [sp, #20]
 800c7e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	f040 8093 	bne.w	800c914 <_dtoa_r+0x8f4>
 800c7ee:	9b05      	ldr	r3, [sp, #20]
 800c7f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c7f4:	0d1b      	lsrs	r3, r3, #20
 800c7f6:	051b      	lsls	r3, r3, #20
 800c7f8:	b133      	cbz	r3, 800c808 <_dtoa_r+0x7e8>
 800c7fa:	9b00      	ldr	r3, [sp, #0]
 800c7fc:	3301      	adds	r3, #1
 800c7fe:	9300      	str	r3, [sp, #0]
 800c800:	9b06      	ldr	r3, [sp, #24]
 800c802:	3301      	adds	r3, #1
 800c804:	9306      	str	r3, [sp, #24]
 800c806:	2301      	movs	r3, #1
 800c808:	9308      	str	r3, [sp, #32]
 800c80a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	f000 81b8 	beq.w	800cb82 <_dtoa_r+0xb62>
 800c812:	6923      	ldr	r3, [r4, #16]
 800c814:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c818:	6918      	ldr	r0, [r3, #16]
 800c81a:	f000 fb79 	bl	800cf10 <__hi0bits>
 800c81e:	f1c0 0020 	rsb	r0, r0, #32
 800c822:	9b06      	ldr	r3, [sp, #24]
 800c824:	4418      	add	r0, r3
 800c826:	f010 001f 	ands.w	r0, r0, #31
 800c82a:	f000 8082 	beq.w	800c932 <_dtoa_r+0x912>
 800c82e:	f1c0 0320 	rsb	r3, r0, #32
 800c832:	2b04      	cmp	r3, #4
 800c834:	dd73      	ble.n	800c91e <_dtoa_r+0x8fe>
 800c836:	9b00      	ldr	r3, [sp, #0]
 800c838:	f1c0 001c 	rsb	r0, r0, #28
 800c83c:	4403      	add	r3, r0
 800c83e:	9300      	str	r3, [sp, #0]
 800c840:	9b06      	ldr	r3, [sp, #24]
 800c842:	4403      	add	r3, r0
 800c844:	4406      	add	r6, r0
 800c846:	9306      	str	r3, [sp, #24]
 800c848:	9b00      	ldr	r3, [sp, #0]
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	dd05      	ble.n	800c85a <_dtoa_r+0x83a>
 800c84e:	9902      	ldr	r1, [sp, #8]
 800c850:	461a      	mov	r2, r3
 800c852:	4648      	mov	r0, r9
 800c854:	f000 fcba 	bl	800d1cc <__lshift>
 800c858:	9002      	str	r0, [sp, #8]
 800c85a:	9b06      	ldr	r3, [sp, #24]
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	dd05      	ble.n	800c86c <_dtoa_r+0x84c>
 800c860:	4621      	mov	r1, r4
 800c862:	461a      	mov	r2, r3
 800c864:	4648      	mov	r0, r9
 800c866:	f000 fcb1 	bl	800d1cc <__lshift>
 800c86a:	4604      	mov	r4, r0
 800c86c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d061      	beq.n	800c936 <_dtoa_r+0x916>
 800c872:	9802      	ldr	r0, [sp, #8]
 800c874:	4621      	mov	r1, r4
 800c876:	f000 fd15 	bl	800d2a4 <__mcmp>
 800c87a:	2800      	cmp	r0, #0
 800c87c:	da5b      	bge.n	800c936 <_dtoa_r+0x916>
 800c87e:	2300      	movs	r3, #0
 800c880:	9902      	ldr	r1, [sp, #8]
 800c882:	220a      	movs	r2, #10
 800c884:	4648      	mov	r0, r9
 800c886:	f000 fafd 	bl	800ce84 <__multadd>
 800c88a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c88c:	9002      	str	r0, [sp, #8]
 800c88e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800c892:	2b00      	cmp	r3, #0
 800c894:	f000 8177 	beq.w	800cb86 <_dtoa_r+0xb66>
 800c898:	4629      	mov	r1, r5
 800c89a:	2300      	movs	r3, #0
 800c89c:	220a      	movs	r2, #10
 800c89e:	4648      	mov	r0, r9
 800c8a0:	f000 faf0 	bl	800ce84 <__multadd>
 800c8a4:	f1bb 0f00 	cmp.w	fp, #0
 800c8a8:	4605      	mov	r5, r0
 800c8aa:	dc6f      	bgt.n	800c98c <_dtoa_r+0x96c>
 800c8ac:	9b07      	ldr	r3, [sp, #28]
 800c8ae:	2b02      	cmp	r3, #2
 800c8b0:	dc49      	bgt.n	800c946 <_dtoa_r+0x926>
 800c8b2:	e06b      	b.n	800c98c <_dtoa_r+0x96c>
 800c8b4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c8b6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c8ba:	e73c      	b.n	800c736 <_dtoa_r+0x716>
 800c8bc:	3fe00000 	.word	0x3fe00000
 800c8c0:	40240000 	.word	0x40240000
 800c8c4:	9b03      	ldr	r3, [sp, #12]
 800c8c6:	1e5c      	subs	r4, r3, #1
 800c8c8:	9b08      	ldr	r3, [sp, #32]
 800c8ca:	42a3      	cmp	r3, r4
 800c8cc:	db09      	blt.n	800c8e2 <_dtoa_r+0x8c2>
 800c8ce:	1b1c      	subs	r4, r3, r4
 800c8d0:	9b03      	ldr	r3, [sp, #12]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	f6bf af30 	bge.w	800c738 <_dtoa_r+0x718>
 800c8d8:	9b00      	ldr	r3, [sp, #0]
 800c8da:	9a03      	ldr	r2, [sp, #12]
 800c8dc:	1a9e      	subs	r6, r3, r2
 800c8de:	2300      	movs	r3, #0
 800c8e0:	e72b      	b.n	800c73a <_dtoa_r+0x71a>
 800c8e2:	9b08      	ldr	r3, [sp, #32]
 800c8e4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c8e6:	9408      	str	r4, [sp, #32]
 800c8e8:	1ae3      	subs	r3, r4, r3
 800c8ea:	441a      	add	r2, r3
 800c8ec:	9e00      	ldr	r6, [sp, #0]
 800c8ee:	9b03      	ldr	r3, [sp, #12]
 800c8f0:	920d      	str	r2, [sp, #52]	@ 0x34
 800c8f2:	2400      	movs	r4, #0
 800c8f4:	e721      	b.n	800c73a <_dtoa_r+0x71a>
 800c8f6:	9c08      	ldr	r4, [sp, #32]
 800c8f8:	9e00      	ldr	r6, [sp, #0]
 800c8fa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c8fc:	e728      	b.n	800c750 <_dtoa_r+0x730>
 800c8fe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c902:	e751      	b.n	800c7a8 <_dtoa_r+0x788>
 800c904:	9a08      	ldr	r2, [sp, #32]
 800c906:	9902      	ldr	r1, [sp, #8]
 800c908:	e750      	b.n	800c7ac <_dtoa_r+0x78c>
 800c90a:	f8cd 8008 	str.w	r8, [sp, #8]
 800c90e:	e751      	b.n	800c7b4 <_dtoa_r+0x794>
 800c910:	2300      	movs	r3, #0
 800c912:	e779      	b.n	800c808 <_dtoa_r+0x7e8>
 800c914:	9b04      	ldr	r3, [sp, #16]
 800c916:	e777      	b.n	800c808 <_dtoa_r+0x7e8>
 800c918:	2300      	movs	r3, #0
 800c91a:	9308      	str	r3, [sp, #32]
 800c91c:	e779      	b.n	800c812 <_dtoa_r+0x7f2>
 800c91e:	d093      	beq.n	800c848 <_dtoa_r+0x828>
 800c920:	9a00      	ldr	r2, [sp, #0]
 800c922:	331c      	adds	r3, #28
 800c924:	441a      	add	r2, r3
 800c926:	9200      	str	r2, [sp, #0]
 800c928:	9a06      	ldr	r2, [sp, #24]
 800c92a:	441a      	add	r2, r3
 800c92c:	441e      	add	r6, r3
 800c92e:	9206      	str	r2, [sp, #24]
 800c930:	e78a      	b.n	800c848 <_dtoa_r+0x828>
 800c932:	4603      	mov	r3, r0
 800c934:	e7f4      	b.n	800c920 <_dtoa_r+0x900>
 800c936:	9b03      	ldr	r3, [sp, #12]
 800c938:	2b00      	cmp	r3, #0
 800c93a:	46b8      	mov	r8, r7
 800c93c:	dc20      	bgt.n	800c980 <_dtoa_r+0x960>
 800c93e:	469b      	mov	fp, r3
 800c940:	9b07      	ldr	r3, [sp, #28]
 800c942:	2b02      	cmp	r3, #2
 800c944:	dd1e      	ble.n	800c984 <_dtoa_r+0x964>
 800c946:	f1bb 0f00 	cmp.w	fp, #0
 800c94a:	f47f adb1 	bne.w	800c4b0 <_dtoa_r+0x490>
 800c94e:	4621      	mov	r1, r4
 800c950:	465b      	mov	r3, fp
 800c952:	2205      	movs	r2, #5
 800c954:	4648      	mov	r0, r9
 800c956:	f000 fa95 	bl	800ce84 <__multadd>
 800c95a:	4601      	mov	r1, r0
 800c95c:	4604      	mov	r4, r0
 800c95e:	9802      	ldr	r0, [sp, #8]
 800c960:	f000 fca0 	bl	800d2a4 <__mcmp>
 800c964:	2800      	cmp	r0, #0
 800c966:	f77f ada3 	ble.w	800c4b0 <_dtoa_r+0x490>
 800c96a:	4656      	mov	r6, sl
 800c96c:	2331      	movs	r3, #49	@ 0x31
 800c96e:	f806 3b01 	strb.w	r3, [r6], #1
 800c972:	f108 0801 	add.w	r8, r8, #1
 800c976:	e59f      	b.n	800c4b8 <_dtoa_r+0x498>
 800c978:	9c03      	ldr	r4, [sp, #12]
 800c97a:	46b8      	mov	r8, r7
 800c97c:	4625      	mov	r5, r4
 800c97e:	e7f4      	b.n	800c96a <_dtoa_r+0x94a>
 800c980:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c984:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c986:	2b00      	cmp	r3, #0
 800c988:	f000 8101 	beq.w	800cb8e <_dtoa_r+0xb6e>
 800c98c:	2e00      	cmp	r6, #0
 800c98e:	dd05      	ble.n	800c99c <_dtoa_r+0x97c>
 800c990:	4629      	mov	r1, r5
 800c992:	4632      	mov	r2, r6
 800c994:	4648      	mov	r0, r9
 800c996:	f000 fc19 	bl	800d1cc <__lshift>
 800c99a:	4605      	mov	r5, r0
 800c99c:	9b08      	ldr	r3, [sp, #32]
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d05c      	beq.n	800ca5c <_dtoa_r+0xa3c>
 800c9a2:	6869      	ldr	r1, [r5, #4]
 800c9a4:	4648      	mov	r0, r9
 800c9a6:	f000 fa0b 	bl	800cdc0 <_Balloc>
 800c9aa:	4606      	mov	r6, r0
 800c9ac:	b928      	cbnz	r0, 800c9ba <_dtoa_r+0x99a>
 800c9ae:	4b82      	ldr	r3, [pc, #520]	@ (800cbb8 <_dtoa_r+0xb98>)
 800c9b0:	4602      	mov	r2, r0
 800c9b2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c9b6:	f7ff bb4a 	b.w	800c04e <_dtoa_r+0x2e>
 800c9ba:	692a      	ldr	r2, [r5, #16]
 800c9bc:	3202      	adds	r2, #2
 800c9be:	0092      	lsls	r2, r2, #2
 800c9c0:	f105 010c 	add.w	r1, r5, #12
 800c9c4:	300c      	adds	r0, #12
 800c9c6:	f7ff fa92 	bl	800beee <memcpy>
 800c9ca:	2201      	movs	r2, #1
 800c9cc:	4631      	mov	r1, r6
 800c9ce:	4648      	mov	r0, r9
 800c9d0:	f000 fbfc 	bl	800d1cc <__lshift>
 800c9d4:	f10a 0301 	add.w	r3, sl, #1
 800c9d8:	9300      	str	r3, [sp, #0]
 800c9da:	eb0a 030b 	add.w	r3, sl, fp
 800c9de:	9308      	str	r3, [sp, #32]
 800c9e0:	9b04      	ldr	r3, [sp, #16]
 800c9e2:	f003 0301 	and.w	r3, r3, #1
 800c9e6:	462f      	mov	r7, r5
 800c9e8:	9306      	str	r3, [sp, #24]
 800c9ea:	4605      	mov	r5, r0
 800c9ec:	9b00      	ldr	r3, [sp, #0]
 800c9ee:	9802      	ldr	r0, [sp, #8]
 800c9f0:	4621      	mov	r1, r4
 800c9f2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800c9f6:	f7ff fa88 	bl	800bf0a <quorem>
 800c9fa:	4603      	mov	r3, r0
 800c9fc:	3330      	adds	r3, #48	@ 0x30
 800c9fe:	9003      	str	r0, [sp, #12]
 800ca00:	4639      	mov	r1, r7
 800ca02:	9802      	ldr	r0, [sp, #8]
 800ca04:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca06:	f000 fc4d 	bl	800d2a4 <__mcmp>
 800ca0a:	462a      	mov	r2, r5
 800ca0c:	9004      	str	r0, [sp, #16]
 800ca0e:	4621      	mov	r1, r4
 800ca10:	4648      	mov	r0, r9
 800ca12:	f000 fc63 	bl	800d2dc <__mdiff>
 800ca16:	68c2      	ldr	r2, [r0, #12]
 800ca18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca1a:	4606      	mov	r6, r0
 800ca1c:	bb02      	cbnz	r2, 800ca60 <_dtoa_r+0xa40>
 800ca1e:	4601      	mov	r1, r0
 800ca20:	9802      	ldr	r0, [sp, #8]
 800ca22:	f000 fc3f 	bl	800d2a4 <__mcmp>
 800ca26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca28:	4602      	mov	r2, r0
 800ca2a:	4631      	mov	r1, r6
 800ca2c:	4648      	mov	r0, r9
 800ca2e:	920c      	str	r2, [sp, #48]	@ 0x30
 800ca30:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca32:	f000 fa05 	bl	800ce40 <_Bfree>
 800ca36:	9b07      	ldr	r3, [sp, #28]
 800ca38:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ca3a:	9e00      	ldr	r6, [sp, #0]
 800ca3c:	ea42 0103 	orr.w	r1, r2, r3
 800ca40:	9b06      	ldr	r3, [sp, #24]
 800ca42:	4319      	orrs	r1, r3
 800ca44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca46:	d10d      	bne.n	800ca64 <_dtoa_r+0xa44>
 800ca48:	2b39      	cmp	r3, #57	@ 0x39
 800ca4a:	d027      	beq.n	800ca9c <_dtoa_r+0xa7c>
 800ca4c:	9a04      	ldr	r2, [sp, #16]
 800ca4e:	2a00      	cmp	r2, #0
 800ca50:	dd01      	ble.n	800ca56 <_dtoa_r+0xa36>
 800ca52:	9b03      	ldr	r3, [sp, #12]
 800ca54:	3331      	adds	r3, #49	@ 0x31
 800ca56:	f88b 3000 	strb.w	r3, [fp]
 800ca5a:	e52e      	b.n	800c4ba <_dtoa_r+0x49a>
 800ca5c:	4628      	mov	r0, r5
 800ca5e:	e7b9      	b.n	800c9d4 <_dtoa_r+0x9b4>
 800ca60:	2201      	movs	r2, #1
 800ca62:	e7e2      	b.n	800ca2a <_dtoa_r+0xa0a>
 800ca64:	9904      	ldr	r1, [sp, #16]
 800ca66:	2900      	cmp	r1, #0
 800ca68:	db04      	blt.n	800ca74 <_dtoa_r+0xa54>
 800ca6a:	9807      	ldr	r0, [sp, #28]
 800ca6c:	4301      	orrs	r1, r0
 800ca6e:	9806      	ldr	r0, [sp, #24]
 800ca70:	4301      	orrs	r1, r0
 800ca72:	d120      	bne.n	800cab6 <_dtoa_r+0xa96>
 800ca74:	2a00      	cmp	r2, #0
 800ca76:	ddee      	ble.n	800ca56 <_dtoa_r+0xa36>
 800ca78:	9902      	ldr	r1, [sp, #8]
 800ca7a:	9300      	str	r3, [sp, #0]
 800ca7c:	2201      	movs	r2, #1
 800ca7e:	4648      	mov	r0, r9
 800ca80:	f000 fba4 	bl	800d1cc <__lshift>
 800ca84:	4621      	mov	r1, r4
 800ca86:	9002      	str	r0, [sp, #8]
 800ca88:	f000 fc0c 	bl	800d2a4 <__mcmp>
 800ca8c:	2800      	cmp	r0, #0
 800ca8e:	9b00      	ldr	r3, [sp, #0]
 800ca90:	dc02      	bgt.n	800ca98 <_dtoa_r+0xa78>
 800ca92:	d1e0      	bne.n	800ca56 <_dtoa_r+0xa36>
 800ca94:	07da      	lsls	r2, r3, #31
 800ca96:	d5de      	bpl.n	800ca56 <_dtoa_r+0xa36>
 800ca98:	2b39      	cmp	r3, #57	@ 0x39
 800ca9a:	d1da      	bne.n	800ca52 <_dtoa_r+0xa32>
 800ca9c:	2339      	movs	r3, #57	@ 0x39
 800ca9e:	f88b 3000 	strb.w	r3, [fp]
 800caa2:	4633      	mov	r3, r6
 800caa4:	461e      	mov	r6, r3
 800caa6:	3b01      	subs	r3, #1
 800caa8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800caac:	2a39      	cmp	r2, #57	@ 0x39
 800caae:	d04e      	beq.n	800cb4e <_dtoa_r+0xb2e>
 800cab0:	3201      	adds	r2, #1
 800cab2:	701a      	strb	r2, [r3, #0]
 800cab4:	e501      	b.n	800c4ba <_dtoa_r+0x49a>
 800cab6:	2a00      	cmp	r2, #0
 800cab8:	dd03      	ble.n	800cac2 <_dtoa_r+0xaa2>
 800caba:	2b39      	cmp	r3, #57	@ 0x39
 800cabc:	d0ee      	beq.n	800ca9c <_dtoa_r+0xa7c>
 800cabe:	3301      	adds	r3, #1
 800cac0:	e7c9      	b.n	800ca56 <_dtoa_r+0xa36>
 800cac2:	9a00      	ldr	r2, [sp, #0]
 800cac4:	9908      	ldr	r1, [sp, #32]
 800cac6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800caca:	428a      	cmp	r2, r1
 800cacc:	d028      	beq.n	800cb20 <_dtoa_r+0xb00>
 800cace:	9902      	ldr	r1, [sp, #8]
 800cad0:	2300      	movs	r3, #0
 800cad2:	220a      	movs	r2, #10
 800cad4:	4648      	mov	r0, r9
 800cad6:	f000 f9d5 	bl	800ce84 <__multadd>
 800cada:	42af      	cmp	r7, r5
 800cadc:	9002      	str	r0, [sp, #8]
 800cade:	f04f 0300 	mov.w	r3, #0
 800cae2:	f04f 020a 	mov.w	r2, #10
 800cae6:	4639      	mov	r1, r7
 800cae8:	4648      	mov	r0, r9
 800caea:	d107      	bne.n	800cafc <_dtoa_r+0xadc>
 800caec:	f000 f9ca 	bl	800ce84 <__multadd>
 800caf0:	4607      	mov	r7, r0
 800caf2:	4605      	mov	r5, r0
 800caf4:	9b00      	ldr	r3, [sp, #0]
 800caf6:	3301      	adds	r3, #1
 800caf8:	9300      	str	r3, [sp, #0]
 800cafa:	e777      	b.n	800c9ec <_dtoa_r+0x9cc>
 800cafc:	f000 f9c2 	bl	800ce84 <__multadd>
 800cb00:	4629      	mov	r1, r5
 800cb02:	4607      	mov	r7, r0
 800cb04:	2300      	movs	r3, #0
 800cb06:	220a      	movs	r2, #10
 800cb08:	4648      	mov	r0, r9
 800cb0a:	f000 f9bb 	bl	800ce84 <__multadd>
 800cb0e:	4605      	mov	r5, r0
 800cb10:	e7f0      	b.n	800caf4 <_dtoa_r+0xad4>
 800cb12:	f1bb 0f00 	cmp.w	fp, #0
 800cb16:	bfcc      	ite	gt
 800cb18:	465e      	movgt	r6, fp
 800cb1a:	2601      	movle	r6, #1
 800cb1c:	4456      	add	r6, sl
 800cb1e:	2700      	movs	r7, #0
 800cb20:	9902      	ldr	r1, [sp, #8]
 800cb22:	9300      	str	r3, [sp, #0]
 800cb24:	2201      	movs	r2, #1
 800cb26:	4648      	mov	r0, r9
 800cb28:	f000 fb50 	bl	800d1cc <__lshift>
 800cb2c:	4621      	mov	r1, r4
 800cb2e:	9002      	str	r0, [sp, #8]
 800cb30:	f000 fbb8 	bl	800d2a4 <__mcmp>
 800cb34:	2800      	cmp	r0, #0
 800cb36:	dcb4      	bgt.n	800caa2 <_dtoa_r+0xa82>
 800cb38:	d102      	bne.n	800cb40 <_dtoa_r+0xb20>
 800cb3a:	9b00      	ldr	r3, [sp, #0]
 800cb3c:	07db      	lsls	r3, r3, #31
 800cb3e:	d4b0      	bmi.n	800caa2 <_dtoa_r+0xa82>
 800cb40:	4633      	mov	r3, r6
 800cb42:	461e      	mov	r6, r3
 800cb44:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cb48:	2a30      	cmp	r2, #48	@ 0x30
 800cb4a:	d0fa      	beq.n	800cb42 <_dtoa_r+0xb22>
 800cb4c:	e4b5      	b.n	800c4ba <_dtoa_r+0x49a>
 800cb4e:	459a      	cmp	sl, r3
 800cb50:	d1a8      	bne.n	800caa4 <_dtoa_r+0xa84>
 800cb52:	2331      	movs	r3, #49	@ 0x31
 800cb54:	f108 0801 	add.w	r8, r8, #1
 800cb58:	f88a 3000 	strb.w	r3, [sl]
 800cb5c:	e4ad      	b.n	800c4ba <_dtoa_r+0x49a>
 800cb5e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cb60:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800cbbc <_dtoa_r+0xb9c>
 800cb64:	b11b      	cbz	r3, 800cb6e <_dtoa_r+0xb4e>
 800cb66:	f10a 0308 	add.w	r3, sl, #8
 800cb6a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800cb6c:	6013      	str	r3, [r2, #0]
 800cb6e:	4650      	mov	r0, sl
 800cb70:	b017      	add	sp, #92	@ 0x5c
 800cb72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb76:	9b07      	ldr	r3, [sp, #28]
 800cb78:	2b01      	cmp	r3, #1
 800cb7a:	f77f ae2e 	ble.w	800c7da <_dtoa_r+0x7ba>
 800cb7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cb80:	9308      	str	r3, [sp, #32]
 800cb82:	2001      	movs	r0, #1
 800cb84:	e64d      	b.n	800c822 <_dtoa_r+0x802>
 800cb86:	f1bb 0f00 	cmp.w	fp, #0
 800cb8a:	f77f aed9 	ble.w	800c940 <_dtoa_r+0x920>
 800cb8e:	4656      	mov	r6, sl
 800cb90:	9802      	ldr	r0, [sp, #8]
 800cb92:	4621      	mov	r1, r4
 800cb94:	f7ff f9b9 	bl	800bf0a <quorem>
 800cb98:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800cb9c:	f806 3b01 	strb.w	r3, [r6], #1
 800cba0:	eba6 020a 	sub.w	r2, r6, sl
 800cba4:	4593      	cmp	fp, r2
 800cba6:	ddb4      	ble.n	800cb12 <_dtoa_r+0xaf2>
 800cba8:	9902      	ldr	r1, [sp, #8]
 800cbaa:	2300      	movs	r3, #0
 800cbac:	220a      	movs	r2, #10
 800cbae:	4648      	mov	r0, r9
 800cbb0:	f000 f968 	bl	800ce84 <__multadd>
 800cbb4:	9002      	str	r0, [sp, #8]
 800cbb6:	e7eb      	b.n	800cb90 <_dtoa_r+0xb70>
 800cbb8:	0800ecd8 	.word	0x0800ecd8
 800cbbc:	0800ec5c 	.word	0x0800ec5c

0800cbc0 <_free_r>:
 800cbc0:	b538      	push	{r3, r4, r5, lr}
 800cbc2:	4605      	mov	r5, r0
 800cbc4:	2900      	cmp	r1, #0
 800cbc6:	d041      	beq.n	800cc4c <_free_r+0x8c>
 800cbc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cbcc:	1f0c      	subs	r4, r1, #4
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	bfb8      	it	lt
 800cbd2:	18e4      	addlt	r4, r4, r3
 800cbd4:	f000 f8e8 	bl	800cda8 <__malloc_lock>
 800cbd8:	4a1d      	ldr	r2, [pc, #116]	@ (800cc50 <_free_r+0x90>)
 800cbda:	6813      	ldr	r3, [r2, #0]
 800cbdc:	b933      	cbnz	r3, 800cbec <_free_r+0x2c>
 800cbde:	6063      	str	r3, [r4, #4]
 800cbe0:	6014      	str	r4, [r2, #0]
 800cbe2:	4628      	mov	r0, r5
 800cbe4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cbe8:	f000 b8e4 	b.w	800cdb4 <__malloc_unlock>
 800cbec:	42a3      	cmp	r3, r4
 800cbee:	d908      	bls.n	800cc02 <_free_r+0x42>
 800cbf0:	6820      	ldr	r0, [r4, #0]
 800cbf2:	1821      	adds	r1, r4, r0
 800cbf4:	428b      	cmp	r3, r1
 800cbf6:	bf01      	itttt	eq
 800cbf8:	6819      	ldreq	r1, [r3, #0]
 800cbfa:	685b      	ldreq	r3, [r3, #4]
 800cbfc:	1809      	addeq	r1, r1, r0
 800cbfe:	6021      	streq	r1, [r4, #0]
 800cc00:	e7ed      	b.n	800cbde <_free_r+0x1e>
 800cc02:	461a      	mov	r2, r3
 800cc04:	685b      	ldr	r3, [r3, #4]
 800cc06:	b10b      	cbz	r3, 800cc0c <_free_r+0x4c>
 800cc08:	42a3      	cmp	r3, r4
 800cc0a:	d9fa      	bls.n	800cc02 <_free_r+0x42>
 800cc0c:	6811      	ldr	r1, [r2, #0]
 800cc0e:	1850      	adds	r0, r2, r1
 800cc10:	42a0      	cmp	r0, r4
 800cc12:	d10b      	bne.n	800cc2c <_free_r+0x6c>
 800cc14:	6820      	ldr	r0, [r4, #0]
 800cc16:	4401      	add	r1, r0
 800cc18:	1850      	adds	r0, r2, r1
 800cc1a:	4283      	cmp	r3, r0
 800cc1c:	6011      	str	r1, [r2, #0]
 800cc1e:	d1e0      	bne.n	800cbe2 <_free_r+0x22>
 800cc20:	6818      	ldr	r0, [r3, #0]
 800cc22:	685b      	ldr	r3, [r3, #4]
 800cc24:	6053      	str	r3, [r2, #4]
 800cc26:	4408      	add	r0, r1
 800cc28:	6010      	str	r0, [r2, #0]
 800cc2a:	e7da      	b.n	800cbe2 <_free_r+0x22>
 800cc2c:	d902      	bls.n	800cc34 <_free_r+0x74>
 800cc2e:	230c      	movs	r3, #12
 800cc30:	602b      	str	r3, [r5, #0]
 800cc32:	e7d6      	b.n	800cbe2 <_free_r+0x22>
 800cc34:	6820      	ldr	r0, [r4, #0]
 800cc36:	1821      	adds	r1, r4, r0
 800cc38:	428b      	cmp	r3, r1
 800cc3a:	bf04      	itt	eq
 800cc3c:	6819      	ldreq	r1, [r3, #0]
 800cc3e:	685b      	ldreq	r3, [r3, #4]
 800cc40:	6063      	str	r3, [r4, #4]
 800cc42:	bf04      	itt	eq
 800cc44:	1809      	addeq	r1, r1, r0
 800cc46:	6021      	streq	r1, [r4, #0]
 800cc48:	6054      	str	r4, [r2, #4]
 800cc4a:	e7ca      	b.n	800cbe2 <_free_r+0x22>
 800cc4c:	bd38      	pop	{r3, r4, r5, pc}
 800cc4e:	bf00      	nop
 800cc50:	20005840 	.word	0x20005840

0800cc54 <malloc>:
 800cc54:	4b02      	ldr	r3, [pc, #8]	@ (800cc60 <malloc+0xc>)
 800cc56:	4601      	mov	r1, r0
 800cc58:	6818      	ldr	r0, [r3, #0]
 800cc5a:	f000 b825 	b.w	800cca8 <_malloc_r>
 800cc5e:	bf00      	nop
 800cc60:	2000001c 	.word	0x2000001c

0800cc64 <sbrk_aligned>:
 800cc64:	b570      	push	{r4, r5, r6, lr}
 800cc66:	4e0f      	ldr	r6, [pc, #60]	@ (800cca4 <sbrk_aligned+0x40>)
 800cc68:	460c      	mov	r4, r1
 800cc6a:	6831      	ldr	r1, [r6, #0]
 800cc6c:	4605      	mov	r5, r0
 800cc6e:	b911      	cbnz	r1, 800cc76 <sbrk_aligned+0x12>
 800cc70:	f001 f804 	bl	800dc7c <_sbrk_r>
 800cc74:	6030      	str	r0, [r6, #0]
 800cc76:	4621      	mov	r1, r4
 800cc78:	4628      	mov	r0, r5
 800cc7a:	f000 ffff 	bl	800dc7c <_sbrk_r>
 800cc7e:	1c43      	adds	r3, r0, #1
 800cc80:	d103      	bne.n	800cc8a <sbrk_aligned+0x26>
 800cc82:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800cc86:	4620      	mov	r0, r4
 800cc88:	bd70      	pop	{r4, r5, r6, pc}
 800cc8a:	1cc4      	adds	r4, r0, #3
 800cc8c:	f024 0403 	bic.w	r4, r4, #3
 800cc90:	42a0      	cmp	r0, r4
 800cc92:	d0f8      	beq.n	800cc86 <sbrk_aligned+0x22>
 800cc94:	1a21      	subs	r1, r4, r0
 800cc96:	4628      	mov	r0, r5
 800cc98:	f000 fff0 	bl	800dc7c <_sbrk_r>
 800cc9c:	3001      	adds	r0, #1
 800cc9e:	d1f2      	bne.n	800cc86 <sbrk_aligned+0x22>
 800cca0:	e7ef      	b.n	800cc82 <sbrk_aligned+0x1e>
 800cca2:	bf00      	nop
 800cca4:	2000583c 	.word	0x2000583c

0800cca8 <_malloc_r>:
 800cca8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ccac:	1ccd      	adds	r5, r1, #3
 800ccae:	f025 0503 	bic.w	r5, r5, #3
 800ccb2:	3508      	adds	r5, #8
 800ccb4:	2d0c      	cmp	r5, #12
 800ccb6:	bf38      	it	cc
 800ccb8:	250c      	movcc	r5, #12
 800ccba:	2d00      	cmp	r5, #0
 800ccbc:	4606      	mov	r6, r0
 800ccbe:	db01      	blt.n	800ccc4 <_malloc_r+0x1c>
 800ccc0:	42a9      	cmp	r1, r5
 800ccc2:	d904      	bls.n	800ccce <_malloc_r+0x26>
 800ccc4:	230c      	movs	r3, #12
 800ccc6:	6033      	str	r3, [r6, #0]
 800ccc8:	2000      	movs	r0, #0
 800ccca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ccce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cda4 <_malloc_r+0xfc>
 800ccd2:	f000 f869 	bl	800cda8 <__malloc_lock>
 800ccd6:	f8d8 3000 	ldr.w	r3, [r8]
 800ccda:	461c      	mov	r4, r3
 800ccdc:	bb44      	cbnz	r4, 800cd30 <_malloc_r+0x88>
 800ccde:	4629      	mov	r1, r5
 800cce0:	4630      	mov	r0, r6
 800cce2:	f7ff ffbf 	bl	800cc64 <sbrk_aligned>
 800cce6:	1c43      	adds	r3, r0, #1
 800cce8:	4604      	mov	r4, r0
 800ccea:	d158      	bne.n	800cd9e <_malloc_r+0xf6>
 800ccec:	f8d8 4000 	ldr.w	r4, [r8]
 800ccf0:	4627      	mov	r7, r4
 800ccf2:	2f00      	cmp	r7, #0
 800ccf4:	d143      	bne.n	800cd7e <_malloc_r+0xd6>
 800ccf6:	2c00      	cmp	r4, #0
 800ccf8:	d04b      	beq.n	800cd92 <_malloc_r+0xea>
 800ccfa:	6823      	ldr	r3, [r4, #0]
 800ccfc:	4639      	mov	r1, r7
 800ccfe:	4630      	mov	r0, r6
 800cd00:	eb04 0903 	add.w	r9, r4, r3
 800cd04:	f000 ffba 	bl	800dc7c <_sbrk_r>
 800cd08:	4581      	cmp	r9, r0
 800cd0a:	d142      	bne.n	800cd92 <_malloc_r+0xea>
 800cd0c:	6821      	ldr	r1, [r4, #0]
 800cd0e:	1a6d      	subs	r5, r5, r1
 800cd10:	4629      	mov	r1, r5
 800cd12:	4630      	mov	r0, r6
 800cd14:	f7ff ffa6 	bl	800cc64 <sbrk_aligned>
 800cd18:	3001      	adds	r0, #1
 800cd1a:	d03a      	beq.n	800cd92 <_malloc_r+0xea>
 800cd1c:	6823      	ldr	r3, [r4, #0]
 800cd1e:	442b      	add	r3, r5
 800cd20:	6023      	str	r3, [r4, #0]
 800cd22:	f8d8 3000 	ldr.w	r3, [r8]
 800cd26:	685a      	ldr	r2, [r3, #4]
 800cd28:	bb62      	cbnz	r2, 800cd84 <_malloc_r+0xdc>
 800cd2a:	f8c8 7000 	str.w	r7, [r8]
 800cd2e:	e00f      	b.n	800cd50 <_malloc_r+0xa8>
 800cd30:	6822      	ldr	r2, [r4, #0]
 800cd32:	1b52      	subs	r2, r2, r5
 800cd34:	d420      	bmi.n	800cd78 <_malloc_r+0xd0>
 800cd36:	2a0b      	cmp	r2, #11
 800cd38:	d917      	bls.n	800cd6a <_malloc_r+0xc2>
 800cd3a:	1961      	adds	r1, r4, r5
 800cd3c:	42a3      	cmp	r3, r4
 800cd3e:	6025      	str	r5, [r4, #0]
 800cd40:	bf18      	it	ne
 800cd42:	6059      	strne	r1, [r3, #4]
 800cd44:	6863      	ldr	r3, [r4, #4]
 800cd46:	bf08      	it	eq
 800cd48:	f8c8 1000 	streq.w	r1, [r8]
 800cd4c:	5162      	str	r2, [r4, r5]
 800cd4e:	604b      	str	r3, [r1, #4]
 800cd50:	4630      	mov	r0, r6
 800cd52:	f000 f82f 	bl	800cdb4 <__malloc_unlock>
 800cd56:	f104 000b 	add.w	r0, r4, #11
 800cd5a:	1d23      	adds	r3, r4, #4
 800cd5c:	f020 0007 	bic.w	r0, r0, #7
 800cd60:	1ac2      	subs	r2, r0, r3
 800cd62:	bf1c      	itt	ne
 800cd64:	1a1b      	subne	r3, r3, r0
 800cd66:	50a3      	strne	r3, [r4, r2]
 800cd68:	e7af      	b.n	800ccca <_malloc_r+0x22>
 800cd6a:	6862      	ldr	r2, [r4, #4]
 800cd6c:	42a3      	cmp	r3, r4
 800cd6e:	bf0c      	ite	eq
 800cd70:	f8c8 2000 	streq.w	r2, [r8]
 800cd74:	605a      	strne	r2, [r3, #4]
 800cd76:	e7eb      	b.n	800cd50 <_malloc_r+0xa8>
 800cd78:	4623      	mov	r3, r4
 800cd7a:	6864      	ldr	r4, [r4, #4]
 800cd7c:	e7ae      	b.n	800ccdc <_malloc_r+0x34>
 800cd7e:	463c      	mov	r4, r7
 800cd80:	687f      	ldr	r7, [r7, #4]
 800cd82:	e7b6      	b.n	800ccf2 <_malloc_r+0x4a>
 800cd84:	461a      	mov	r2, r3
 800cd86:	685b      	ldr	r3, [r3, #4]
 800cd88:	42a3      	cmp	r3, r4
 800cd8a:	d1fb      	bne.n	800cd84 <_malloc_r+0xdc>
 800cd8c:	2300      	movs	r3, #0
 800cd8e:	6053      	str	r3, [r2, #4]
 800cd90:	e7de      	b.n	800cd50 <_malloc_r+0xa8>
 800cd92:	230c      	movs	r3, #12
 800cd94:	6033      	str	r3, [r6, #0]
 800cd96:	4630      	mov	r0, r6
 800cd98:	f000 f80c 	bl	800cdb4 <__malloc_unlock>
 800cd9c:	e794      	b.n	800ccc8 <_malloc_r+0x20>
 800cd9e:	6005      	str	r5, [r0, #0]
 800cda0:	e7d6      	b.n	800cd50 <_malloc_r+0xa8>
 800cda2:	bf00      	nop
 800cda4:	20005840 	.word	0x20005840

0800cda8 <__malloc_lock>:
 800cda8:	4801      	ldr	r0, [pc, #4]	@ (800cdb0 <__malloc_lock+0x8>)
 800cdaa:	f7ff b89e 	b.w	800beea <__retarget_lock_acquire_recursive>
 800cdae:	bf00      	nop
 800cdb0:	20005838 	.word	0x20005838

0800cdb4 <__malloc_unlock>:
 800cdb4:	4801      	ldr	r0, [pc, #4]	@ (800cdbc <__malloc_unlock+0x8>)
 800cdb6:	f7ff b899 	b.w	800beec <__retarget_lock_release_recursive>
 800cdba:	bf00      	nop
 800cdbc:	20005838 	.word	0x20005838

0800cdc0 <_Balloc>:
 800cdc0:	b570      	push	{r4, r5, r6, lr}
 800cdc2:	69c6      	ldr	r6, [r0, #28]
 800cdc4:	4604      	mov	r4, r0
 800cdc6:	460d      	mov	r5, r1
 800cdc8:	b976      	cbnz	r6, 800cde8 <_Balloc+0x28>
 800cdca:	2010      	movs	r0, #16
 800cdcc:	f7ff ff42 	bl	800cc54 <malloc>
 800cdd0:	4602      	mov	r2, r0
 800cdd2:	61e0      	str	r0, [r4, #28]
 800cdd4:	b920      	cbnz	r0, 800cde0 <_Balloc+0x20>
 800cdd6:	4b18      	ldr	r3, [pc, #96]	@ (800ce38 <_Balloc+0x78>)
 800cdd8:	4818      	ldr	r0, [pc, #96]	@ (800ce3c <_Balloc+0x7c>)
 800cdda:	216b      	movs	r1, #107	@ 0x6b
 800cddc:	f000 ff5e 	bl	800dc9c <__assert_func>
 800cde0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cde4:	6006      	str	r6, [r0, #0]
 800cde6:	60c6      	str	r6, [r0, #12]
 800cde8:	69e6      	ldr	r6, [r4, #28]
 800cdea:	68f3      	ldr	r3, [r6, #12]
 800cdec:	b183      	cbz	r3, 800ce10 <_Balloc+0x50>
 800cdee:	69e3      	ldr	r3, [r4, #28]
 800cdf0:	68db      	ldr	r3, [r3, #12]
 800cdf2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cdf6:	b9b8      	cbnz	r0, 800ce28 <_Balloc+0x68>
 800cdf8:	2101      	movs	r1, #1
 800cdfa:	fa01 f605 	lsl.w	r6, r1, r5
 800cdfe:	1d72      	adds	r2, r6, #5
 800ce00:	0092      	lsls	r2, r2, #2
 800ce02:	4620      	mov	r0, r4
 800ce04:	f000 ff68 	bl	800dcd8 <_calloc_r>
 800ce08:	b160      	cbz	r0, 800ce24 <_Balloc+0x64>
 800ce0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ce0e:	e00e      	b.n	800ce2e <_Balloc+0x6e>
 800ce10:	2221      	movs	r2, #33	@ 0x21
 800ce12:	2104      	movs	r1, #4
 800ce14:	4620      	mov	r0, r4
 800ce16:	f000 ff5f 	bl	800dcd8 <_calloc_r>
 800ce1a:	69e3      	ldr	r3, [r4, #28]
 800ce1c:	60f0      	str	r0, [r6, #12]
 800ce1e:	68db      	ldr	r3, [r3, #12]
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d1e4      	bne.n	800cdee <_Balloc+0x2e>
 800ce24:	2000      	movs	r0, #0
 800ce26:	bd70      	pop	{r4, r5, r6, pc}
 800ce28:	6802      	ldr	r2, [r0, #0]
 800ce2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ce2e:	2300      	movs	r3, #0
 800ce30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ce34:	e7f7      	b.n	800ce26 <_Balloc+0x66>
 800ce36:	bf00      	nop
 800ce38:	0800ec69 	.word	0x0800ec69
 800ce3c:	0800ece9 	.word	0x0800ece9

0800ce40 <_Bfree>:
 800ce40:	b570      	push	{r4, r5, r6, lr}
 800ce42:	69c6      	ldr	r6, [r0, #28]
 800ce44:	4605      	mov	r5, r0
 800ce46:	460c      	mov	r4, r1
 800ce48:	b976      	cbnz	r6, 800ce68 <_Bfree+0x28>
 800ce4a:	2010      	movs	r0, #16
 800ce4c:	f7ff ff02 	bl	800cc54 <malloc>
 800ce50:	4602      	mov	r2, r0
 800ce52:	61e8      	str	r0, [r5, #28]
 800ce54:	b920      	cbnz	r0, 800ce60 <_Bfree+0x20>
 800ce56:	4b09      	ldr	r3, [pc, #36]	@ (800ce7c <_Bfree+0x3c>)
 800ce58:	4809      	ldr	r0, [pc, #36]	@ (800ce80 <_Bfree+0x40>)
 800ce5a:	218f      	movs	r1, #143	@ 0x8f
 800ce5c:	f000 ff1e 	bl	800dc9c <__assert_func>
 800ce60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ce64:	6006      	str	r6, [r0, #0]
 800ce66:	60c6      	str	r6, [r0, #12]
 800ce68:	b13c      	cbz	r4, 800ce7a <_Bfree+0x3a>
 800ce6a:	69eb      	ldr	r3, [r5, #28]
 800ce6c:	6862      	ldr	r2, [r4, #4]
 800ce6e:	68db      	ldr	r3, [r3, #12]
 800ce70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ce74:	6021      	str	r1, [r4, #0]
 800ce76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ce7a:	bd70      	pop	{r4, r5, r6, pc}
 800ce7c:	0800ec69 	.word	0x0800ec69
 800ce80:	0800ece9 	.word	0x0800ece9

0800ce84 <__multadd>:
 800ce84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce88:	690d      	ldr	r5, [r1, #16]
 800ce8a:	4607      	mov	r7, r0
 800ce8c:	460c      	mov	r4, r1
 800ce8e:	461e      	mov	r6, r3
 800ce90:	f101 0c14 	add.w	ip, r1, #20
 800ce94:	2000      	movs	r0, #0
 800ce96:	f8dc 3000 	ldr.w	r3, [ip]
 800ce9a:	b299      	uxth	r1, r3
 800ce9c:	fb02 6101 	mla	r1, r2, r1, r6
 800cea0:	0c1e      	lsrs	r6, r3, #16
 800cea2:	0c0b      	lsrs	r3, r1, #16
 800cea4:	fb02 3306 	mla	r3, r2, r6, r3
 800cea8:	b289      	uxth	r1, r1
 800ceaa:	3001      	adds	r0, #1
 800ceac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ceb0:	4285      	cmp	r5, r0
 800ceb2:	f84c 1b04 	str.w	r1, [ip], #4
 800ceb6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ceba:	dcec      	bgt.n	800ce96 <__multadd+0x12>
 800cebc:	b30e      	cbz	r6, 800cf02 <__multadd+0x7e>
 800cebe:	68a3      	ldr	r3, [r4, #8]
 800cec0:	42ab      	cmp	r3, r5
 800cec2:	dc19      	bgt.n	800cef8 <__multadd+0x74>
 800cec4:	6861      	ldr	r1, [r4, #4]
 800cec6:	4638      	mov	r0, r7
 800cec8:	3101      	adds	r1, #1
 800ceca:	f7ff ff79 	bl	800cdc0 <_Balloc>
 800cece:	4680      	mov	r8, r0
 800ced0:	b928      	cbnz	r0, 800cede <__multadd+0x5a>
 800ced2:	4602      	mov	r2, r0
 800ced4:	4b0c      	ldr	r3, [pc, #48]	@ (800cf08 <__multadd+0x84>)
 800ced6:	480d      	ldr	r0, [pc, #52]	@ (800cf0c <__multadd+0x88>)
 800ced8:	21ba      	movs	r1, #186	@ 0xba
 800ceda:	f000 fedf 	bl	800dc9c <__assert_func>
 800cede:	6922      	ldr	r2, [r4, #16]
 800cee0:	3202      	adds	r2, #2
 800cee2:	f104 010c 	add.w	r1, r4, #12
 800cee6:	0092      	lsls	r2, r2, #2
 800cee8:	300c      	adds	r0, #12
 800ceea:	f7ff f800 	bl	800beee <memcpy>
 800ceee:	4621      	mov	r1, r4
 800cef0:	4638      	mov	r0, r7
 800cef2:	f7ff ffa5 	bl	800ce40 <_Bfree>
 800cef6:	4644      	mov	r4, r8
 800cef8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cefc:	3501      	adds	r5, #1
 800cefe:	615e      	str	r6, [r3, #20]
 800cf00:	6125      	str	r5, [r4, #16]
 800cf02:	4620      	mov	r0, r4
 800cf04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf08:	0800ecd8 	.word	0x0800ecd8
 800cf0c:	0800ece9 	.word	0x0800ece9

0800cf10 <__hi0bits>:
 800cf10:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cf14:	4603      	mov	r3, r0
 800cf16:	bf36      	itet	cc
 800cf18:	0403      	lslcc	r3, r0, #16
 800cf1a:	2000      	movcs	r0, #0
 800cf1c:	2010      	movcc	r0, #16
 800cf1e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cf22:	bf3c      	itt	cc
 800cf24:	021b      	lslcc	r3, r3, #8
 800cf26:	3008      	addcc	r0, #8
 800cf28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cf2c:	bf3c      	itt	cc
 800cf2e:	011b      	lslcc	r3, r3, #4
 800cf30:	3004      	addcc	r0, #4
 800cf32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cf36:	bf3c      	itt	cc
 800cf38:	009b      	lslcc	r3, r3, #2
 800cf3a:	3002      	addcc	r0, #2
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	db05      	blt.n	800cf4c <__hi0bits+0x3c>
 800cf40:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cf44:	f100 0001 	add.w	r0, r0, #1
 800cf48:	bf08      	it	eq
 800cf4a:	2020      	moveq	r0, #32
 800cf4c:	4770      	bx	lr

0800cf4e <__lo0bits>:
 800cf4e:	6803      	ldr	r3, [r0, #0]
 800cf50:	4602      	mov	r2, r0
 800cf52:	f013 0007 	ands.w	r0, r3, #7
 800cf56:	d00b      	beq.n	800cf70 <__lo0bits+0x22>
 800cf58:	07d9      	lsls	r1, r3, #31
 800cf5a:	d421      	bmi.n	800cfa0 <__lo0bits+0x52>
 800cf5c:	0798      	lsls	r0, r3, #30
 800cf5e:	bf49      	itett	mi
 800cf60:	085b      	lsrmi	r3, r3, #1
 800cf62:	089b      	lsrpl	r3, r3, #2
 800cf64:	2001      	movmi	r0, #1
 800cf66:	6013      	strmi	r3, [r2, #0]
 800cf68:	bf5c      	itt	pl
 800cf6a:	6013      	strpl	r3, [r2, #0]
 800cf6c:	2002      	movpl	r0, #2
 800cf6e:	4770      	bx	lr
 800cf70:	b299      	uxth	r1, r3
 800cf72:	b909      	cbnz	r1, 800cf78 <__lo0bits+0x2a>
 800cf74:	0c1b      	lsrs	r3, r3, #16
 800cf76:	2010      	movs	r0, #16
 800cf78:	b2d9      	uxtb	r1, r3
 800cf7a:	b909      	cbnz	r1, 800cf80 <__lo0bits+0x32>
 800cf7c:	3008      	adds	r0, #8
 800cf7e:	0a1b      	lsrs	r3, r3, #8
 800cf80:	0719      	lsls	r1, r3, #28
 800cf82:	bf04      	itt	eq
 800cf84:	091b      	lsreq	r3, r3, #4
 800cf86:	3004      	addeq	r0, #4
 800cf88:	0799      	lsls	r1, r3, #30
 800cf8a:	bf04      	itt	eq
 800cf8c:	089b      	lsreq	r3, r3, #2
 800cf8e:	3002      	addeq	r0, #2
 800cf90:	07d9      	lsls	r1, r3, #31
 800cf92:	d403      	bmi.n	800cf9c <__lo0bits+0x4e>
 800cf94:	085b      	lsrs	r3, r3, #1
 800cf96:	f100 0001 	add.w	r0, r0, #1
 800cf9a:	d003      	beq.n	800cfa4 <__lo0bits+0x56>
 800cf9c:	6013      	str	r3, [r2, #0]
 800cf9e:	4770      	bx	lr
 800cfa0:	2000      	movs	r0, #0
 800cfa2:	4770      	bx	lr
 800cfa4:	2020      	movs	r0, #32
 800cfa6:	4770      	bx	lr

0800cfa8 <__i2b>:
 800cfa8:	b510      	push	{r4, lr}
 800cfaa:	460c      	mov	r4, r1
 800cfac:	2101      	movs	r1, #1
 800cfae:	f7ff ff07 	bl	800cdc0 <_Balloc>
 800cfb2:	4602      	mov	r2, r0
 800cfb4:	b928      	cbnz	r0, 800cfc2 <__i2b+0x1a>
 800cfb6:	4b05      	ldr	r3, [pc, #20]	@ (800cfcc <__i2b+0x24>)
 800cfb8:	4805      	ldr	r0, [pc, #20]	@ (800cfd0 <__i2b+0x28>)
 800cfba:	f240 1145 	movw	r1, #325	@ 0x145
 800cfbe:	f000 fe6d 	bl	800dc9c <__assert_func>
 800cfc2:	2301      	movs	r3, #1
 800cfc4:	6144      	str	r4, [r0, #20]
 800cfc6:	6103      	str	r3, [r0, #16]
 800cfc8:	bd10      	pop	{r4, pc}
 800cfca:	bf00      	nop
 800cfcc:	0800ecd8 	.word	0x0800ecd8
 800cfd0:	0800ece9 	.word	0x0800ece9

0800cfd4 <__multiply>:
 800cfd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfd8:	4617      	mov	r7, r2
 800cfda:	690a      	ldr	r2, [r1, #16]
 800cfdc:	693b      	ldr	r3, [r7, #16]
 800cfde:	429a      	cmp	r2, r3
 800cfe0:	bfa8      	it	ge
 800cfe2:	463b      	movge	r3, r7
 800cfe4:	4689      	mov	r9, r1
 800cfe6:	bfa4      	itt	ge
 800cfe8:	460f      	movge	r7, r1
 800cfea:	4699      	movge	r9, r3
 800cfec:	693d      	ldr	r5, [r7, #16]
 800cfee:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cff2:	68bb      	ldr	r3, [r7, #8]
 800cff4:	6879      	ldr	r1, [r7, #4]
 800cff6:	eb05 060a 	add.w	r6, r5, sl
 800cffa:	42b3      	cmp	r3, r6
 800cffc:	b085      	sub	sp, #20
 800cffe:	bfb8      	it	lt
 800d000:	3101      	addlt	r1, #1
 800d002:	f7ff fedd 	bl	800cdc0 <_Balloc>
 800d006:	b930      	cbnz	r0, 800d016 <__multiply+0x42>
 800d008:	4602      	mov	r2, r0
 800d00a:	4b41      	ldr	r3, [pc, #260]	@ (800d110 <__multiply+0x13c>)
 800d00c:	4841      	ldr	r0, [pc, #260]	@ (800d114 <__multiply+0x140>)
 800d00e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d012:	f000 fe43 	bl	800dc9c <__assert_func>
 800d016:	f100 0414 	add.w	r4, r0, #20
 800d01a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d01e:	4623      	mov	r3, r4
 800d020:	2200      	movs	r2, #0
 800d022:	4573      	cmp	r3, lr
 800d024:	d320      	bcc.n	800d068 <__multiply+0x94>
 800d026:	f107 0814 	add.w	r8, r7, #20
 800d02a:	f109 0114 	add.w	r1, r9, #20
 800d02e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d032:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d036:	9302      	str	r3, [sp, #8]
 800d038:	1beb      	subs	r3, r5, r7
 800d03a:	3b15      	subs	r3, #21
 800d03c:	f023 0303 	bic.w	r3, r3, #3
 800d040:	3304      	adds	r3, #4
 800d042:	3715      	adds	r7, #21
 800d044:	42bd      	cmp	r5, r7
 800d046:	bf38      	it	cc
 800d048:	2304      	movcc	r3, #4
 800d04a:	9301      	str	r3, [sp, #4]
 800d04c:	9b02      	ldr	r3, [sp, #8]
 800d04e:	9103      	str	r1, [sp, #12]
 800d050:	428b      	cmp	r3, r1
 800d052:	d80c      	bhi.n	800d06e <__multiply+0x9a>
 800d054:	2e00      	cmp	r6, #0
 800d056:	dd03      	ble.n	800d060 <__multiply+0x8c>
 800d058:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d055      	beq.n	800d10c <__multiply+0x138>
 800d060:	6106      	str	r6, [r0, #16]
 800d062:	b005      	add	sp, #20
 800d064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d068:	f843 2b04 	str.w	r2, [r3], #4
 800d06c:	e7d9      	b.n	800d022 <__multiply+0x4e>
 800d06e:	f8b1 a000 	ldrh.w	sl, [r1]
 800d072:	f1ba 0f00 	cmp.w	sl, #0
 800d076:	d01f      	beq.n	800d0b8 <__multiply+0xe4>
 800d078:	46c4      	mov	ip, r8
 800d07a:	46a1      	mov	r9, r4
 800d07c:	2700      	movs	r7, #0
 800d07e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d082:	f8d9 3000 	ldr.w	r3, [r9]
 800d086:	fa1f fb82 	uxth.w	fp, r2
 800d08a:	b29b      	uxth	r3, r3
 800d08c:	fb0a 330b 	mla	r3, sl, fp, r3
 800d090:	443b      	add	r3, r7
 800d092:	f8d9 7000 	ldr.w	r7, [r9]
 800d096:	0c12      	lsrs	r2, r2, #16
 800d098:	0c3f      	lsrs	r7, r7, #16
 800d09a:	fb0a 7202 	mla	r2, sl, r2, r7
 800d09e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d0a2:	b29b      	uxth	r3, r3
 800d0a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d0a8:	4565      	cmp	r5, ip
 800d0aa:	f849 3b04 	str.w	r3, [r9], #4
 800d0ae:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d0b2:	d8e4      	bhi.n	800d07e <__multiply+0xaa>
 800d0b4:	9b01      	ldr	r3, [sp, #4]
 800d0b6:	50e7      	str	r7, [r4, r3]
 800d0b8:	9b03      	ldr	r3, [sp, #12]
 800d0ba:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d0be:	3104      	adds	r1, #4
 800d0c0:	f1b9 0f00 	cmp.w	r9, #0
 800d0c4:	d020      	beq.n	800d108 <__multiply+0x134>
 800d0c6:	6823      	ldr	r3, [r4, #0]
 800d0c8:	4647      	mov	r7, r8
 800d0ca:	46a4      	mov	ip, r4
 800d0cc:	f04f 0a00 	mov.w	sl, #0
 800d0d0:	f8b7 b000 	ldrh.w	fp, [r7]
 800d0d4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d0d8:	fb09 220b 	mla	r2, r9, fp, r2
 800d0dc:	4452      	add	r2, sl
 800d0de:	b29b      	uxth	r3, r3
 800d0e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d0e4:	f84c 3b04 	str.w	r3, [ip], #4
 800d0e8:	f857 3b04 	ldr.w	r3, [r7], #4
 800d0ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d0f0:	f8bc 3000 	ldrh.w	r3, [ip]
 800d0f4:	fb09 330a 	mla	r3, r9, sl, r3
 800d0f8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d0fc:	42bd      	cmp	r5, r7
 800d0fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d102:	d8e5      	bhi.n	800d0d0 <__multiply+0xfc>
 800d104:	9a01      	ldr	r2, [sp, #4]
 800d106:	50a3      	str	r3, [r4, r2]
 800d108:	3404      	adds	r4, #4
 800d10a:	e79f      	b.n	800d04c <__multiply+0x78>
 800d10c:	3e01      	subs	r6, #1
 800d10e:	e7a1      	b.n	800d054 <__multiply+0x80>
 800d110:	0800ecd8 	.word	0x0800ecd8
 800d114:	0800ece9 	.word	0x0800ece9

0800d118 <__pow5mult>:
 800d118:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d11c:	4615      	mov	r5, r2
 800d11e:	f012 0203 	ands.w	r2, r2, #3
 800d122:	4607      	mov	r7, r0
 800d124:	460e      	mov	r6, r1
 800d126:	d007      	beq.n	800d138 <__pow5mult+0x20>
 800d128:	4c25      	ldr	r4, [pc, #148]	@ (800d1c0 <__pow5mult+0xa8>)
 800d12a:	3a01      	subs	r2, #1
 800d12c:	2300      	movs	r3, #0
 800d12e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d132:	f7ff fea7 	bl	800ce84 <__multadd>
 800d136:	4606      	mov	r6, r0
 800d138:	10ad      	asrs	r5, r5, #2
 800d13a:	d03d      	beq.n	800d1b8 <__pow5mult+0xa0>
 800d13c:	69fc      	ldr	r4, [r7, #28]
 800d13e:	b97c      	cbnz	r4, 800d160 <__pow5mult+0x48>
 800d140:	2010      	movs	r0, #16
 800d142:	f7ff fd87 	bl	800cc54 <malloc>
 800d146:	4602      	mov	r2, r0
 800d148:	61f8      	str	r0, [r7, #28]
 800d14a:	b928      	cbnz	r0, 800d158 <__pow5mult+0x40>
 800d14c:	4b1d      	ldr	r3, [pc, #116]	@ (800d1c4 <__pow5mult+0xac>)
 800d14e:	481e      	ldr	r0, [pc, #120]	@ (800d1c8 <__pow5mult+0xb0>)
 800d150:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d154:	f000 fda2 	bl	800dc9c <__assert_func>
 800d158:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d15c:	6004      	str	r4, [r0, #0]
 800d15e:	60c4      	str	r4, [r0, #12]
 800d160:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d164:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d168:	b94c      	cbnz	r4, 800d17e <__pow5mult+0x66>
 800d16a:	f240 2171 	movw	r1, #625	@ 0x271
 800d16e:	4638      	mov	r0, r7
 800d170:	f7ff ff1a 	bl	800cfa8 <__i2b>
 800d174:	2300      	movs	r3, #0
 800d176:	f8c8 0008 	str.w	r0, [r8, #8]
 800d17a:	4604      	mov	r4, r0
 800d17c:	6003      	str	r3, [r0, #0]
 800d17e:	f04f 0900 	mov.w	r9, #0
 800d182:	07eb      	lsls	r3, r5, #31
 800d184:	d50a      	bpl.n	800d19c <__pow5mult+0x84>
 800d186:	4631      	mov	r1, r6
 800d188:	4622      	mov	r2, r4
 800d18a:	4638      	mov	r0, r7
 800d18c:	f7ff ff22 	bl	800cfd4 <__multiply>
 800d190:	4631      	mov	r1, r6
 800d192:	4680      	mov	r8, r0
 800d194:	4638      	mov	r0, r7
 800d196:	f7ff fe53 	bl	800ce40 <_Bfree>
 800d19a:	4646      	mov	r6, r8
 800d19c:	106d      	asrs	r5, r5, #1
 800d19e:	d00b      	beq.n	800d1b8 <__pow5mult+0xa0>
 800d1a0:	6820      	ldr	r0, [r4, #0]
 800d1a2:	b938      	cbnz	r0, 800d1b4 <__pow5mult+0x9c>
 800d1a4:	4622      	mov	r2, r4
 800d1a6:	4621      	mov	r1, r4
 800d1a8:	4638      	mov	r0, r7
 800d1aa:	f7ff ff13 	bl	800cfd4 <__multiply>
 800d1ae:	6020      	str	r0, [r4, #0]
 800d1b0:	f8c0 9000 	str.w	r9, [r0]
 800d1b4:	4604      	mov	r4, r0
 800d1b6:	e7e4      	b.n	800d182 <__pow5mult+0x6a>
 800d1b8:	4630      	mov	r0, r6
 800d1ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d1be:	bf00      	nop
 800d1c0:	0800ed9c 	.word	0x0800ed9c
 800d1c4:	0800ec69 	.word	0x0800ec69
 800d1c8:	0800ece9 	.word	0x0800ece9

0800d1cc <__lshift>:
 800d1cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d1d0:	460c      	mov	r4, r1
 800d1d2:	6849      	ldr	r1, [r1, #4]
 800d1d4:	6923      	ldr	r3, [r4, #16]
 800d1d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d1da:	68a3      	ldr	r3, [r4, #8]
 800d1dc:	4607      	mov	r7, r0
 800d1de:	4691      	mov	r9, r2
 800d1e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d1e4:	f108 0601 	add.w	r6, r8, #1
 800d1e8:	42b3      	cmp	r3, r6
 800d1ea:	db0b      	blt.n	800d204 <__lshift+0x38>
 800d1ec:	4638      	mov	r0, r7
 800d1ee:	f7ff fde7 	bl	800cdc0 <_Balloc>
 800d1f2:	4605      	mov	r5, r0
 800d1f4:	b948      	cbnz	r0, 800d20a <__lshift+0x3e>
 800d1f6:	4602      	mov	r2, r0
 800d1f8:	4b28      	ldr	r3, [pc, #160]	@ (800d29c <__lshift+0xd0>)
 800d1fa:	4829      	ldr	r0, [pc, #164]	@ (800d2a0 <__lshift+0xd4>)
 800d1fc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d200:	f000 fd4c 	bl	800dc9c <__assert_func>
 800d204:	3101      	adds	r1, #1
 800d206:	005b      	lsls	r3, r3, #1
 800d208:	e7ee      	b.n	800d1e8 <__lshift+0x1c>
 800d20a:	2300      	movs	r3, #0
 800d20c:	f100 0114 	add.w	r1, r0, #20
 800d210:	f100 0210 	add.w	r2, r0, #16
 800d214:	4618      	mov	r0, r3
 800d216:	4553      	cmp	r3, sl
 800d218:	db33      	blt.n	800d282 <__lshift+0xb6>
 800d21a:	6920      	ldr	r0, [r4, #16]
 800d21c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d220:	f104 0314 	add.w	r3, r4, #20
 800d224:	f019 091f 	ands.w	r9, r9, #31
 800d228:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d22c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d230:	d02b      	beq.n	800d28a <__lshift+0xbe>
 800d232:	f1c9 0e20 	rsb	lr, r9, #32
 800d236:	468a      	mov	sl, r1
 800d238:	2200      	movs	r2, #0
 800d23a:	6818      	ldr	r0, [r3, #0]
 800d23c:	fa00 f009 	lsl.w	r0, r0, r9
 800d240:	4310      	orrs	r0, r2
 800d242:	f84a 0b04 	str.w	r0, [sl], #4
 800d246:	f853 2b04 	ldr.w	r2, [r3], #4
 800d24a:	459c      	cmp	ip, r3
 800d24c:	fa22 f20e 	lsr.w	r2, r2, lr
 800d250:	d8f3      	bhi.n	800d23a <__lshift+0x6e>
 800d252:	ebac 0304 	sub.w	r3, ip, r4
 800d256:	3b15      	subs	r3, #21
 800d258:	f023 0303 	bic.w	r3, r3, #3
 800d25c:	3304      	adds	r3, #4
 800d25e:	f104 0015 	add.w	r0, r4, #21
 800d262:	4560      	cmp	r0, ip
 800d264:	bf88      	it	hi
 800d266:	2304      	movhi	r3, #4
 800d268:	50ca      	str	r2, [r1, r3]
 800d26a:	b10a      	cbz	r2, 800d270 <__lshift+0xa4>
 800d26c:	f108 0602 	add.w	r6, r8, #2
 800d270:	3e01      	subs	r6, #1
 800d272:	4638      	mov	r0, r7
 800d274:	612e      	str	r6, [r5, #16]
 800d276:	4621      	mov	r1, r4
 800d278:	f7ff fde2 	bl	800ce40 <_Bfree>
 800d27c:	4628      	mov	r0, r5
 800d27e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d282:	f842 0f04 	str.w	r0, [r2, #4]!
 800d286:	3301      	adds	r3, #1
 800d288:	e7c5      	b.n	800d216 <__lshift+0x4a>
 800d28a:	3904      	subs	r1, #4
 800d28c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d290:	f841 2f04 	str.w	r2, [r1, #4]!
 800d294:	459c      	cmp	ip, r3
 800d296:	d8f9      	bhi.n	800d28c <__lshift+0xc0>
 800d298:	e7ea      	b.n	800d270 <__lshift+0xa4>
 800d29a:	bf00      	nop
 800d29c:	0800ecd8 	.word	0x0800ecd8
 800d2a0:	0800ece9 	.word	0x0800ece9

0800d2a4 <__mcmp>:
 800d2a4:	690a      	ldr	r2, [r1, #16]
 800d2a6:	4603      	mov	r3, r0
 800d2a8:	6900      	ldr	r0, [r0, #16]
 800d2aa:	1a80      	subs	r0, r0, r2
 800d2ac:	b530      	push	{r4, r5, lr}
 800d2ae:	d10e      	bne.n	800d2ce <__mcmp+0x2a>
 800d2b0:	3314      	adds	r3, #20
 800d2b2:	3114      	adds	r1, #20
 800d2b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d2b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d2bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d2c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d2c4:	4295      	cmp	r5, r2
 800d2c6:	d003      	beq.n	800d2d0 <__mcmp+0x2c>
 800d2c8:	d205      	bcs.n	800d2d6 <__mcmp+0x32>
 800d2ca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d2ce:	bd30      	pop	{r4, r5, pc}
 800d2d0:	42a3      	cmp	r3, r4
 800d2d2:	d3f3      	bcc.n	800d2bc <__mcmp+0x18>
 800d2d4:	e7fb      	b.n	800d2ce <__mcmp+0x2a>
 800d2d6:	2001      	movs	r0, #1
 800d2d8:	e7f9      	b.n	800d2ce <__mcmp+0x2a>
	...

0800d2dc <__mdiff>:
 800d2dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2e0:	4689      	mov	r9, r1
 800d2e2:	4606      	mov	r6, r0
 800d2e4:	4611      	mov	r1, r2
 800d2e6:	4648      	mov	r0, r9
 800d2e8:	4614      	mov	r4, r2
 800d2ea:	f7ff ffdb 	bl	800d2a4 <__mcmp>
 800d2ee:	1e05      	subs	r5, r0, #0
 800d2f0:	d112      	bne.n	800d318 <__mdiff+0x3c>
 800d2f2:	4629      	mov	r1, r5
 800d2f4:	4630      	mov	r0, r6
 800d2f6:	f7ff fd63 	bl	800cdc0 <_Balloc>
 800d2fa:	4602      	mov	r2, r0
 800d2fc:	b928      	cbnz	r0, 800d30a <__mdiff+0x2e>
 800d2fe:	4b3f      	ldr	r3, [pc, #252]	@ (800d3fc <__mdiff+0x120>)
 800d300:	f240 2137 	movw	r1, #567	@ 0x237
 800d304:	483e      	ldr	r0, [pc, #248]	@ (800d400 <__mdiff+0x124>)
 800d306:	f000 fcc9 	bl	800dc9c <__assert_func>
 800d30a:	2301      	movs	r3, #1
 800d30c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d310:	4610      	mov	r0, r2
 800d312:	b003      	add	sp, #12
 800d314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d318:	bfbc      	itt	lt
 800d31a:	464b      	movlt	r3, r9
 800d31c:	46a1      	movlt	r9, r4
 800d31e:	4630      	mov	r0, r6
 800d320:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d324:	bfba      	itte	lt
 800d326:	461c      	movlt	r4, r3
 800d328:	2501      	movlt	r5, #1
 800d32a:	2500      	movge	r5, #0
 800d32c:	f7ff fd48 	bl	800cdc0 <_Balloc>
 800d330:	4602      	mov	r2, r0
 800d332:	b918      	cbnz	r0, 800d33c <__mdiff+0x60>
 800d334:	4b31      	ldr	r3, [pc, #196]	@ (800d3fc <__mdiff+0x120>)
 800d336:	f240 2145 	movw	r1, #581	@ 0x245
 800d33a:	e7e3      	b.n	800d304 <__mdiff+0x28>
 800d33c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d340:	6926      	ldr	r6, [r4, #16]
 800d342:	60c5      	str	r5, [r0, #12]
 800d344:	f109 0310 	add.w	r3, r9, #16
 800d348:	f109 0514 	add.w	r5, r9, #20
 800d34c:	f104 0e14 	add.w	lr, r4, #20
 800d350:	f100 0b14 	add.w	fp, r0, #20
 800d354:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d358:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d35c:	9301      	str	r3, [sp, #4]
 800d35e:	46d9      	mov	r9, fp
 800d360:	f04f 0c00 	mov.w	ip, #0
 800d364:	9b01      	ldr	r3, [sp, #4]
 800d366:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d36a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d36e:	9301      	str	r3, [sp, #4]
 800d370:	fa1f f38a 	uxth.w	r3, sl
 800d374:	4619      	mov	r1, r3
 800d376:	b283      	uxth	r3, r0
 800d378:	1acb      	subs	r3, r1, r3
 800d37a:	0c00      	lsrs	r0, r0, #16
 800d37c:	4463      	add	r3, ip
 800d37e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d382:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d386:	b29b      	uxth	r3, r3
 800d388:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d38c:	4576      	cmp	r6, lr
 800d38e:	f849 3b04 	str.w	r3, [r9], #4
 800d392:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d396:	d8e5      	bhi.n	800d364 <__mdiff+0x88>
 800d398:	1b33      	subs	r3, r6, r4
 800d39a:	3b15      	subs	r3, #21
 800d39c:	f023 0303 	bic.w	r3, r3, #3
 800d3a0:	3415      	adds	r4, #21
 800d3a2:	3304      	adds	r3, #4
 800d3a4:	42a6      	cmp	r6, r4
 800d3a6:	bf38      	it	cc
 800d3a8:	2304      	movcc	r3, #4
 800d3aa:	441d      	add	r5, r3
 800d3ac:	445b      	add	r3, fp
 800d3ae:	461e      	mov	r6, r3
 800d3b0:	462c      	mov	r4, r5
 800d3b2:	4544      	cmp	r4, r8
 800d3b4:	d30e      	bcc.n	800d3d4 <__mdiff+0xf8>
 800d3b6:	f108 0103 	add.w	r1, r8, #3
 800d3ba:	1b49      	subs	r1, r1, r5
 800d3bc:	f021 0103 	bic.w	r1, r1, #3
 800d3c0:	3d03      	subs	r5, #3
 800d3c2:	45a8      	cmp	r8, r5
 800d3c4:	bf38      	it	cc
 800d3c6:	2100      	movcc	r1, #0
 800d3c8:	440b      	add	r3, r1
 800d3ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d3ce:	b191      	cbz	r1, 800d3f6 <__mdiff+0x11a>
 800d3d0:	6117      	str	r7, [r2, #16]
 800d3d2:	e79d      	b.n	800d310 <__mdiff+0x34>
 800d3d4:	f854 1b04 	ldr.w	r1, [r4], #4
 800d3d8:	46e6      	mov	lr, ip
 800d3da:	0c08      	lsrs	r0, r1, #16
 800d3dc:	fa1c fc81 	uxtah	ip, ip, r1
 800d3e0:	4471      	add	r1, lr
 800d3e2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d3e6:	b289      	uxth	r1, r1
 800d3e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d3ec:	f846 1b04 	str.w	r1, [r6], #4
 800d3f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d3f4:	e7dd      	b.n	800d3b2 <__mdiff+0xd6>
 800d3f6:	3f01      	subs	r7, #1
 800d3f8:	e7e7      	b.n	800d3ca <__mdiff+0xee>
 800d3fa:	bf00      	nop
 800d3fc:	0800ecd8 	.word	0x0800ecd8
 800d400:	0800ece9 	.word	0x0800ece9

0800d404 <__d2b>:
 800d404:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d408:	460f      	mov	r7, r1
 800d40a:	2101      	movs	r1, #1
 800d40c:	ec59 8b10 	vmov	r8, r9, d0
 800d410:	4616      	mov	r6, r2
 800d412:	f7ff fcd5 	bl	800cdc0 <_Balloc>
 800d416:	4604      	mov	r4, r0
 800d418:	b930      	cbnz	r0, 800d428 <__d2b+0x24>
 800d41a:	4602      	mov	r2, r0
 800d41c:	4b23      	ldr	r3, [pc, #140]	@ (800d4ac <__d2b+0xa8>)
 800d41e:	4824      	ldr	r0, [pc, #144]	@ (800d4b0 <__d2b+0xac>)
 800d420:	f240 310f 	movw	r1, #783	@ 0x30f
 800d424:	f000 fc3a 	bl	800dc9c <__assert_func>
 800d428:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d42c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d430:	b10d      	cbz	r5, 800d436 <__d2b+0x32>
 800d432:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d436:	9301      	str	r3, [sp, #4]
 800d438:	f1b8 0300 	subs.w	r3, r8, #0
 800d43c:	d023      	beq.n	800d486 <__d2b+0x82>
 800d43e:	4668      	mov	r0, sp
 800d440:	9300      	str	r3, [sp, #0]
 800d442:	f7ff fd84 	bl	800cf4e <__lo0bits>
 800d446:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d44a:	b1d0      	cbz	r0, 800d482 <__d2b+0x7e>
 800d44c:	f1c0 0320 	rsb	r3, r0, #32
 800d450:	fa02 f303 	lsl.w	r3, r2, r3
 800d454:	430b      	orrs	r3, r1
 800d456:	40c2      	lsrs	r2, r0
 800d458:	6163      	str	r3, [r4, #20]
 800d45a:	9201      	str	r2, [sp, #4]
 800d45c:	9b01      	ldr	r3, [sp, #4]
 800d45e:	61a3      	str	r3, [r4, #24]
 800d460:	2b00      	cmp	r3, #0
 800d462:	bf0c      	ite	eq
 800d464:	2201      	moveq	r2, #1
 800d466:	2202      	movne	r2, #2
 800d468:	6122      	str	r2, [r4, #16]
 800d46a:	b1a5      	cbz	r5, 800d496 <__d2b+0x92>
 800d46c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d470:	4405      	add	r5, r0
 800d472:	603d      	str	r5, [r7, #0]
 800d474:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d478:	6030      	str	r0, [r6, #0]
 800d47a:	4620      	mov	r0, r4
 800d47c:	b003      	add	sp, #12
 800d47e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d482:	6161      	str	r1, [r4, #20]
 800d484:	e7ea      	b.n	800d45c <__d2b+0x58>
 800d486:	a801      	add	r0, sp, #4
 800d488:	f7ff fd61 	bl	800cf4e <__lo0bits>
 800d48c:	9b01      	ldr	r3, [sp, #4]
 800d48e:	6163      	str	r3, [r4, #20]
 800d490:	3020      	adds	r0, #32
 800d492:	2201      	movs	r2, #1
 800d494:	e7e8      	b.n	800d468 <__d2b+0x64>
 800d496:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d49a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d49e:	6038      	str	r0, [r7, #0]
 800d4a0:	6918      	ldr	r0, [r3, #16]
 800d4a2:	f7ff fd35 	bl	800cf10 <__hi0bits>
 800d4a6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d4aa:	e7e5      	b.n	800d478 <__d2b+0x74>
 800d4ac:	0800ecd8 	.word	0x0800ecd8
 800d4b0:	0800ece9 	.word	0x0800ece9

0800d4b4 <__ssputs_r>:
 800d4b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d4b8:	688e      	ldr	r6, [r1, #8]
 800d4ba:	461f      	mov	r7, r3
 800d4bc:	42be      	cmp	r6, r7
 800d4be:	680b      	ldr	r3, [r1, #0]
 800d4c0:	4682      	mov	sl, r0
 800d4c2:	460c      	mov	r4, r1
 800d4c4:	4690      	mov	r8, r2
 800d4c6:	d82d      	bhi.n	800d524 <__ssputs_r+0x70>
 800d4c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d4cc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d4d0:	d026      	beq.n	800d520 <__ssputs_r+0x6c>
 800d4d2:	6965      	ldr	r5, [r4, #20]
 800d4d4:	6909      	ldr	r1, [r1, #16]
 800d4d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d4da:	eba3 0901 	sub.w	r9, r3, r1
 800d4de:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d4e2:	1c7b      	adds	r3, r7, #1
 800d4e4:	444b      	add	r3, r9
 800d4e6:	106d      	asrs	r5, r5, #1
 800d4e8:	429d      	cmp	r5, r3
 800d4ea:	bf38      	it	cc
 800d4ec:	461d      	movcc	r5, r3
 800d4ee:	0553      	lsls	r3, r2, #21
 800d4f0:	d527      	bpl.n	800d542 <__ssputs_r+0x8e>
 800d4f2:	4629      	mov	r1, r5
 800d4f4:	f7ff fbd8 	bl	800cca8 <_malloc_r>
 800d4f8:	4606      	mov	r6, r0
 800d4fa:	b360      	cbz	r0, 800d556 <__ssputs_r+0xa2>
 800d4fc:	6921      	ldr	r1, [r4, #16]
 800d4fe:	464a      	mov	r2, r9
 800d500:	f7fe fcf5 	bl	800beee <memcpy>
 800d504:	89a3      	ldrh	r3, [r4, #12]
 800d506:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d50a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d50e:	81a3      	strh	r3, [r4, #12]
 800d510:	6126      	str	r6, [r4, #16]
 800d512:	6165      	str	r5, [r4, #20]
 800d514:	444e      	add	r6, r9
 800d516:	eba5 0509 	sub.w	r5, r5, r9
 800d51a:	6026      	str	r6, [r4, #0]
 800d51c:	60a5      	str	r5, [r4, #8]
 800d51e:	463e      	mov	r6, r7
 800d520:	42be      	cmp	r6, r7
 800d522:	d900      	bls.n	800d526 <__ssputs_r+0x72>
 800d524:	463e      	mov	r6, r7
 800d526:	6820      	ldr	r0, [r4, #0]
 800d528:	4632      	mov	r2, r6
 800d52a:	4641      	mov	r1, r8
 800d52c:	f000 fb6a 	bl	800dc04 <memmove>
 800d530:	68a3      	ldr	r3, [r4, #8]
 800d532:	1b9b      	subs	r3, r3, r6
 800d534:	60a3      	str	r3, [r4, #8]
 800d536:	6823      	ldr	r3, [r4, #0]
 800d538:	4433      	add	r3, r6
 800d53a:	6023      	str	r3, [r4, #0]
 800d53c:	2000      	movs	r0, #0
 800d53e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d542:	462a      	mov	r2, r5
 800d544:	f000 fbee 	bl	800dd24 <_realloc_r>
 800d548:	4606      	mov	r6, r0
 800d54a:	2800      	cmp	r0, #0
 800d54c:	d1e0      	bne.n	800d510 <__ssputs_r+0x5c>
 800d54e:	6921      	ldr	r1, [r4, #16]
 800d550:	4650      	mov	r0, sl
 800d552:	f7ff fb35 	bl	800cbc0 <_free_r>
 800d556:	230c      	movs	r3, #12
 800d558:	f8ca 3000 	str.w	r3, [sl]
 800d55c:	89a3      	ldrh	r3, [r4, #12]
 800d55e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d562:	81a3      	strh	r3, [r4, #12]
 800d564:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d568:	e7e9      	b.n	800d53e <__ssputs_r+0x8a>
	...

0800d56c <_svfiprintf_r>:
 800d56c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d570:	4698      	mov	r8, r3
 800d572:	898b      	ldrh	r3, [r1, #12]
 800d574:	061b      	lsls	r3, r3, #24
 800d576:	b09d      	sub	sp, #116	@ 0x74
 800d578:	4607      	mov	r7, r0
 800d57a:	460d      	mov	r5, r1
 800d57c:	4614      	mov	r4, r2
 800d57e:	d510      	bpl.n	800d5a2 <_svfiprintf_r+0x36>
 800d580:	690b      	ldr	r3, [r1, #16]
 800d582:	b973      	cbnz	r3, 800d5a2 <_svfiprintf_r+0x36>
 800d584:	2140      	movs	r1, #64	@ 0x40
 800d586:	f7ff fb8f 	bl	800cca8 <_malloc_r>
 800d58a:	6028      	str	r0, [r5, #0]
 800d58c:	6128      	str	r0, [r5, #16]
 800d58e:	b930      	cbnz	r0, 800d59e <_svfiprintf_r+0x32>
 800d590:	230c      	movs	r3, #12
 800d592:	603b      	str	r3, [r7, #0]
 800d594:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d598:	b01d      	add	sp, #116	@ 0x74
 800d59a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d59e:	2340      	movs	r3, #64	@ 0x40
 800d5a0:	616b      	str	r3, [r5, #20]
 800d5a2:	2300      	movs	r3, #0
 800d5a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d5a6:	2320      	movs	r3, #32
 800d5a8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d5ac:	f8cd 800c 	str.w	r8, [sp, #12]
 800d5b0:	2330      	movs	r3, #48	@ 0x30
 800d5b2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d750 <_svfiprintf_r+0x1e4>
 800d5b6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d5ba:	f04f 0901 	mov.w	r9, #1
 800d5be:	4623      	mov	r3, r4
 800d5c0:	469a      	mov	sl, r3
 800d5c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d5c6:	b10a      	cbz	r2, 800d5cc <_svfiprintf_r+0x60>
 800d5c8:	2a25      	cmp	r2, #37	@ 0x25
 800d5ca:	d1f9      	bne.n	800d5c0 <_svfiprintf_r+0x54>
 800d5cc:	ebba 0b04 	subs.w	fp, sl, r4
 800d5d0:	d00b      	beq.n	800d5ea <_svfiprintf_r+0x7e>
 800d5d2:	465b      	mov	r3, fp
 800d5d4:	4622      	mov	r2, r4
 800d5d6:	4629      	mov	r1, r5
 800d5d8:	4638      	mov	r0, r7
 800d5da:	f7ff ff6b 	bl	800d4b4 <__ssputs_r>
 800d5de:	3001      	adds	r0, #1
 800d5e0:	f000 80a7 	beq.w	800d732 <_svfiprintf_r+0x1c6>
 800d5e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d5e6:	445a      	add	r2, fp
 800d5e8:	9209      	str	r2, [sp, #36]	@ 0x24
 800d5ea:	f89a 3000 	ldrb.w	r3, [sl]
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	f000 809f 	beq.w	800d732 <_svfiprintf_r+0x1c6>
 800d5f4:	2300      	movs	r3, #0
 800d5f6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d5fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d5fe:	f10a 0a01 	add.w	sl, sl, #1
 800d602:	9304      	str	r3, [sp, #16]
 800d604:	9307      	str	r3, [sp, #28]
 800d606:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d60a:	931a      	str	r3, [sp, #104]	@ 0x68
 800d60c:	4654      	mov	r4, sl
 800d60e:	2205      	movs	r2, #5
 800d610:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d614:	484e      	ldr	r0, [pc, #312]	@ (800d750 <_svfiprintf_r+0x1e4>)
 800d616:	f7f2 fdfb 	bl	8000210 <memchr>
 800d61a:	9a04      	ldr	r2, [sp, #16]
 800d61c:	b9d8      	cbnz	r0, 800d656 <_svfiprintf_r+0xea>
 800d61e:	06d0      	lsls	r0, r2, #27
 800d620:	bf44      	itt	mi
 800d622:	2320      	movmi	r3, #32
 800d624:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d628:	0711      	lsls	r1, r2, #28
 800d62a:	bf44      	itt	mi
 800d62c:	232b      	movmi	r3, #43	@ 0x2b
 800d62e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d632:	f89a 3000 	ldrb.w	r3, [sl]
 800d636:	2b2a      	cmp	r3, #42	@ 0x2a
 800d638:	d015      	beq.n	800d666 <_svfiprintf_r+0xfa>
 800d63a:	9a07      	ldr	r2, [sp, #28]
 800d63c:	4654      	mov	r4, sl
 800d63e:	2000      	movs	r0, #0
 800d640:	f04f 0c0a 	mov.w	ip, #10
 800d644:	4621      	mov	r1, r4
 800d646:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d64a:	3b30      	subs	r3, #48	@ 0x30
 800d64c:	2b09      	cmp	r3, #9
 800d64e:	d94b      	bls.n	800d6e8 <_svfiprintf_r+0x17c>
 800d650:	b1b0      	cbz	r0, 800d680 <_svfiprintf_r+0x114>
 800d652:	9207      	str	r2, [sp, #28]
 800d654:	e014      	b.n	800d680 <_svfiprintf_r+0x114>
 800d656:	eba0 0308 	sub.w	r3, r0, r8
 800d65a:	fa09 f303 	lsl.w	r3, r9, r3
 800d65e:	4313      	orrs	r3, r2
 800d660:	9304      	str	r3, [sp, #16]
 800d662:	46a2      	mov	sl, r4
 800d664:	e7d2      	b.n	800d60c <_svfiprintf_r+0xa0>
 800d666:	9b03      	ldr	r3, [sp, #12]
 800d668:	1d19      	adds	r1, r3, #4
 800d66a:	681b      	ldr	r3, [r3, #0]
 800d66c:	9103      	str	r1, [sp, #12]
 800d66e:	2b00      	cmp	r3, #0
 800d670:	bfbb      	ittet	lt
 800d672:	425b      	neglt	r3, r3
 800d674:	f042 0202 	orrlt.w	r2, r2, #2
 800d678:	9307      	strge	r3, [sp, #28]
 800d67a:	9307      	strlt	r3, [sp, #28]
 800d67c:	bfb8      	it	lt
 800d67e:	9204      	strlt	r2, [sp, #16]
 800d680:	7823      	ldrb	r3, [r4, #0]
 800d682:	2b2e      	cmp	r3, #46	@ 0x2e
 800d684:	d10a      	bne.n	800d69c <_svfiprintf_r+0x130>
 800d686:	7863      	ldrb	r3, [r4, #1]
 800d688:	2b2a      	cmp	r3, #42	@ 0x2a
 800d68a:	d132      	bne.n	800d6f2 <_svfiprintf_r+0x186>
 800d68c:	9b03      	ldr	r3, [sp, #12]
 800d68e:	1d1a      	adds	r2, r3, #4
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	9203      	str	r2, [sp, #12]
 800d694:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d698:	3402      	adds	r4, #2
 800d69a:	9305      	str	r3, [sp, #20]
 800d69c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d760 <_svfiprintf_r+0x1f4>
 800d6a0:	7821      	ldrb	r1, [r4, #0]
 800d6a2:	2203      	movs	r2, #3
 800d6a4:	4650      	mov	r0, sl
 800d6a6:	f7f2 fdb3 	bl	8000210 <memchr>
 800d6aa:	b138      	cbz	r0, 800d6bc <_svfiprintf_r+0x150>
 800d6ac:	9b04      	ldr	r3, [sp, #16]
 800d6ae:	eba0 000a 	sub.w	r0, r0, sl
 800d6b2:	2240      	movs	r2, #64	@ 0x40
 800d6b4:	4082      	lsls	r2, r0
 800d6b6:	4313      	orrs	r3, r2
 800d6b8:	3401      	adds	r4, #1
 800d6ba:	9304      	str	r3, [sp, #16]
 800d6bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6c0:	4824      	ldr	r0, [pc, #144]	@ (800d754 <_svfiprintf_r+0x1e8>)
 800d6c2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d6c6:	2206      	movs	r2, #6
 800d6c8:	f7f2 fda2 	bl	8000210 <memchr>
 800d6cc:	2800      	cmp	r0, #0
 800d6ce:	d036      	beq.n	800d73e <_svfiprintf_r+0x1d2>
 800d6d0:	4b21      	ldr	r3, [pc, #132]	@ (800d758 <_svfiprintf_r+0x1ec>)
 800d6d2:	bb1b      	cbnz	r3, 800d71c <_svfiprintf_r+0x1b0>
 800d6d4:	9b03      	ldr	r3, [sp, #12]
 800d6d6:	3307      	adds	r3, #7
 800d6d8:	f023 0307 	bic.w	r3, r3, #7
 800d6dc:	3308      	adds	r3, #8
 800d6de:	9303      	str	r3, [sp, #12]
 800d6e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6e2:	4433      	add	r3, r6
 800d6e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d6e6:	e76a      	b.n	800d5be <_svfiprintf_r+0x52>
 800d6e8:	fb0c 3202 	mla	r2, ip, r2, r3
 800d6ec:	460c      	mov	r4, r1
 800d6ee:	2001      	movs	r0, #1
 800d6f0:	e7a8      	b.n	800d644 <_svfiprintf_r+0xd8>
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	3401      	adds	r4, #1
 800d6f6:	9305      	str	r3, [sp, #20]
 800d6f8:	4619      	mov	r1, r3
 800d6fa:	f04f 0c0a 	mov.w	ip, #10
 800d6fe:	4620      	mov	r0, r4
 800d700:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d704:	3a30      	subs	r2, #48	@ 0x30
 800d706:	2a09      	cmp	r2, #9
 800d708:	d903      	bls.n	800d712 <_svfiprintf_r+0x1a6>
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d0c6      	beq.n	800d69c <_svfiprintf_r+0x130>
 800d70e:	9105      	str	r1, [sp, #20]
 800d710:	e7c4      	b.n	800d69c <_svfiprintf_r+0x130>
 800d712:	fb0c 2101 	mla	r1, ip, r1, r2
 800d716:	4604      	mov	r4, r0
 800d718:	2301      	movs	r3, #1
 800d71a:	e7f0      	b.n	800d6fe <_svfiprintf_r+0x192>
 800d71c:	ab03      	add	r3, sp, #12
 800d71e:	9300      	str	r3, [sp, #0]
 800d720:	462a      	mov	r2, r5
 800d722:	4b0e      	ldr	r3, [pc, #56]	@ (800d75c <_svfiprintf_r+0x1f0>)
 800d724:	a904      	add	r1, sp, #16
 800d726:	4638      	mov	r0, r7
 800d728:	f7fd fd0e 	bl	800b148 <_printf_float>
 800d72c:	1c42      	adds	r2, r0, #1
 800d72e:	4606      	mov	r6, r0
 800d730:	d1d6      	bne.n	800d6e0 <_svfiprintf_r+0x174>
 800d732:	89ab      	ldrh	r3, [r5, #12]
 800d734:	065b      	lsls	r3, r3, #25
 800d736:	f53f af2d 	bmi.w	800d594 <_svfiprintf_r+0x28>
 800d73a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d73c:	e72c      	b.n	800d598 <_svfiprintf_r+0x2c>
 800d73e:	ab03      	add	r3, sp, #12
 800d740:	9300      	str	r3, [sp, #0]
 800d742:	462a      	mov	r2, r5
 800d744:	4b05      	ldr	r3, [pc, #20]	@ (800d75c <_svfiprintf_r+0x1f0>)
 800d746:	a904      	add	r1, sp, #16
 800d748:	4638      	mov	r0, r7
 800d74a:	f7fd ff95 	bl	800b678 <_printf_i>
 800d74e:	e7ed      	b.n	800d72c <_svfiprintf_r+0x1c0>
 800d750:	0800ed42 	.word	0x0800ed42
 800d754:	0800ed4c 	.word	0x0800ed4c
 800d758:	0800b149 	.word	0x0800b149
 800d75c:	0800d4b5 	.word	0x0800d4b5
 800d760:	0800ed48 	.word	0x0800ed48

0800d764 <__sfputc_r>:
 800d764:	6893      	ldr	r3, [r2, #8]
 800d766:	3b01      	subs	r3, #1
 800d768:	2b00      	cmp	r3, #0
 800d76a:	b410      	push	{r4}
 800d76c:	6093      	str	r3, [r2, #8]
 800d76e:	da08      	bge.n	800d782 <__sfputc_r+0x1e>
 800d770:	6994      	ldr	r4, [r2, #24]
 800d772:	42a3      	cmp	r3, r4
 800d774:	db01      	blt.n	800d77a <__sfputc_r+0x16>
 800d776:	290a      	cmp	r1, #10
 800d778:	d103      	bne.n	800d782 <__sfputc_r+0x1e>
 800d77a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d77e:	f7fe ba44 	b.w	800bc0a <__swbuf_r>
 800d782:	6813      	ldr	r3, [r2, #0]
 800d784:	1c58      	adds	r0, r3, #1
 800d786:	6010      	str	r0, [r2, #0]
 800d788:	7019      	strb	r1, [r3, #0]
 800d78a:	4608      	mov	r0, r1
 800d78c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d790:	4770      	bx	lr

0800d792 <__sfputs_r>:
 800d792:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d794:	4606      	mov	r6, r0
 800d796:	460f      	mov	r7, r1
 800d798:	4614      	mov	r4, r2
 800d79a:	18d5      	adds	r5, r2, r3
 800d79c:	42ac      	cmp	r4, r5
 800d79e:	d101      	bne.n	800d7a4 <__sfputs_r+0x12>
 800d7a0:	2000      	movs	r0, #0
 800d7a2:	e007      	b.n	800d7b4 <__sfputs_r+0x22>
 800d7a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7a8:	463a      	mov	r2, r7
 800d7aa:	4630      	mov	r0, r6
 800d7ac:	f7ff ffda 	bl	800d764 <__sfputc_r>
 800d7b0:	1c43      	adds	r3, r0, #1
 800d7b2:	d1f3      	bne.n	800d79c <__sfputs_r+0xa>
 800d7b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d7b8 <_vfiprintf_r>:
 800d7b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7bc:	460d      	mov	r5, r1
 800d7be:	b09d      	sub	sp, #116	@ 0x74
 800d7c0:	4614      	mov	r4, r2
 800d7c2:	4698      	mov	r8, r3
 800d7c4:	4606      	mov	r6, r0
 800d7c6:	b118      	cbz	r0, 800d7d0 <_vfiprintf_r+0x18>
 800d7c8:	6a03      	ldr	r3, [r0, #32]
 800d7ca:	b90b      	cbnz	r3, 800d7d0 <_vfiprintf_r+0x18>
 800d7cc:	f7fe f8fe 	bl	800b9cc <__sinit>
 800d7d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d7d2:	07d9      	lsls	r1, r3, #31
 800d7d4:	d405      	bmi.n	800d7e2 <_vfiprintf_r+0x2a>
 800d7d6:	89ab      	ldrh	r3, [r5, #12]
 800d7d8:	059a      	lsls	r2, r3, #22
 800d7da:	d402      	bmi.n	800d7e2 <_vfiprintf_r+0x2a>
 800d7dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d7de:	f7fe fb84 	bl	800beea <__retarget_lock_acquire_recursive>
 800d7e2:	89ab      	ldrh	r3, [r5, #12]
 800d7e4:	071b      	lsls	r3, r3, #28
 800d7e6:	d501      	bpl.n	800d7ec <_vfiprintf_r+0x34>
 800d7e8:	692b      	ldr	r3, [r5, #16]
 800d7ea:	b99b      	cbnz	r3, 800d814 <_vfiprintf_r+0x5c>
 800d7ec:	4629      	mov	r1, r5
 800d7ee:	4630      	mov	r0, r6
 800d7f0:	f7fe fa4a 	bl	800bc88 <__swsetup_r>
 800d7f4:	b170      	cbz	r0, 800d814 <_vfiprintf_r+0x5c>
 800d7f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d7f8:	07dc      	lsls	r4, r3, #31
 800d7fa:	d504      	bpl.n	800d806 <_vfiprintf_r+0x4e>
 800d7fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d800:	b01d      	add	sp, #116	@ 0x74
 800d802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d806:	89ab      	ldrh	r3, [r5, #12]
 800d808:	0598      	lsls	r0, r3, #22
 800d80a:	d4f7      	bmi.n	800d7fc <_vfiprintf_r+0x44>
 800d80c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d80e:	f7fe fb6d 	bl	800beec <__retarget_lock_release_recursive>
 800d812:	e7f3      	b.n	800d7fc <_vfiprintf_r+0x44>
 800d814:	2300      	movs	r3, #0
 800d816:	9309      	str	r3, [sp, #36]	@ 0x24
 800d818:	2320      	movs	r3, #32
 800d81a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d81e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d822:	2330      	movs	r3, #48	@ 0x30
 800d824:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d9d4 <_vfiprintf_r+0x21c>
 800d828:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d82c:	f04f 0901 	mov.w	r9, #1
 800d830:	4623      	mov	r3, r4
 800d832:	469a      	mov	sl, r3
 800d834:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d838:	b10a      	cbz	r2, 800d83e <_vfiprintf_r+0x86>
 800d83a:	2a25      	cmp	r2, #37	@ 0x25
 800d83c:	d1f9      	bne.n	800d832 <_vfiprintf_r+0x7a>
 800d83e:	ebba 0b04 	subs.w	fp, sl, r4
 800d842:	d00b      	beq.n	800d85c <_vfiprintf_r+0xa4>
 800d844:	465b      	mov	r3, fp
 800d846:	4622      	mov	r2, r4
 800d848:	4629      	mov	r1, r5
 800d84a:	4630      	mov	r0, r6
 800d84c:	f7ff ffa1 	bl	800d792 <__sfputs_r>
 800d850:	3001      	adds	r0, #1
 800d852:	f000 80a7 	beq.w	800d9a4 <_vfiprintf_r+0x1ec>
 800d856:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d858:	445a      	add	r2, fp
 800d85a:	9209      	str	r2, [sp, #36]	@ 0x24
 800d85c:	f89a 3000 	ldrb.w	r3, [sl]
 800d860:	2b00      	cmp	r3, #0
 800d862:	f000 809f 	beq.w	800d9a4 <_vfiprintf_r+0x1ec>
 800d866:	2300      	movs	r3, #0
 800d868:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d86c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d870:	f10a 0a01 	add.w	sl, sl, #1
 800d874:	9304      	str	r3, [sp, #16]
 800d876:	9307      	str	r3, [sp, #28]
 800d878:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d87c:	931a      	str	r3, [sp, #104]	@ 0x68
 800d87e:	4654      	mov	r4, sl
 800d880:	2205      	movs	r2, #5
 800d882:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d886:	4853      	ldr	r0, [pc, #332]	@ (800d9d4 <_vfiprintf_r+0x21c>)
 800d888:	f7f2 fcc2 	bl	8000210 <memchr>
 800d88c:	9a04      	ldr	r2, [sp, #16]
 800d88e:	b9d8      	cbnz	r0, 800d8c8 <_vfiprintf_r+0x110>
 800d890:	06d1      	lsls	r1, r2, #27
 800d892:	bf44      	itt	mi
 800d894:	2320      	movmi	r3, #32
 800d896:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d89a:	0713      	lsls	r3, r2, #28
 800d89c:	bf44      	itt	mi
 800d89e:	232b      	movmi	r3, #43	@ 0x2b
 800d8a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d8a4:	f89a 3000 	ldrb.w	r3, [sl]
 800d8a8:	2b2a      	cmp	r3, #42	@ 0x2a
 800d8aa:	d015      	beq.n	800d8d8 <_vfiprintf_r+0x120>
 800d8ac:	9a07      	ldr	r2, [sp, #28]
 800d8ae:	4654      	mov	r4, sl
 800d8b0:	2000      	movs	r0, #0
 800d8b2:	f04f 0c0a 	mov.w	ip, #10
 800d8b6:	4621      	mov	r1, r4
 800d8b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d8bc:	3b30      	subs	r3, #48	@ 0x30
 800d8be:	2b09      	cmp	r3, #9
 800d8c0:	d94b      	bls.n	800d95a <_vfiprintf_r+0x1a2>
 800d8c2:	b1b0      	cbz	r0, 800d8f2 <_vfiprintf_r+0x13a>
 800d8c4:	9207      	str	r2, [sp, #28]
 800d8c6:	e014      	b.n	800d8f2 <_vfiprintf_r+0x13a>
 800d8c8:	eba0 0308 	sub.w	r3, r0, r8
 800d8cc:	fa09 f303 	lsl.w	r3, r9, r3
 800d8d0:	4313      	orrs	r3, r2
 800d8d2:	9304      	str	r3, [sp, #16]
 800d8d4:	46a2      	mov	sl, r4
 800d8d6:	e7d2      	b.n	800d87e <_vfiprintf_r+0xc6>
 800d8d8:	9b03      	ldr	r3, [sp, #12]
 800d8da:	1d19      	adds	r1, r3, #4
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	9103      	str	r1, [sp, #12]
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	bfbb      	ittet	lt
 800d8e4:	425b      	neglt	r3, r3
 800d8e6:	f042 0202 	orrlt.w	r2, r2, #2
 800d8ea:	9307      	strge	r3, [sp, #28]
 800d8ec:	9307      	strlt	r3, [sp, #28]
 800d8ee:	bfb8      	it	lt
 800d8f0:	9204      	strlt	r2, [sp, #16]
 800d8f2:	7823      	ldrb	r3, [r4, #0]
 800d8f4:	2b2e      	cmp	r3, #46	@ 0x2e
 800d8f6:	d10a      	bne.n	800d90e <_vfiprintf_r+0x156>
 800d8f8:	7863      	ldrb	r3, [r4, #1]
 800d8fa:	2b2a      	cmp	r3, #42	@ 0x2a
 800d8fc:	d132      	bne.n	800d964 <_vfiprintf_r+0x1ac>
 800d8fe:	9b03      	ldr	r3, [sp, #12]
 800d900:	1d1a      	adds	r2, r3, #4
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	9203      	str	r2, [sp, #12]
 800d906:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d90a:	3402      	adds	r4, #2
 800d90c:	9305      	str	r3, [sp, #20]
 800d90e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d9e4 <_vfiprintf_r+0x22c>
 800d912:	7821      	ldrb	r1, [r4, #0]
 800d914:	2203      	movs	r2, #3
 800d916:	4650      	mov	r0, sl
 800d918:	f7f2 fc7a 	bl	8000210 <memchr>
 800d91c:	b138      	cbz	r0, 800d92e <_vfiprintf_r+0x176>
 800d91e:	9b04      	ldr	r3, [sp, #16]
 800d920:	eba0 000a 	sub.w	r0, r0, sl
 800d924:	2240      	movs	r2, #64	@ 0x40
 800d926:	4082      	lsls	r2, r0
 800d928:	4313      	orrs	r3, r2
 800d92a:	3401      	adds	r4, #1
 800d92c:	9304      	str	r3, [sp, #16]
 800d92e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d932:	4829      	ldr	r0, [pc, #164]	@ (800d9d8 <_vfiprintf_r+0x220>)
 800d934:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d938:	2206      	movs	r2, #6
 800d93a:	f7f2 fc69 	bl	8000210 <memchr>
 800d93e:	2800      	cmp	r0, #0
 800d940:	d03f      	beq.n	800d9c2 <_vfiprintf_r+0x20a>
 800d942:	4b26      	ldr	r3, [pc, #152]	@ (800d9dc <_vfiprintf_r+0x224>)
 800d944:	bb1b      	cbnz	r3, 800d98e <_vfiprintf_r+0x1d6>
 800d946:	9b03      	ldr	r3, [sp, #12]
 800d948:	3307      	adds	r3, #7
 800d94a:	f023 0307 	bic.w	r3, r3, #7
 800d94e:	3308      	adds	r3, #8
 800d950:	9303      	str	r3, [sp, #12]
 800d952:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d954:	443b      	add	r3, r7
 800d956:	9309      	str	r3, [sp, #36]	@ 0x24
 800d958:	e76a      	b.n	800d830 <_vfiprintf_r+0x78>
 800d95a:	fb0c 3202 	mla	r2, ip, r2, r3
 800d95e:	460c      	mov	r4, r1
 800d960:	2001      	movs	r0, #1
 800d962:	e7a8      	b.n	800d8b6 <_vfiprintf_r+0xfe>
 800d964:	2300      	movs	r3, #0
 800d966:	3401      	adds	r4, #1
 800d968:	9305      	str	r3, [sp, #20]
 800d96a:	4619      	mov	r1, r3
 800d96c:	f04f 0c0a 	mov.w	ip, #10
 800d970:	4620      	mov	r0, r4
 800d972:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d976:	3a30      	subs	r2, #48	@ 0x30
 800d978:	2a09      	cmp	r2, #9
 800d97a:	d903      	bls.n	800d984 <_vfiprintf_r+0x1cc>
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d0c6      	beq.n	800d90e <_vfiprintf_r+0x156>
 800d980:	9105      	str	r1, [sp, #20]
 800d982:	e7c4      	b.n	800d90e <_vfiprintf_r+0x156>
 800d984:	fb0c 2101 	mla	r1, ip, r1, r2
 800d988:	4604      	mov	r4, r0
 800d98a:	2301      	movs	r3, #1
 800d98c:	e7f0      	b.n	800d970 <_vfiprintf_r+0x1b8>
 800d98e:	ab03      	add	r3, sp, #12
 800d990:	9300      	str	r3, [sp, #0]
 800d992:	462a      	mov	r2, r5
 800d994:	4b12      	ldr	r3, [pc, #72]	@ (800d9e0 <_vfiprintf_r+0x228>)
 800d996:	a904      	add	r1, sp, #16
 800d998:	4630      	mov	r0, r6
 800d99a:	f7fd fbd5 	bl	800b148 <_printf_float>
 800d99e:	4607      	mov	r7, r0
 800d9a0:	1c78      	adds	r0, r7, #1
 800d9a2:	d1d6      	bne.n	800d952 <_vfiprintf_r+0x19a>
 800d9a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d9a6:	07d9      	lsls	r1, r3, #31
 800d9a8:	d405      	bmi.n	800d9b6 <_vfiprintf_r+0x1fe>
 800d9aa:	89ab      	ldrh	r3, [r5, #12]
 800d9ac:	059a      	lsls	r2, r3, #22
 800d9ae:	d402      	bmi.n	800d9b6 <_vfiprintf_r+0x1fe>
 800d9b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d9b2:	f7fe fa9b 	bl	800beec <__retarget_lock_release_recursive>
 800d9b6:	89ab      	ldrh	r3, [r5, #12]
 800d9b8:	065b      	lsls	r3, r3, #25
 800d9ba:	f53f af1f 	bmi.w	800d7fc <_vfiprintf_r+0x44>
 800d9be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d9c0:	e71e      	b.n	800d800 <_vfiprintf_r+0x48>
 800d9c2:	ab03      	add	r3, sp, #12
 800d9c4:	9300      	str	r3, [sp, #0]
 800d9c6:	462a      	mov	r2, r5
 800d9c8:	4b05      	ldr	r3, [pc, #20]	@ (800d9e0 <_vfiprintf_r+0x228>)
 800d9ca:	a904      	add	r1, sp, #16
 800d9cc:	4630      	mov	r0, r6
 800d9ce:	f7fd fe53 	bl	800b678 <_printf_i>
 800d9d2:	e7e4      	b.n	800d99e <_vfiprintf_r+0x1e6>
 800d9d4:	0800ed42 	.word	0x0800ed42
 800d9d8:	0800ed4c 	.word	0x0800ed4c
 800d9dc:	0800b149 	.word	0x0800b149
 800d9e0:	0800d793 	.word	0x0800d793
 800d9e4:	0800ed48 	.word	0x0800ed48

0800d9e8 <__sflush_r>:
 800d9e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d9ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9f0:	0716      	lsls	r6, r2, #28
 800d9f2:	4605      	mov	r5, r0
 800d9f4:	460c      	mov	r4, r1
 800d9f6:	d454      	bmi.n	800daa2 <__sflush_r+0xba>
 800d9f8:	684b      	ldr	r3, [r1, #4]
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	dc02      	bgt.n	800da04 <__sflush_r+0x1c>
 800d9fe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800da00:	2b00      	cmp	r3, #0
 800da02:	dd48      	ble.n	800da96 <__sflush_r+0xae>
 800da04:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800da06:	2e00      	cmp	r6, #0
 800da08:	d045      	beq.n	800da96 <__sflush_r+0xae>
 800da0a:	2300      	movs	r3, #0
 800da0c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800da10:	682f      	ldr	r7, [r5, #0]
 800da12:	6a21      	ldr	r1, [r4, #32]
 800da14:	602b      	str	r3, [r5, #0]
 800da16:	d030      	beq.n	800da7a <__sflush_r+0x92>
 800da18:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800da1a:	89a3      	ldrh	r3, [r4, #12]
 800da1c:	0759      	lsls	r1, r3, #29
 800da1e:	d505      	bpl.n	800da2c <__sflush_r+0x44>
 800da20:	6863      	ldr	r3, [r4, #4]
 800da22:	1ad2      	subs	r2, r2, r3
 800da24:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800da26:	b10b      	cbz	r3, 800da2c <__sflush_r+0x44>
 800da28:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800da2a:	1ad2      	subs	r2, r2, r3
 800da2c:	2300      	movs	r3, #0
 800da2e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800da30:	6a21      	ldr	r1, [r4, #32]
 800da32:	4628      	mov	r0, r5
 800da34:	47b0      	blx	r6
 800da36:	1c43      	adds	r3, r0, #1
 800da38:	89a3      	ldrh	r3, [r4, #12]
 800da3a:	d106      	bne.n	800da4a <__sflush_r+0x62>
 800da3c:	6829      	ldr	r1, [r5, #0]
 800da3e:	291d      	cmp	r1, #29
 800da40:	d82b      	bhi.n	800da9a <__sflush_r+0xb2>
 800da42:	4a2a      	ldr	r2, [pc, #168]	@ (800daec <__sflush_r+0x104>)
 800da44:	40ca      	lsrs	r2, r1
 800da46:	07d6      	lsls	r6, r2, #31
 800da48:	d527      	bpl.n	800da9a <__sflush_r+0xb2>
 800da4a:	2200      	movs	r2, #0
 800da4c:	6062      	str	r2, [r4, #4]
 800da4e:	04d9      	lsls	r1, r3, #19
 800da50:	6922      	ldr	r2, [r4, #16]
 800da52:	6022      	str	r2, [r4, #0]
 800da54:	d504      	bpl.n	800da60 <__sflush_r+0x78>
 800da56:	1c42      	adds	r2, r0, #1
 800da58:	d101      	bne.n	800da5e <__sflush_r+0x76>
 800da5a:	682b      	ldr	r3, [r5, #0]
 800da5c:	b903      	cbnz	r3, 800da60 <__sflush_r+0x78>
 800da5e:	6560      	str	r0, [r4, #84]	@ 0x54
 800da60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800da62:	602f      	str	r7, [r5, #0]
 800da64:	b1b9      	cbz	r1, 800da96 <__sflush_r+0xae>
 800da66:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800da6a:	4299      	cmp	r1, r3
 800da6c:	d002      	beq.n	800da74 <__sflush_r+0x8c>
 800da6e:	4628      	mov	r0, r5
 800da70:	f7ff f8a6 	bl	800cbc0 <_free_r>
 800da74:	2300      	movs	r3, #0
 800da76:	6363      	str	r3, [r4, #52]	@ 0x34
 800da78:	e00d      	b.n	800da96 <__sflush_r+0xae>
 800da7a:	2301      	movs	r3, #1
 800da7c:	4628      	mov	r0, r5
 800da7e:	47b0      	blx	r6
 800da80:	4602      	mov	r2, r0
 800da82:	1c50      	adds	r0, r2, #1
 800da84:	d1c9      	bne.n	800da1a <__sflush_r+0x32>
 800da86:	682b      	ldr	r3, [r5, #0]
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d0c6      	beq.n	800da1a <__sflush_r+0x32>
 800da8c:	2b1d      	cmp	r3, #29
 800da8e:	d001      	beq.n	800da94 <__sflush_r+0xac>
 800da90:	2b16      	cmp	r3, #22
 800da92:	d11e      	bne.n	800dad2 <__sflush_r+0xea>
 800da94:	602f      	str	r7, [r5, #0]
 800da96:	2000      	movs	r0, #0
 800da98:	e022      	b.n	800dae0 <__sflush_r+0xf8>
 800da9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800da9e:	b21b      	sxth	r3, r3
 800daa0:	e01b      	b.n	800dada <__sflush_r+0xf2>
 800daa2:	690f      	ldr	r7, [r1, #16]
 800daa4:	2f00      	cmp	r7, #0
 800daa6:	d0f6      	beq.n	800da96 <__sflush_r+0xae>
 800daa8:	0793      	lsls	r3, r2, #30
 800daaa:	680e      	ldr	r6, [r1, #0]
 800daac:	bf08      	it	eq
 800daae:	694b      	ldreq	r3, [r1, #20]
 800dab0:	600f      	str	r7, [r1, #0]
 800dab2:	bf18      	it	ne
 800dab4:	2300      	movne	r3, #0
 800dab6:	eba6 0807 	sub.w	r8, r6, r7
 800daba:	608b      	str	r3, [r1, #8]
 800dabc:	f1b8 0f00 	cmp.w	r8, #0
 800dac0:	dde9      	ble.n	800da96 <__sflush_r+0xae>
 800dac2:	6a21      	ldr	r1, [r4, #32]
 800dac4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800dac6:	4643      	mov	r3, r8
 800dac8:	463a      	mov	r2, r7
 800daca:	4628      	mov	r0, r5
 800dacc:	47b0      	blx	r6
 800dace:	2800      	cmp	r0, #0
 800dad0:	dc08      	bgt.n	800dae4 <__sflush_r+0xfc>
 800dad2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dad6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dada:	81a3      	strh	r3, [r4, #12]
 800dadc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dae4:	4407      	add	r7, r0
 800dae6:	eba8 0800 	sub.w	r8, r8, r0
 800daea:	e7e7      	b.n	800dabc <__sflush_r+0xd4>
 800daec:	20400001 	.word	0x20400001

0800daf0 <_fflush_r>:
 800daf0:	b538      	push	{r3, r4, r5, lr}
 800daf2:	690b      	ldr	r3, [r1, #16]
 800daf4:	4605      	mov	r5, r0
 800daf6:	460c      	mov	r4, r1
 800daf8:	b913      	cbnz	r3, 800db00 <_fflush_r+0x10>
 800dafa:	2500      	movs	r5, #0
 800dafc:	4628      	mov	r0, r5
 800dafe:	bd38      	pop	{r3, r4, r5, pc}
 800db00:	b118      	cbz	r0, 800db0a <_fflush_r+0x1a>
 800db02:	6a03      	ldr	r3, [r0, #32]
 800db04:	b90b      	cbnz	r3, 800db0a <_fflush_r+0x1a>
 800db06:	f7fd ff61 	bl	800b9cc <__sinit>
 800db0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d0f3      	beq.n	800dafa <_fflush_r+0xa>
 800db12:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800db14:	07d0      	lsls	r0, r2, #31
 800db16:	d404      	bmi.n	800db22 <_fflush_r+0x32>
 800db18:	0599      	lsls	r1, r3, #22
 800db1a:	d402      	bmi.n	800db22 <_fflush_r+0x32>
 800db1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800db1e:	f7fe f9e4 	bl	800beea <__retarget_lock_acquire_recursive>
 800db22:	4628      	mov	r0, r5
 800db24:	4621      	mov	r1, r4
 800db26:	f7ff ff5f 	bl	800d9e8 <__sflush_r>
 800db2a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800db2c:	07da      	lsls	r2, r3, #31
 800db2e:	4605      	mov	r5, r0
 800db30:	d4e4      	bmi.n	800dafc <_fflush_r+0xc>
 800db32:	89a3      	ldrh	r3, [r4, #12]
 800db34:	059b      	lsls	r3, r3, #22
 800db36:	d4e1      	bmi.n	800dafc <_fflush_r+0xc>
 800db38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800db3a:	f7fe f9d7 	bl	800beec <__retarget_lock_release_recursive>
 800db3e:	e7dd      	b.n	800dafc <_fflush_r+0xc>

0800db40 <__swhatbuf_r>:
 800db40:	b570      	push	{r4, r5, r6, lr}
 800db42:	460c      	mov	r4, r1
 800db44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db48:	2900      	cmp	r1, #0
 800db4a:	b096      	sub	sp, #88	@ 0x58
 800db4c:	4615      	mov	r5, r2
 800db4e:	461e      	mov	r6, r3
 800db50:	da0d      	bge.n	800db6e <__swhatbuf_r+0x2e>
 800db52:	89a3      	ldrh	r3, [r4, #12]
 800db54:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800db58:	f04f 0100 	mov.w	r1, #0
 800db5c:	bf14      	ite	ne
 800db5e:	2340      	movne	r3, #64	@ 0x40
 800db60:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800db64:	2000      	movs	r0, #0
 800db66:	6031      	str	r1, [r6, #0]
 800db68:	602b      	str	r3, [r5, #0]
 800db6a:	b016      	add	sp, #88	@ 0x58
 800db6c:	bd70      	pop	{r4, r5, r6, pc}
 800db6e:	466a      	mov	r2, sp
 800db70:	f000 f862 	bl	800dc38 <_fstat_r>
 800db74:	2800      	cmp	r0, #0
 800db76:	dbec      	blt.n	800db52 <__swhatbuf_r+0x12>
 800db78:	9901      	ldr	r1, [sp, #4]
 800db7a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800db7e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800db82:	4259      	negs	r1, r3
 800db84:	4159      	adcs	r1, r3
 800db86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800db8a:	e7eb      	b.n	800db64 <__swhatbuf_r+0x24>

0800db8c <__smakebuf_r>:
 800db8c:	898b      	ldrh	r3, [r1, #12]
 800db8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800db90:	079d      	lsls	r5, r3, #30
 800db92:	4606      	mov	r6, r0
 800db94:	460c      	mov	r4, r1
 800db96:	d507      	bpl.n	800dba8 <__smakebuf_r+0x1c>
 800db98:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800db9c:	6023      	str	r3, [r4, #0]
 800db9e:	6123      	str	r3, [r4, #16]
 800dba0:	2301      	movs	r3, #1
 800dba2:	6163      	str	r3, [r4, #20]
 800dba4:	b003      	add	sp, #12
 800dba6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dba8:	ab01      	add	r3, sp, #4
 800dbaa:	466a      	mov	r2, sp
 800dbac:	f7ff ffc8 	bl	800db40 <__swhatbuf_r>
 800dbb0:	9f00      	ldr	r7, [sp, #0]
 800dbb2:	4605      	mov	r5, r0
 800dbb4:	4639      	mov	r1, r7
 800dbb6:	4630      	mov	r0, r6
 800dbb8:	f7ff f876 	bl	800cca8 <_malloc_r>
 800dbbc:	b948      	cbnz	r0, 800dbd2 <__smakebuf_r+0x46>
 800dbbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dbc2:	059a      	lsls	r2, r3, #22
 800dbc4:	d4ee      	bmi.n	800dba4 <__smakebuf_r+0x18>
 800dbc6:	f023 0303 	bic.w	r3, r3, #3
 800dbca:	f043 0302 	orr.w	r3, r3, #2
 800dbce:	81a3      	strh	r3, [r4, #12]
 800dbd0:	e7e2      	b.n	800db98 <__smakebuf_r+0xc>
 800dbd2:	89a3      	ldrh	r3, [r4, #12]
 800dbd4:	6020      	str	r0, [r4, #0]
 800dbd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dbda:	81a3      	strh	r3, [r4, #12]
 800dbdc:	9b01      	ldr	r3, [sp, #4]
 800dbde:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dbe2:	b15b      	cbz	r3, 800dbfc <__smakebuf_r+0x70>
 800dbe4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dbe8:	4630      	mov	r0, r6
 800dbea:	f000 f837 	bl	800dc5c <_isatty_r>
 800dbee:	b128      	cbz	r0, 800dbfc <__smakebuf_r+0x70>
 800dbf0:	89a3      	ldrh	r3, [r4, #12]
 800dbf2:	f023 0303 	bic.w	r3, r3, #3
 800dbf6:	f043 0301 	orr.w	r3, r3, #1
 800dbfa:	81a3      	strh	r3, [r4, #12]
 800dbfc:	89a3      	ldrh	r3, [r4, #12]
 800dbfe:	431d      	orrs	r5, r3
 800dc00:	81a5      	strh	r5, [r4, #12]
 800dc02:	e7cf      	b.n	800dba4 <__smakebuf_r+0x18>

0800dc04 <memmove>:
 800dc04:	4288      	cmp	r0, r1
 800dc06:	b510      	push	{r4, lr}
 800dc08:	eb01 0402 	add.w	r4, r1, r2
 800dc0c:	d902      	bls.n	800dc14 <memmove+0x10>
 800dc0e:	4284      	cmp	r4, r0
 800dc10:	4623      	mov	r3, r4
 800dc12:	d807      	bhi.n	800dc24 <memmove+0x20>
 800dc14:	1e43      	subs	r3, r0, #1
 800dc16:	42a1      	cmp	r1, r4
 800dc18:	d008      	beq.n	800dc2c <memmove+0x28>
 800dc1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dc1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dc22:	e7f8      	b.n	800dc16 <memmove+0x12>
 800dc24:	4402      	add	r2, r0
 800dc26:	4601      	mov	r1, r0
 800dc28:	428a      	cmp	r2, r1
 800dc2a:	d100      	bne.n	800dc2e <memmove+0x2a>
 800dc2c:	bd10      	pop	{r4, pc}
 800dc2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dc32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dc36:	e7f7      	b.n	800dc28 <memmove+0x24>

0800dc38 <_fstat_r>:
 800dc38:	b538      	push	{r3, r4, r5, lr}
 800dc3a:	4d07      	ldr	r5, [pc, #28]	@ (800dc58 <_fstat_r+0x20>)
 800dc3c:	2300      	movs	r3, #0
 800dc3e:	4604      	mov	r4, r0
 800dc40:	4608      	mov	r0, r1
 800dc42:	4611      	mov	r1, r2
 800dc44:	602b      	str	r3, [r5, #0]
 800dc46:	f7f4 f9c9 	bl	8001fdc <_fstat>
 800dc4a:	1c43      	adds	r3, r0, #1
 800dc4c:	d102      	bne.n	800dc54 <_fstat_r+0x1c>
 800dc4e:	682b      	ldr	r3, [r5, #0]
 800dc50:	b103      	cbz	r3, 800dc54 <_fstat_r+0x1c>
 800dc52:	6023      	str	r3, [r4, #0]
 800dc54:	bd38      	pop	{r3, r4, r5, pc}
 800dc56:	bf00      	nop
 800dc58:	20005834 	.word	0x20005834

0800dc5c <_isatty_r>:
 800dc5c:	b538      	push	{r3, r4, r5, lr}
 800dc5e:	4d06      	ldr	r5, [pc, #24]	@ (800dc78 <_isatty_r+0x1c>)
 800dc60:	2300      	movs	r3, #0
 800dc62:	4604      	mov	r4, r0
 800dc64:	4608      	mov	r0, r1
 800dc66:	602b      	str	r3, [r5, #0]
 800dc68:	f7f4 f9c8 	bl	8001ffc <_isatty>
 800dc6c:	1c43      	adds	r3, r0, #1
 800dc6e:	d102      	bne.n	800dc76 <_isatty_r+0x1a>
 800dc70:	682b      	ldr	r3, [r5, #0]
 800dc72:	b103      	cbz	r3, 800dc76 <_isatty_r+0x1a>
 800dc74:	6023      	str	r3, [r4, #0]
 800dc76:	bd38      	pop	{r3, r4, r5, pc}
 800dc78:	20005834 	.word	0x20005834

0800dc7c <_sbrk_r>:
 800dc7c:	b538      	push	{r3, r4, r5, lr}
 800dc7e:	4d06      	ldr	r5, [pc, #24]	@ (800dc98 <_sbrk_r+0x1c>)
 800dc80:	2300      	movs	r3, #0
 800dc82:	4604      	mov	r4, r0
 800dc84:	4608      	mov	r0, r1
 800dc86:	602b      	str	r3, [r5, #0]
 800dc88:	f7f4 f9d0 	bl	800202c <_sbrk>
 800dc8c:	1c43      	adds	r3, r0, #1
 800dc8e:	d102      	bne.n	800dc96 <_sbrk_r+0x1a>
 800dc90:	682b      	ldr	r3, [r5, #0]
 800dc92:	b103      	cbz	r3, 800dc96 <_sbrk_r+0x1a>
 800dc94:	6023      	str	r3, [r4, #0]
 800dc96:	bd38      	pop	{r3, r4, r5, pc}
 800dc98:	20005834 	.word	0x20005834

0800dc9c <__assert_func>:
 800dc9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dc9e:	4614      	mov	r4, r2
 800dca0:	461a      	mov	r2, r3
 800dca2:	4b09      	ldr	r3, [pc, #36]	@ (800dcc8 <__assert_func+0x2c>)
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	4605      	mov	r5, r0
 800dca8:	68d8      	ldr	r0, [r3, #12]
 800dcaa:	b14c      	cbz	r4, 800dcc0 <__assert_func+0x24>
 800dcac:	4b07      	ldr	r3, [pc, #28]	@ (800dccc <__assert_func+0x30>)
 800dcae:	9100      	str	r1, [sp, #0]
 800dcb0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dcb4:	4906      	ldr	r1, [pc, #24]	@ (800dcd0 <__assert_func+0x34>)
 800dcb6:	462b      	mov	r3, r5
 800dcb8:	f000 f870 	bl	800dd9c <fiprintf>
 800dcbc:	f000 f880 	bl	800ddc0 <abort>
 800dcc0:	4b04      	ldr	r3, [pc, #16]	@ (800dcd4 <__assert_func+0x38>)
 800dcc2:	461c      	mov	r4, r3
 800dcc4:	e7f3      	b.n	800dcae <__assert_func+0x12>
 800dcc6:	bf00      	nop
 800dcc8:	2000001c 	.word	0x2000001c
 800dccc:	0800ed5d 	.word	0x0800ed5d
 800dcd0:	0800ed6a 	.word	0x0800ed6a
 800dcd4:	0800ed98 	.word	0x0800ed98

0800dcd8 <_calloc_r>:
 800dcd8:	b570      	push	{r4, r5, r6, lr}
 800dcda:	fba1 5402 	umull	r5, r4, r1, r2
 800dcde:	b934      	cbnz	r4, 800dcee <_calloc_r+0x16>
 800dce0:	4629      	mov	r1, r5
 800dce2:	f7fe ffe1 	bl	800cca8 <_malloc_r>
 800dce6:	4606      	mov	r6, r0
 800dce8:	b928      	cbnz	r0, 800dcf6 <_calloc_r+0x1e>
 800dcea:	4630      	mov	r0, r6
 800dcec:	bd70      	pop	{r4, r5, r6, pc}
 800dcee:	220c      	movs	r2, #12
 800dcf0:	6002      	str	r2, [r0, #0]
 800dcf2:	2600      	movs	r6, #0
 800dcf4:	e7f9      	b.n	800dcea <_calloc_r+0x12>
 800dcf6:	462a      	mov	r2, r5
 800dcf8:	4621      	mov	r1, r4
 800dcfa:	f7fe f81b 	bl	800bd34 <memset>
 800dcfe:	e7f4      	b.n	800dcea <_calloc_r+0x12>

0800dd00 <__ascii_mbtowc>:
 800dd00:	b082      	sub	sp, #8
 800dd02:	b901      	cbnz	r1, 800dd06 <__ascii_mbtowc+0x6>
 800dd04:	a901      	add	r1, sp, #4
 800dd06:	b142      	cbz	r2, 800dd1a <__ascii_mbtowc+0x1a>
 800dd08:	b14b      	cbz	r3, 800dd1e <__ascii_mbtowc+0x1e>
 800dd0a:	7813      	ldrb	r3, [r2, #0]
 800dd0c:	600b      	str	r3, [r1, #0]
 800dd0e:	7812      	ldrb	r2, [r2, #0]
 800dd10:	1e10      	subs	r0, r2, #0
 800dd12:	bf18      	it	ne
 800dd14:	2001      	movne	r0, #1
 800dd16:	b002      	add	sp, #8
 800dd18:	4770      	bx	lr
 800dd1a:	4610      	mov	r0, r2
 800dd1c:	e7fb      	b.n	800dd16 <__ascii_mbtowc+0x16>
 800dd1e:	f06f 0001 	mvn.w	r0, #1
 800dd22:	e7f8      	b.n	800dd16 <__ascii_mbtowc+0x16>

0800dd24 <_realloc_r>:
 800dd24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd28:	4607      	mov	r7, r0
 800dd2a:	4614      	mov	r4, r2
 800dd2c:	460d      	mov	r5, r1
 800dd2e:	b921      	cbnz	r1, 800dd3a <_realloc_r+0x16>
 800dd30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dd34:	4611      	mov	r1, r2
 800dd36:	f7fe bfb7 	b.w	800cca8 <_malloc_r>
 800dd3a:	b92a      	cbnz	r2, 800dd48 <_realloc_r+0x24>
 800dd3c:	f7fe ff40 	bl	800cbc0 <_free_r>
 800dd40:	4625      	mov	r5, r4
 800dd42:	4628      	mov	r0, r5
 800dd44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd48:	f000 f841 	bl	800ddce <_malloc_usable_size_r>
 800dd4c:	4284      	cmp	r4, r0
 800dd4e:	4606      	mov	r6, r0
 800dd50:	d802      	bhi.n	800dd58 <_realloc_r+0x34>
 800dd52:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800dd56:	d8f4      	bhi.n	800dd42 <_realloc_r+0x1e>
 800dd58:	4621      	mov	r1, r4
 800dd5a:	4638      	mov	r0, r7
 800dd5c:	f7fe ffa4 	bl	800cca8 <_malloc_r>
 800dd60:	4680      	mov	r8, r0
 800dd62:	b908      	cbnz	r0, 800dd68 <_realloc_r+0x44>
 800dd64:	4645      	mov	r5, r8
 800dd66:	e7ec      	b.n	800dd42 <_realloc_r+0x1e>
 800dd68:	42b4      	cmp	r4, r6
 800dd6a:	4622      	mov	r2, r4
 800dd6c:	4629      	mov	r1, r5
 800dd6e:	bf28      	it	cs
 800dd70:	4632      	movcs	r2, r6
 800dd72:	f7fe f8bc 	bl	800beee <memcpy>
 800dd76:	4629      	mov	r1, r5
 800dd78:	4638      	mov	r0, r7
 800dd7a:	f7fe ff21 	bl	800cbc0 <_free_r>
 800dd7e:	e7f1      	b.n	800dd64 <_realloc_r+0x40>

0800dd80 <__ascii_wctomb>:
 800dd80:	4603      	mov	r3, r0
 800dd82:	4608      	mov	r0, r1
 800dd84:	b141      	cbz	r1, 800dd98 <__ascii_wctomb+0x18>
 800dd86:	2aff      	cmp	r2, #255	@ 0xff
 800dd88:	d904      	bls.n	800dd94 <__ascii_wctomb+0x14>
 800dd8a:	228a      	movs	r2, #138	@ 0x8a
 800dd8c:	601a      	str	r2, [r3, #0]
 800dd8e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dd92:	4770      	bx	lr
 800dd94:	700a      	strb	r2, [r1, #0]
 800dd96:	2001      	movs	r0, #1
 800dd98:	4770      	bx	lr
	...

0800dd9c <fiprintf>:
 800dd9c:	b40e      	push	{r1, r2, r3}
 800dd9e:	b503      	push	{r0, r1, lr}
 800dda0:	4601      	mov	r1, r0
 800dda2:	ab03      	add	r3, sp, #12
 800dda4:	4805      	ldr	r0, [pc, #20]	@ (800ddbc <fiprintf+0x20>)
 800dda6:	f853 2b04 	ldr.w	r2, [r3], #4
 800ddaa:	6800      	ldr	r0, [r0, #0]
 800ddac:	9301      	str	r3, [sp, #4]
 800ddae:	f7ff fd03 	bl	800d7b8 <_vfiprintf_r>
 800ddb2:	b002      	add	sp, #8
 800ddb4:	f85d eb04 	ldr.w	lr, [sp], #4
 800ddb8:	b003      	add	sp, #12
 800ddba:	4770      	bx	lr
 800ddbc:	2000001c 	.word	0x2000001c

0800ddc0 <abort>:
 800ddc0:	b508      	push	{r3, lr}
 800ddc2:	2006      	movs	r0, #6
 800ddc4:	f000 f834 	bl	800de30 <raise>
 800ddc8:	2001      	movs	r0, #1
 800ddca:	f7f4 f8b7 	bl	8001f3c <_exit>

0800ddce <_malloc_usable_size_r>:
 800ddce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ddd2:	1f18      	subs	r0, r3, #4
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	bfbc      	itt	lt
 800ddd8:	580b      	ldrlt	r3, [r1, r0]
 800ddda:	18c0      	addlt	r0, r0, r3
 800dddc:	4770      	bx	lr

0800ddde <_raise_r>:
 800ddde:	291f      	cmp	r1, #31
 800dde0:	b538      	push	{r3, r4, r5, lr}
 800dde2:	4605      	mov	r5, r0
 800dde4:	460c      	mov	r4, r1
 800dde6:	d904      	bls.n	800ddf2 <_raise_r+0x14>
 800dde8:	2316      	movs	r3, #22
 800ddea:	6003      	str	r3, [r0, #0]
 800ddec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ddf0:	bd38      	pop	{r3, r4, r5, pc}
 800ddf2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ddf4:	b112      	cbz	r2, 800ddfc <_raise_r+0x1e>
 800ddf6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ddfa:	b94b      	cbnz	r3, 800de10 <_raise_r+0x32>
 800ddfc:	4628      	mov	r0, r5
 800ddfe:	f000 f831 	bl	800de64 <_getpid_r>
 800de02:	4622      	mov	r2, r4
 800de04:	4601      	mov	r1, r0
 800de06:	4628      	mov	r0, r5
 800de08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800de0c:	f000 b818 	b.w	800de40 <_kill_r>
 800de10:	2b01      	cmp	r3, #1
 800de12:	d00a      	beq.n	800de2a <_raise_r+0x4c>
 800de14:	1c59      	adds	r1, r3, #1
 800de16:	d103      	bne.n	800de20 <_raise_r+0x42>
 800de18:	2316      	movs	r3, #22
 800de1a:	6003      	str	r3, [r0, #0]
 800de1c:	2001      	movs	r0, #1
 800de1e:	e7e7      	b.n	800ddf0 <_raise_r+0x12>
 800de20:	2100      	movs	r1, #0
 800de22:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800de26:	4620      	mov	r0, r4
 800de28:	4798      	blx	r3
 800de2a:	2000      	movs	r0, #0
 800de2c:	e7e0      	b.n	800ddf0 <_raise_r+0x12>
	...

0800de30 <raise>:
 800de30:	4b02      	ldr	r3, [pc, #8]	@ (800de3c <raise+0xc>)
 800de32:	4601      	mov	r1, r0
 800de34:	6818      	ldr	r0, [r3, #0]
 800de36:	f7ff bfd2 	b.w	800ddde <_raise_r>
 800de3a:	bf00      	nop
 800de3c:	2000001c 	.word	0x2000001c

0800de40 <_kill_r>:
 800de40:	b538      	push	{r3, r4, r5, lr}
 800de42:	4d07      	ldr	r5, [pc, #28]	@ (800de60 <_kill_r+0x20>)
 800de44:	2300      	movs	r3, #0
 800de46:	4604      	mov	r4, r0
 800de48:	4608      	mov	r0, r1
 800de4a:	4611      	mov	r1, r2
 800de4c:	602b      	str	r3, [r5, #0]
 800de4e:	f7f4 f865 	bl	8001f1c <_kill>
 800de52:	1c43      	adds	r3, r0, #1
 800de54:	d102      	bne.n	800de5c <_kill_r+0x1c>
 800de56:	682b      	ldr	r3, [r5, #0]
 800de58:	b103      	cbz	r3, 800de5c <_kill_r+0x1c>
 800de5a:	6023      	str	r3, [r4, #0]
 800de5c:	bd38      	pop	{r3, r4, r5, pc}
 800de5e:	bf00      	nop
 800de60:	20005834 	.word	0x20005834

0800de64 <_getpid_r>:
 800de64:	f7f4 b852 	b.w	8001f0c <_getpid>

0800de68 <cosf>:
 800de68:	ee10 3a10 	vmov	r3, s0
 800de6c:	b507      	push	{r0, r1, r2, lr}
 800de6e:	4a1e      	ldr	r2, [pc, #120]	@ (800dee8 <cosf+0x80>)
 800de70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800de74:	4293      	cmp	r3, r2
 800de76:	d806      	bhi.n	800de86 <cosf+0x1e>
 800de78:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800deec <cosf+0x84>
 800de7c:	b003      	add	sp, #12
 800de7e:	f85d eb04 	ldr.w	lr, [sp], #4
 800de82:	f000 b87b 	b.w	800df7c <__kernel_cosf>
 800de86:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800de8a:	d304      	bcc.n	800de96 <cosf+0x2e>
 800de8c:	ee30 0a40 	vsub.f32	s0, s0, s0
 800de90:	b003      	add	sp, #12
 800de92:	f85d fb04 	ldr.w	pc, [sp], #4
 800de96:	4668      	mov	r0, sp
 800de98:	f000 f910 	bl	800e0bc <__ieee754_rem_pio2f>
 800de9c:	f000 0003 	and.w	r0, r0, #3
 800dea0:	2801      	cmp	r0, #1
 800dea2:	d009      	beq.n	800deb8 <cosf+0x50>
 800dea4:	2802      	cmp	r0, #2
 800dea6:	d010      	beq.n	800deca <cosf+0x62>
 800dea8:	b9b0      	cbnz	r0, 800ded8 <cosf+0x70>
 800deaa:	eddd 0a01 	vldr	s1, [sp, #4]
 800deae:	ed9d 0a00 	vldr	s0, [sp]
 800deb2:	f000 f863 	bl	800df7c <__kernel_cosf>
 800deb6:	e7eb      	b.n	800de90 <cosf+0x28>
 800deb8:	eddd 0a01 	vldr	s1, [sp, #4]
 800debc:	ed9d 0a00 	vldr	s0, [sp]
 800dec0:	f000 f8b4 	bl	800e02c <__kernel_sinf>
 800dec4:	eeb1 0a40 	vneg.f32	s0, s0
 800dec8:	e7e2      	b.n	800de90 <cosf+0x28>
 800deca:	eddd 0a01 	vldr	s1, [sp, #4]
 800dece:	ed9d 0a00 	vldr	s0, [sp]
 800ded2:	f000 f853 	bl	800df7c <__kernel_cosf>
 800ded6:	e7f5      	b.n	800dec4 <cosf+0x5c>
 800ded8:	eddd 0a01 	vldr	s1, [sp, #4]
 800dedc:	ed9d 0a00 	vldr	s0, [sp]
 800dee0:	2001      	movs	r0, #1
 800dee2:	f000 f8a3 	bl	800e02c <__kernel_sinf>
 800dee6:	e7d3      	b.n	800de90 <cosf+0x28>
 800dee8:	3f490fd8 	.word	0x3f490fd8
 800deec:	00000000 	.word	0x00000000

0800def0 <sinf>:
 800def0:	ee10 3a10 	vmov	r3, s0
 800def4:	b507      	push	{r0, r1, r2, lr}
 800def6:	4a1f      	ldr	r2, [pc, #124]	@ (800df74 <sinf+0x84>)
 800def8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800defc:	4293      	cmp	r3, r2
 800defe:	d807      	bhi.n	800df10 <sinf+0x20>
 800df00:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800df78 <sinf+0x88>
 800df04:	2000      	movs	r0, #0
 800df06:	b003      	add	sp, #12
 800df08:	f85d eb04 	ldr.w	lr, [sp], #4
 800df0c:	f000 b88e 	b.w	800e02c <__kernel_sinf>
 800df10:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800df14:	d304      	bcc.n	800df20 <sinf+0x30>
 800df16:	ee30 0a40 	vsub.f32	s0, s0, s0
 800df1a:	b003      	add	sp, #12
 800df1c:	f85d fb04 	ldr.w	pc, [sp], #4
 800df20:	4668      	mov	r0, sp
 800df22:	f000 f8cb 	bl	800e0bc <__ieee754_rem_pio2f>
 800df26:	f000 0003 	and.w	r0, r0, #3
 800df2a:	2801      	cmp	r0, #1
 800df2c:	d00a      	beq.n	800df44 <sinf+0x54>
 800df2e:	2802      	cmp	r0, #2
 800df30:	d00f      	beq.n	800df52 <sinf+0x62>
 800df32:	b9c0      	cbnz	r0, 800df66 <sinf+0x76>
 800df34:	eddd 0a01 	vldr	s1, [sp, #4]
 800df38:	ed9d 0a00 	vldr	s0, [sp]
 800df3c:	2001      	movs	r0, #1
 800df3e:	f000 f875 	bl	800e02c <__kernel_sinf>
 800df42:	e7ea      	b.n	800df1a <sinf+0x2a>
 800df44:	eddd 0a01 	vldr	s1, [sp, #4]
 800df48:	ed9d 0a00 	vldr	s0, [sp]
 800df4c:	f000 f816 	bl	800df7c <__kernel_cosf>
 800df50:	e7e3      	b.n	800df1a <sinf+0x2a>
 800df52:	eddd 0a01 	vldr	s1, [sp, #4]
 800df56:	ed9d 0a00 	vldr	s0, [sp]
 800df5a:	2001      	movs	r0, #1
 800df5c:	f000 f866 	bl	800e02c <__kernel_sinf>
 800df60:	eeb1 0a40 	vneg.f32	s0, s0
 800df64:	e7d9      	b.n	800df1a <sinf+0x2a>
 800df66:	eddd 0a01 	vldr	s1, [sp, #4]
 800df6a:	ed9d 0a00 	vldr	s0, [sp]
 800df6e:	f000 f805 	bl	800df7c <__kernel_cosf>
 800df72:	e7f5      	b.n	800df60 <sinf+0x70>
 800df74:	3f490fd8 	.word	0x3f490fd8
 800df78:	00000000 	.word	0x00000000

0800df7c <__kernel_cosf>:
 800df7c:	ee10 3a10 	vmov	r3, s0
 800df80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800df84:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800df88:	eef0 6a40 	vmov.f32	s13, s0
 800df8c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800df90:	d204      	bcs.n	800df9c <__kernel_cosf+0x20>
 800df92:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800df96:	ee17 2a90 	vmov	r2, s15
 800df9a:	b342      	cbz	r2, 800dfee <__kernel_cosf+0x72>
 800df9c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800dfa0:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800e00c <__kernel_cosf+0x90>
 800dfa4:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800e010 <__kernel_cosf+0x94>
 800dfa8:	4a1a      	ldr	r2, [pc, #104]	@ (800e014 <__kernel_cosf+0x98>)
 800dfaa:	eea7 6a27 	vfma.f32	s12, s14, s15
 800dfae:	4293      	cmp	r3, r2
 800dfb0:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e018 <__kernel_cosf+0x9c>
 800dfb4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800dfb8:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800e01c <__kernel_cosf+0xa0>
 800dfbc:	eea7 6a87 	vfma.f32	s12, s15, s14
 800dfc0:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800e020 <__kernel_cosf+0xa4>
 800dfc4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800dfc8:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800e024 <__kernel_cosf+0xa8>
 800dfcc:	eea7 6a87 	vfma.f32	s12, s15, s14
 800dfd0:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800dfd4:	ee26 6a07 	vmul.f32	s12, s12, s14
 800dfd8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800dfdc:	eee7 0a06 	vfma.f32	s1, s14, s12
 800dfe0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dfe4:	d804      	bhi.n	800dff0 <__kernel_cosf+0x74>
 800dfe6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800dfea:	ee30 0a67 	vsub.f32	s0, s0, s15
 800dfee:	4770      	bx	lr
 800dff0:	4a0d      	ldr	r2, [pc, #52]	@ (800e028 <__kernel_cosf+0xac>)
 800dff2:	4293      	cmp	r3, r2
 800dff4:	bf9a      	itte	ls
 800dff6:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800dffa:	ee07 3a10 	vmovls	s14, r3
 800dffe:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800e002:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e006:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e00a:	e7ec      	b.n	800dfe6 <__kernel_cosf+0x6a>
 800e00c:	ad47d74e 	.word	0xad47d74e
 800e010:	310f74f6 	.word	0x310f74f6
 800e014:	3e999999 	.word	0x3e999999
 800e018:	b493f27c 	.word	0xb493f27c
 800e01c:	37d00d01 	.word	0x37d00d01
 800e020:	bab60b61 	.word	0xbab60b61
 800e024:	3d2aaaab 	.word	0x3d2aaaab
 800e028:	3f480000 	.word	0x3f480000

0800e02c <__kernel_sinf>:
 800e02c:	ee10 3a10 	vmov	r3, s0
 800e030:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e034:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800e038:	d204      	bcs.n	800e044 <__kernel_sinf+0x18>
 800e03a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800e03e:	ee17 3a90 	vmov	r3, s15
 800e042:	b35b      	cbz	r3, 800e09c <__kernel_sinf+0x70>
 800e044:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e048:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800e0a0 <__kernel_sinf+0x74>
 800e04c:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800e0a4 <__kernel_sinf+0x78>
 800e050:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e054:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800e0a8 <__kernel_sinf+0x7c>
 800e058:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e05c:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800e0ac <__kernel_sinf+0x80>
 800e060:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e064:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800e0b0 <__kernel_sinf+0x84>
 800e068:	ee60 6a07 	vmul.f32	s13, s0, s14
 800e06c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e070:	b930      	cbnz	r0, 800e080 <__kernel_sinf+0x54>
 800e072:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800e0b4 <__kernel_sinf+0x88>
 800e076:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e07a:	eea6 0a26 	vfma.f32	s0, s12, s13
 800e07e:	4770      	bx	lr
 800e080:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800e084:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800e088:	eee0 7a86 	vfma.f32	s15, s1, s12
 800e08c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800e090:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800e0b8 <__kernel_sinf+0x8c>
 800e094:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800e098:	ee30 0a60 	vsub.f32	s0, s0, s1
 800e09c:	4770      	bx	lr
 800e09e:	bf00      	nop
 800e0a0:	2f2ec9d3 	.word	0x2f2ec9d3
 800e0a4:	b2d72f34 	.word	0xb2d72f34
 800e0a8:	3638ef1b 	.word	0x3638ef1b
 800e0ac:	b9500d01 	.word	0xb9500d01
 800e0b0:	3c088889 	.word	0x3c088889
 800e0b4:	be2aaaab 	.word	0xbe2aaaab
 800e0b8:	3e2aaaab 	.word	0x3e2aaaab

0800e0bc <__ieee754_rem_pio2f>:
 800e0bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e0be:	ee10 6a10 	vmov	r6, s0
 800e0c2:	4b88      	ldr	r3, [pc, #544]	@ (800e2e4 <__ieee754_rem_pio2f+0x228>)
 800e0c4:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800e0c8:	429d      	cmp	r5, r3
 800e0ca:	b087      	sub	sp, #28
 800e0cc:	4604      	mov	r4, r0
 800e0ce:	d805      	bhi.n	800e0dc <__ieee754_rem_pio2f+0x20>
 800e0d0:	2300      	movs	r3, #0
 800e0d2:	ed80 0a00 	vstr	s0, [r0]
 800e0d6:	6043      	str	r3, [r0, #4]
 800e0d8:	2000      	movs	r0, #0
 800e0da:	e022      	b.n	800e122 <__ieee754_rem_pio2f+0x66>
 800e0dc:	4b82      	ldr	r3, [pc, #520]	@ (800e2e8 <__ieee754_rem_pio2f+0x22c>)
 800e0de:	429d      	cmp	r5, r3
 800e0e0:	d83a      	bhi.n	800e158 <__ieee754_rem_pio2f+0x9c>
 800e0e2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800e0e6:	2e00      	cmp	r6, #0
 800e0e8:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800e2ec <__ieee754_rem_pio2f+0x230>
 800e0ec:	4a80      	ldr	r2, [pc, #512]	@ (800e2f0 <__ieee754_rem_pio2f+0x234>)
 800e0ee:	f023 030f 	bic.w	r3, r3, #15
 800e0f2:	dd18      	ble.n	800e126 <__ieee754_rem_pio2f+0x6a>
 800e0f4:	4293      	cmp	r3, r2
 800e0f6:	ee70 7a47 	vsub.f32	s15, s0, s14
 800e0fa:	bf09      	itett	eq
 800e0fc:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800e2f4 <__ieee754_rem_pio2f+0x238>
 800e100:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800e2f8 <__ieee754_rem_pio2f+0x23c>
 800e104:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800e2fc <__ieee754_rem_pio2f+0x240>
 800e108:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800e10c:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800e110:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e114:	ed80 7a00 	vstr	s14, [r0]
 800e118:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e11c:	edc0 7a01 	vstr	s15, [r0, #4]
 800e120:	2001      	movs	r0, #1
 800e122:	b007      	add	sp, #28
 800e124:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e126:	4293      	cmp	r3, r2
 800e128:	ee70 7a07 	vadd.f32	s15, s0, s14
 800e12c:	bf09      	itett	eq
 800e12e:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800e2f4 <__ieee754_rem_pio2f+0x238>
 800e132:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800e2f8 <__ieee754_rem_pio2f+0x23c>
 800e136:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800e2fc <__ieee754_rem_pio2f+0x240>
 800e13a:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800e13e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e142:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e146:	ed80 7a00 	vstr	s14, [r0]
 800e14a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e14e:	edc0 7a01 	vstr	s15, [r0, #4]
 800e152:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e156:	e7e4      	b.n	800e122 <__ieee754_rem_pio2f+0x66>
 800e158:	4b69      	ldr	r3, [pc, #420]	@ (800e300 <__ieee754_rem_pio2f+0x244>)
 800e15a:	429d      	cmp	r5, r3
 800e15c:	d873      	bhi.n	800e246 <__ieee754_rem_pio2f+0x18a>
 800e15e:	f000 f8dd 	bl	800e31c <fabsf>
 800e162:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800e304 <__ieee754_rem_pio2f+0x248>
 800e166:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e16a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800e16e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e172:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e176:	ee17 0a90 	vmov	r0, s15
 800e17a:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800e2ec <__ieee754_rem_pio2f+0x230>
 800e17e:	eea7 0a67 	vfms.f32	s0, s14, s15
 800e182:	281f      	cmp	r0, #31
 800e184:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800e2f8 <__ieee754_rem_pio2f+0x23c>
 800e188:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e18c:	eeb1 6a47 	vneg.f32	s12, s14
 800e190:	ee70 6a67 	vsub.f32	s13, s0, s15
 800e194:	ee16 1a90 	vmov	r1, s13
 800e198:	dc09      	bgt.n	800e1ae <__ieee754_rem_pio2f+0xf2>
 800e19a:	4a5b      	ldr	r2, [pc, #364]	@ (800e308 <__ieee754_rem_pio2f+0x24c>)
 800e19c:	1e47      	subs	r7, r0, #1
 800e19e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800e1a2:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800e1a6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800e1aa:	4293      	cmp	r3, r2
 800e1ac:	d107      	bne.n	800e1be <__ieee754_rem_pio2f+0x102>
 800e1ae:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800e1b2:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800e1b6:	2a08      	cmp	r2, #8
 800e1b8:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800e1bc:	dc14      	bgt.n	800e1e8 <__ieee754_rem_pio2f+0x12c>
 800e1be:	6021      	str	r1, [r4, #0]
 800e1c0:	ed94 7a00 	vldr	s14, [r4]
 800e1c4:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e1c8:	2e00      	cmp	r6, #0
 800e1ca:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e1ce:	ed84 0a01 	vstr	s0, [r4, #4]
 800e1d2:	daa6      	bge.n	800e122 <__ieee754_rem_pio2f+0x66>
 800e1d4:	eeb1 7a47 	vneg.f32	s14, s14
 800e1d8:	eeb1 0a40 	vneg.f32	s0, s0
 800e1dc:	ed84 7a00 	vstr	s14, [r4]
 800e1e0:	ed84 0a01 	vstr	s0, [r4, #4]
 800e1e4:	4240      	negs	r0, r0
 800e1e6:	e79c      	b.n	800e122 <__ieee754_rem_pio2f+0x66>
 800e1e8:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800e2f4 <__ieee754_rem_pio2f+0x238>
 800e1ec:	eef0 6a40 	vmov.f32	s13, s0
 800e1f0:	eee6 6a25 	vfma.f32	s13, s12, s11
 800e1f4:	ee70 7a66 	vsub.f32	s15, s0, s13
 800e1f8:	eee6 7a25 	vfma.f32	s15, s12, s11
 800e1fc:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800e2fc <__ieee754_rem_pio2f+0x240>
 800e200:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800e204:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800e208:	ee15 2a90 	vmov	r2, s11
 800e20c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800e210:	1a5b      	subs	r3, r3, r1
 800e212:	2b19      	cmp	r3, #25
 800e214:	dc04      	bgt.n	800e220 <__ieee754_rem_pio2f+0x164>
 800e216:	edc4 5a00 	vstr	s11, [r4]
 800e21a:	eeb0 0a66 	vmov.f32	s0, s13
 800e21e:	e7cf      	b.n	800e1c0 <__ieee754_rem_pio2f+0x104>
 800e220:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800e30c <__ieee754_rem_pio2f+0x250>
 800e224:	eeb0 0a66 	vmov.f32	s0, s13
 800e228:	eea6 0a25 	vfma.f32	s0, s12, s11
 800e22c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800e230:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800e310 <__ieee754_rem_pio2f+0x254>
 800e234:	eee6 7a25 	vfma.f32	s15, s12, s11
 800e238:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800e23c:	ee30 7a67 	vsub.f32	s14, s0, s15
 800e240:	ed84 7a00 	vstr	s14, [r4]
 800e244:	e7bc      	b.n	800e1c0 <__ieee754_rem_pio2f+0x104>
 800e246:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800e24a:	d306      	bcc.n	800e25a <__ieee754_rem_pio2f+0x19e>
 800e24c:	ee70 7a40 	vsub.f32	s15, s0, s0
 800e250:	edc0 7a01 	vstr	s15, [r0, #4]
 800e254:	edc0 7a00 	vstr	s15, [r0]
 800e258:	e73e      	b.n	800e0d8 <__ieee754_rem_pio2f+0x1c>
 800e25a:	15ea      	asrs	r2, r5, #23
 800e25c:	3a86      	subs	r2, #134	@ 0x86
 800e25e:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800e262:	ee07 3a90 	vmov	s15, r3
 800e266:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800e26a:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800e314 <__ieee754_rem_pio2f+0x258>
 800e26e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e272:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e276:	ed8d 7a03 	vstr	s14, [sp, #12]
 800e27a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e27e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800e282:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e286:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e28a:	ed8d 7a04 	vstr	s14, [sp, #16]
 800e28e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e292:	eef5 7a40 	vcmp.f32	s15, #0.0
 800e296:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e29a:	edcd 7a05 	vstr	s15, [sp, #20]
 800e29e:	d11e      	bne.n	800e2de <__ieee754_rem_pio2f+0x222>
 800e2a0:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e2a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2a8:	bf0c      	ite	eq
 800e2aa:	2301      	moveq	r3, #1
 800e2ac:	2302      	movne	r3, #2
 800e2ae:	491a      	ldr	r1, [pc, #104]	@ (800e318 <__ieee754_rem_pio2f+0x25c>)
 800e2b0:	9101      	str	r1, [sp, #4]
 800e2b2:	2102      	movs	r1, #2
 800e2b4:	9100      	str	r1, [sp, #0]
 800e2b6:	a803      	add	r0, sp, #12
 800e2b8:	4621      	mov	r1, r4
 800e2ba:	f000 f837 	bl	800e32c <__kernel_rem_pio2f>
 800e2be:	2e00      	cmp	r6, #0
 800e2c0:	f6bf af2f 	bge.w	800e122 <__ieee754_rem_pio2f+0x66>
 800e2c4:	edd4 7a00 	vldr	s15, [r4]
 800e2c8:	eef1 7a67 	vneg.f32	s15, s15
 800e2cc:	edc4 7a00 	vstr	s15, [r4]
 800e2d0:	edd4 7a01 	vldr	s15, [r4, #4]
 800e2d4:	eef1 7a67 	vneg.f32	s15, s15
 800e2d8:	edc4 7a01 	vstr	s15, [r4, #4]
 800e2dc:	e782      	b.n	800e1e4 <__ieee754_rem_pio2f+0x128>
 800e2de:	2303      	movs	r3, #3
 800e2e0:	e7e5      	b.n	800e2ae <__ieee754_rem_pio2f+0x1f2>
 800e2e2:	bf00      	nop
 800e2e4:	3f490fd8 	.word	0x3f490fd8
 800e2e8:	4016cbe3 	.word	0x4016cbe3
 800e2ec:	3fc90f80 	.word	0x3fc90f80
 800e2f0:	3fc90fd0 	.word	0x3fc90fd0
 800e2f4:	37354400 	.word	0x37354400
 800e2f8:	37354443 	.word	0x37354443
 800e2fc:	2e85a308 	.word	0x2e85a308
 800e300:	43490f80 	.word	0x43490f80
 800e304:	3f22f984 	.word	0x3f22f984
 800e308:	0800ef9c 	.word	0x0800ef9c
 800e30c:	2e85a300 	.word	0x2e85a300
 800e310:	248d3132 	.word	0x248d3132
 800e314:	43800000 	.word	0x43800000
 800e318:	0800f01c 	.word	0x0800f01c

0800e31c <fabsf>:
 800e31c:	ee10 3a10 	vmov	r3, s0
 800e320:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e324:	ee00 3a10 	vmov	s0, r3
 800e328:	4770      	bx	lr
	...

0800e32c <__kernel_rem_pio2f>:
 800e32c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e330:	ed2d 8b04 	vpush	{d8-d9}
 800e334:	b0d9      	sub	sp, #356	@ 0x164
 800e336:	4690      	mov	r8, r2
 800e338:	9001      	str	r0, [sp, #4]
 800e33a:	4ab6      	ldr	r2, [pc, #728]	@ (800e614 <__kernel_rem_pio2f+0x2e8>)
 800e33c:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800e33e:	f118 0f04 	cmn.w	r8, #4
 800e342:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800e346:	460f      	mov	r7, r1
 800e348:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800e34c:	db26      	blt.n	800e39c <__kernel_rem_pio2f+0x70>
 800e34e:	f1b8 0203 	subs.w	r2, r8, #3
 800e352:	bf48      	it	mi
 800e354:	f108 0204 	addmi.w	r2, r8, #4
 800e358:	10d2      	asrs	r2, r2, #3
 800e35a:	1c55      	adds	r5, r2, #1
 800e35c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800e35e:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800e624 <__kernel_rem_pio2f+0x2f8>
 800e362:	00e8      	lsls	r0, r5, #3
 800e364:	eba2 060b 	sub.w	r6, r2, fp
 800e368:	9002      	str	r0, [sp, #8]
 800e36a:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800e36e:	eb0a 0c0b 	add.w	ip, sl, fp
 800e372:	ac1c      	add	r4, sp, #112	@ 0x70
 800e374:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800e378:	2000      	movs	r0, #0
 800e37a:	4560      	cmp	r0, ip
 800e37c:	dd10      	ble.n	800e3a0 <__kernel_rem_pio2f+0x74>
 800e37e:	a91c      	add	r1, sp, #112	@ 0x70
 800e380:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800e384:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800e388:	2600      	movs	r6, #0
 800e38a:	4556      	cmp	r6, sl
 800e38c:	dc24      	bgt.n	800e3d8 <__kernel_rem_pio2f+0xac>
 800e38e:	f8dd e004 	ldr.w	lr, [sp, #4]
 800e392:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800e624 <__kernel_rem_pio2f+0x2f8>
 800e396:	4684      	mov	ip, r0
 800e398:	2400      	movs	r4, #0
 800e39a:	e016      	b.n	800e3ca <__kernel_rem_pio2f+0x9e>
 800e39c:	2200      	movs	r2, #0
 800e39e:	e7dc      	b.n	800e35a <__kernel_rem_pio2f+0x2e>
 800e3a0:	42c6      	cmn	r6, r0
 800e3a2:	bf5d      	ittte	pl
 800e3a4:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800e3a8:	ee07 1a90 	vmovpl	s15, r1
 800e3ac:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800e3b0:	eef0 7a47 	vmovmi.f32	s15, s14
 800e3b4:	ece4 7a01 	vstmia	r4!, {s15}
 800e3b8:	3001      	adds	r0, #1
 800e3ba:	e7de      	b.n	800e37a <__kernel_rem_pio2f+0x4e>
 800e3bc:	ecfe 6a01 	vldmia	lr!, {s13}
 800e3c0:	ed3c 7a01 	vldmdb	ip!, {s14}
 800e3c4:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e3c8:	3401      	adds	r4, #1
 800e3ca:	455c      	cmp	r4, fp
 800e3cc:	ddf6      	ble.n	800e3bc <__kernel_rem_pio2f+0x90>
 800e3ce:	ece9 7a01 	vstmia	r9!, {s15}
 800e3d2:	3601      	adds	r6, #1
 800e3d4:	3004      	adds	r0, #4
 800e3d6:	e7d8      	b.n	800e38a <__kernel_rem_pio2f+0x5e>
 800e3d8:	a908      	add	r1, sp, #32
 800e3da:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e3de:	9104      	str	r1, [sp, #16]
 800e3e0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800e3e2:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800e620 <__kernel_rem_pio2f+0x2f4>
 800e3e6:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800e61c <__kernel_rem_pio2f+0x2f0>
 800e3ea:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800e3ee:	9203      	str	r2, [sp, #12]
 800e3f0:	4654      	mov	r4, sl
 800e3f2:	00a2      	lsls	r2, r4, #2
 800e3f4:	9205      	str	r2, [sp, #20]
 800e3f6:	aa58      	add	r2, sp, #352	@ 0x160
 800e3f8:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800e3fc:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800e400:	a944      	add	r1, sp, #272	@ 0x110
 800e402:	aa08      	add	r2, sp, #32
 800e404:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800e408:	4694      	mov	ip, r2
 800e40a:	4626      	mov	r6, r4
 800e40c:	2e00      	cmp	r6, #0
 800e40e:	dc4c      	bgt.n	800e4aa <__kernel_rem_pio2f+0x17e>
 800e410:	4628      	mov	r0, r5
 800e412:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e416:	f000 f9f1 	bl	800e7fc <scalbnf>
 800e41a:	eeb0 8a40 	vmov.f32	s16, s0
 800e41e:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800e422:	ee28 0a00 	vmul.f32	s0, s16, s0
 800e426:	f000 fa4f 	bl	800e8c8 <floorf>
 800e42a:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800e42e:	eea0 8a67 	vfms.f32	s16, s0, s15
 800e432:	2d00      	cmp	r5, #0
 800e434:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e438:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800e43c:	ee17 9a90 	vmov	r9, s15
 800e440:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e444:	ee38 8a67 	vsub.f32	s16, s16, s15
 800e448:	dd41      	ble.n	800e4ce <__kernel_rem_pio2f+0x1a2>
 800e44a:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800e44e:	a908      	add	r1, sp, #32
 800e450:	f1c5 0e08 	rsb	lr, r5, #8
 800e454:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800e458:	fa46 f00e 	asr.w	r0, r6, lr
 800e45c:	4481      	add	r9, r0
 800e45e:	fa00 f00e 	lsl.w	r0, r0, lr
 800e462:	1a36      	subs	r6, r6, r0
 800e464:	f1c5 0007 	rsb	r0, r5, #7
 800e468:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800e46c:	4106      	asrs	r6, r0
 800e46e:	2e00      	cmp	r6, #0
 800e470:	dd3c      	ble.n	800e4ec <__kernel_rem_pio2f+0x1c0>
 800e472:	f04f 0e00 	mov.w	lr, #0
 800e476:	f109 0901 	add.w	r9, r9, #1
 800e47a:	4670      	mov	r0, lr
 800e47c:	4574      	cmp	r4, lr
 800e47e:	dc68      	bgt.n	800e552 <__kernel_rem_pio2f+0x226>
 800e480:	2d00      	cmp	r5, #0
 800e482:	dd03      	ble.n	800e48c <__kernel_rem_pio2f+0x160>
 800e484:	2d01      	cmp	r5, #1
 800e486:	d074      	beq.n	800e572 <__kernel_rem_pio2f+0x246>
 800e488:	2d02      	cmp	r5, #2
 800e48a:	d07d      	beq.n	800e588 <__kernel_rem_pio2f+0x25c>
 800e48c:	2e02      	cmp	r6, #2
 800e48e:	d12d      	bne.n	800e4ec <__kernel_rem_pio2f+0x1c0>
 800e490:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e494:	ee30 8a48 	vsub.f32	s16, s0, s16
 800e498:	b340      	cbz	r0, 800e4ec <__kernel_rem_pio2f+0x1c0>
 800e49a:	4628      	mov	r0, r5
 800e49c:	9306      	str	r3, [sp, #24]
 800e49e:	f000 f9ad 	bl	800e7fc <scalbnf>
 800e4a2:	9b06      	ldr	r3, [sp, #24]
 800e4a4:	ee38 8a40 	vsub.f32	s16, s16, s0
 800e4a8:	e020      	b.n	800e4ec <__kernel_rem_pio2f+0x1c0>
 800e4aa:	ee60 7a28 	vmul.f32	s15, s0, s17
 800e4ae:	3e01      	subs	r6, #1
 800e4b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e4b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e4b8:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800e4bc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e4c0:	ecac 0a01 	vstmia	ip!, {s0}
 800e4c4:	ed30 0a01 	vldmdb	r0!, {s0}
 800e4c8:	ee37 0a80 	vadd.f32	s0, s15, s0
 800e4cc:	e79e      	b.n	800e40c <__kernel_rem_pio2f+0xe0>
 800e4ce:	d105      	bne.n	800e4dc <__kernel_rem_pio2f+0x1b0>
 800e4d0:	1e60      	subs	r0, r4, #1
 800e4d2:	a908      	add	r1, sp, #32
 800e4d4:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800e4d8:	11f6      	asrs	r6, r6, #7
 800e4da:	e7c8      	b.n	800e46e <__kernel_rem_pio2f+0x142>
 800e4dc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e4e0:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800e4e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4e8:	da31      	bge.n	800e54e <__kernel_rem_pio2f+0x222>
 800e4ea:	2600      	movs	r6, #0
 800e4ec:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800e4f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4f4:	f040 8098 	bne.w	800e628 <__kernel_rem_pio2f+0x2fc>
 800e4f8:	1e60      	subs	r0, r4, #1
 800e4fa:	2200      	movs	r2, #0
 800e4fc:	4550      	cmp	r0, sl
 800e4fe:	da4b      	bge.n	800e598 <__kernel_rem_pio2f+0x26c>
 800e500:	2a00      	cmp	r2, #0
 800e502:	d065      	beq.n	800e5d0 <__kernel_rem_pio2f+0x2a4>
 800e504:	3c01      	subs	r4, #1
 800e506:	ab08      	add	r3, sp, #32
 800e508:	3d08      	subs	r5, #8
 800e50a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800e50e:	2b00      	cmp	r3, #0
 800e510:	d0f8      	beq.n	800e504 <__kernel_rem_pio2f+0x1d8>
 800e512:	4628      	mov	r0, r5
 800e514:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e518:	f000 f970 	bl	800e7fc <scalbnf>
 800e51c:	1c63      	adds	r3, r4, #1
 800e51e:	aa44      	add	r2, sp, #272	@ 0x110
 800e520:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800e620 <__kernel_rem_pio2f+0x2f4>
 800e524:	0099      	lsls	r1, r3, #2
 800e526:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800e52a:	4623      	mov	r3, r4
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	f280 80a9 	bge.w	800e684 <__kernel_rem_pio2f+0x358>
 800e532:	4623      	mov	r3, r4
 800e534:	2b00      	cmp	r3, #0
 800e536:	f2c0 80c7 	blt.w	800e6c8 <__kernel_rem_pio2f+0x39c>
 800e53a:	aa44      	add	r2, sp, #272	@ 0x110
 800e53c:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800e540:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800e618 <__kernel_rem_pio2f+0x2ec>
 800e544:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800e624 <__kernel_rem_pio2f+0x2f8>
 800e548:	2000      	movs	r0, #0
 800e54a:	1ae2      	subs	r2, r4, r3
 800e54c:	e0b1      	b.n	800e6b2 <__kernel_rem_pio2f+0x386>
 800e54e:	2602      	movs	r6, #2
 800e550:	e78f      	b.n	800e472 <__kernel_rem_pio2f+0x146>
 800e552:	f852 1b04 	ldr.w	r1, [r2], #4
 800e556:	b948      	cbnz	r0, 800e56c <__kernel_rem_pio2f+0x240>
 800e558:	b121      	cbz	r1, 800e564 <__kernel_rem_pio2f+0x238>
 800e55a:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800e55e:	f842 1c04 	str.w	r1, [r2, #-4]
 800e562:	2101      	movs	r1, #1
 800e564:	f10e 0e01 	add.w	lr, lr, #1
 800e568:	4608      	mov	r0, r1
 800e56a:	e787      	b.n	800e47c <__kernel_rem_pio2f+0x150>
 800e56c:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800e570:	e7f5      	b.n	800e55e <__kernel_rem_pio2f+0x232>
 800e572:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800e576:	aa08      	add	r2, sp, #32
 800e578:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800e57c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e580:	a908      	add	r1, sp, #32
 800e582:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800e586:	e781      	b.n	800e48c <__kernel_rem_pio2f+0x160>
 800e588:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800e58c:	aa08      	add	r2, sp, #32
 800e58e:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800e592:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800e596:	e7f3      	b.n	800e580 <__kernel_rem_pio2f+0x254>
 800e598:	a908      	add	r1, sp, #32
 800e59a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800e59e:	3801      	subs	r0, #1
 800e5a0:	430a      	orrs	r2, r1
 800e5a2:	e7ab      	b.n	800e4fc <__kernel_rem_pio2f+0x1d0>
 800e5a4:	3201      	adds	r2, #1
 800e5a6:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800e5aa:	2e00      	cmp	r6, #0
 800e5ac:	d0fa      	beq.n	800e5a4 <__kernel_rem_pio2f+0x278>
 800e5ae:	9905      	ldr	r1, [sp, #20]
 800e5b0:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800e5b4:	eb0d 0001 	add.w	r0, sp, r1
 800e5b8:	18e6      	adds	r6, r4, r3
 800e5ba:	a91c      	add	r1, sp, #112	@ 0x70
 800e5bc:	f104 0c01 	add.w	ip, r4, #1
 800e5c0:	384c      	subs	r0, #76	@ 0x4c
 800e5c2:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800e5c6:	4422      	add	r2, r4
 800e5c8:	4562      	cmp	r2, ip
 800e5ca:	da04      	bge.n	800e5d6 <__kernel_rem_pio2f+0x2aa>
 800e5cc:	4614      	mov	r4, r2
 800e5ce:	e710      	b.n	800e3f2 <__kernel_rem_pio2f+0xc6>
 800e5d0:	9804      	ldr	r0, [sp, #16]
 800e5d2:	2201      	movs	r2, #1
 800e5d4:	e7e7      	b.n	800e5a6 <__kernel_rem_pio2f+0x27a>
 800e5d6:	9903      	ldr	r1, [sp, #12]
 800e5d8:	f8dd e004 	ldr.w	lr, [sp, #4]
 800e5dc:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800e5e0:	9105      	str	r1, [sp, #20]
 800e5e2:	ee07 1a90 	vmov	s15, r1
 800e5e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e5ea:	2400      	movs	r4, #0
 800e5ec:	ece6 7a01 	vstmia	r6!, {s15}
 800e5f0:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800e624 <__kernel_rem_pio2f+0x2f8>
 800e5f4:	46b1      	mov	r9, r6
 800e5f6:	455c      	cmp	r4, fp
 800e5f8:	dd04      	ble.n	800e604 <__kernel_rem_pio2f+0x2d8>
 800e5fa:	ece0 7a01 	vstmia	r0!, {s15}
 800e5fe:	f10c 0c01 	add.w	ip, ip, #1
 800e602:	e7e1      	b.n	800e5c8 <__kernel_rem_pio2f+0x29c>
 800e604:	ecfe 6a01 	vldmia	lr!, {s13}
 800e608:	ed39 7a01 	vldmdb	r9!, {s14}
 800e60c:	3401      	adds	r4, #1
 800e60e:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e612:	e7f0      	b.n	800e5f6 <__kernel_rem_pio2f+0x2ca>
 800e614:	0800f360 	.word	0x0800f360
 800e618:	0800f334 	.word	0x0800f334
 800e61c:	43800000 	.word	0x43800000
 800e620:	3b800000 	.word	0x3b800000
 800e624:	00000000 	.word	0x00000000
 800e628:	9b02      	ldr	r3, [sp, #8]
 800e62a:	eeb0 0a48 	vmov.f32	s0, s16
 800e62e:	eba3 0008 	sub.w	r0, r3, r8
 800e632:	f000 f8e3 	bl	800e7fc <scalbnf>
 800e636:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800e61c <__kernel_rem_pio2f+0x2f0>
 800e63a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800e63e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e642:	db19      	blt.n	800e678 <__kernel_rem_pio2f+0x34c>
 800e644:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800e620 <__kernel_rem_pio2f+0x2f4>
 800e648:	ee60 7a27 	vmul.f32	s15, s0, s15
 800e64c:	aa08      	add	r2, sp, #32
 800e64e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e652:	3508      	adds	r5, #8
 800e654:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e658:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800e65c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e660:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e664:	ee10 3a10 	vmov	r3, s0
 800e668:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800e66c:	ee17 3a90 	vmov	r3, s15
 800e670:	3401      	adds	r4, #1
 800e672:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800e676:	e74c      	b.n	800e512 <__kernel_rem_pio2f+0x1e6>
 800e678:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e67c:	aa08      	add	r2, sp, #32
 800e67e:	ee10 3a10 	vmov	r3, s0
 800e682:	e7f6      	b.n	800e672 <__kernel_rem_pio2f+0x346>
 800e684:	a808      	add	r0, sp, #32
 800e686:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800e68a:	9001      	str	r0, [sp, #4]
 800e68c:	ee07 0a90 	vmov	s15, r0
 800e690:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e694:	3b01      	subs	r3, #1
 800e696:	ee67 7a80 	vmul.f32	s15, s15, s0
 800e69a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800e69e:	ed62 7a01 	vstmdb	r2!, {s15}
 800e6a2:	e743      	b.n	800e52c <__kernel_rem_pio2f+0x200>
 800e6a4:	ecfc 6a01 	vldmia	ip!, {s13}
 800e6a8:	ecb5 7a01 	vldmia	r5!, {s14}
 800e6ac:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e6b0:	3001      	adds	r0, #1
 800e6b2:	4550      	cmp	r0, sl
 800e6b4:	dc01      	bgt.n	800e6ba <__kernel_rem_pio2f+0x38e>
 800e6b6:	4290      	cmp	r0, r2
 800e6b8:	ddf4      	ble.n	800e6a4 <__kernel_rem_pio2f+0x378>
 800e6ba:	a858      	add	r0, sp, #352	@ 0x160
 800e6bc:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800e6c0:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800e6c4:	3b01      	subs	r3, #1
 800e6c6:	e735      	b.n	800e534 <__kernel_rem_pio2f+0x208>
 800e6c8:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800e6ca:	2b02      	cmp	r3, #2
 800e6cc:	dc09      	bgt.n	800e6e2 <__kernel_rem_pio2f+0x3b6>
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	dc27      	bgt.n	800e722 <__kernel_rem_pio2f+0x3f6>
 800e6d2:	d040      	beq.n	800e756 <__kernel_rem_pio2f+0x42a>
 800e6d4:	f009 0007 	and.w	r0, r9, #7
 800e6d8:	b059      	add	sp, #356	@ 0x164
 800e6da:	ecbd 8b04 	vpop	{d8-d9}
 800e6de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6e2:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800e6e4:	2b03      	cmp	r3, #3
 800e6e6:	d1f5      	bne.n	800e6d4 <__kernel_rem_pio2f+0x3a8>
 800e6e8:	aa30      	add	r2, sp, #192	@ 0xc0
 800e6ea:	1f0b      	subs	r3, r1, #4
 800e6ec:	4413      	add	r3, r2
 800e6ee:	461a      	mov	r2, r3
 800e6f0:	4620      	mov	r0, r4
 800e6f2:	2800      	cmp	r0, #0
 800e6f4:	dc50      	bgt.n	800e798 <__kernel_rem_pio2f+0x46c>
 800e6f6:	4622      	mov	r2, r4
 800e6f8:	2a01      	cmp	r2, #1
 800e6fa:	dc5d      	bgt.n	800e7b8 <__kernel_rem_pio2f+0x48c>
 800e6fc:	ab30      	add	r3, sp, #192	@ 0xc0
 800e6fe:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800e624 <__kernel_rem_pio2f+0x2f8>
 800e702:	440b      	add	r3, r1
 800e704:	2c01      	cmp	r4, #1
 800e706:	dc67      	bgt.n	800e7d8 <__kernel_rem_pio2f+0x4ac>
 800e708:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800e70c:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800e710:	2e00      	cmp	r6, #0
 800e712:	d167      	bne.n	800e7e4 <__kernel_rem_pio2f+0x4b8>
 800e714:	edc7 6a00 	vstr	s13, [r7]
 800e718:	ed87 7a01 	vstr	s14, [r7, #4]
 800e71c:	edc7 7a02 	vstr	s15, [r7, #8]
 800e720:	e7d8      	b.n	800e6d4 <__kernel_rem_pio2f+0x3a8>
 800e722:	ab30      	add	r3, sp, #192	@ 0xc0
 800e724:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800e624 <__kernel_rem_pio2f+0x2f8>
 800e728:	440b      	add	r3, r1
 800e72a:	4622      	mov	r2, r4
 800e72c:	2a00      	cmp	r2, #0
 800e72e:	da24      	bge.n	800e77a <__kernel_rem_pio2f+0x44e>
 800e730:	b34e      	cbz	r6, 800e786 <__kernel_rem_pio2f+0x45a>
 800e732:	eef1 7a47 	vneg.f32	s15, s14
 800e736:	edc7 7a00 	vstr	s15, [r7]
 800e73a:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800e73e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e742:	aa31      	add	r2, sp, #196	@ 0xc4
 800e744:	2301      	movs	r3, #1
 800e746:	429c      	cmp	r4, r3
 800e748:	da20      	bge.n	800e78c <__kernel_rem_pio2f+0x460>
 800e74a:	b10e      	cbz	r6, 800e750 <__kernel_rem_pio2f+0x424>
 800e74c:	eef1 7a67 	vneg.f32	s15, s15
 800e750:	edc7 7a01 	vstr	s15, [r7, #4]
 800e754:	e7be      	b.n	800e6d4 <__kernel_rem_pio2f+0x3a8>
 800e756:	ab30      	add	r3, sp, #192	@ 0xc0
 800e758:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800e624 <__kernel_rem_pio2f+0x2f8>
 800e75c:	440b      	add	r3, r1
 800e75e:	2c00      	cmp	r4, #0
 800e760:	da05      	bge.n	800e76e <__kernel_rem_pio2f+0x442>
 800e762:	b10e      	cbz	r6, 800e768 <__kernel_rem_pio2f+0x43c>
 800e764:	eef1 7a67 	vneg.f32	s15, s15
 800e768:	edc7 7a00 	vstr	s15, [r7]
 800e76c:	e7b2      	b.n	800e6d4 <__kernel_rem_pio2f+0x3a8>
 800e76e:	ed33 7a01 	vldmdb	r3!, {s14}
 800e772:	3c01      	subs	r4, #1
 800e774:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e778:	e7f1      	b.n	800e75e <__kernel_rem_pio2f+0x432>
 800e77a:	ed73 7a01 	vldmdb	r3!, {s15}
 800e77e:	3a01      	subs	r2, #1
 800e780:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e784:	e7d2      	b.n	800e72c <__kernel_rem_pio2f+0x400>
 800e786:	eef0 7a47 	vmov.f32	s15, s14
 800e78a:	e7d4      	b.n	800e736 <__kernel_rem_pio2f+0x40a>
 800e78c:	ecb2 7a01 	vldmia	r2!, {s14}
 800e790:	3301      	adds	r3, #1
 800e792:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e796:	e7d6      	b.n	800e746 <__kernel_rem_pio2f+0x41a>
 800e798:	ed72 7a01 	vldmdb	r2!, {s15}
 800e79c:	edd2 6a01 	vldr	s13, [r2, #4]
 800e7a0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e7a4:	3801      	subs	r0, #1
 800e7a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e7aa:	ed82 7a00 	vstr	s14, [r2]
 800e7ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e7b2:	edc2 7a01 	vstr	s15, [r2, #4]
 800e7b6:	e79c      	b.n	800e6f2 <__kernel_rem_pio2f+0x3c6>
 800e7b8:	ed73 7a01 	vldmdb	r3!, {s15}
 800e7bc:	edd3 6a01 	vldr	s13, [r3, #4]
 800e7c0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e7c4:	3a01      	subs	r2, #1
 800e7c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e7ca:	ed83 7a00 	vstr	s14, [r3]
 800e7ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e7d2:	edc3 7a01 	vstr	s15, [r3, #4]
 800e7d6:	e78f      	b.n	800e6f8 <__kernel_rem_pio2f+0x3cc>
 800e7d8:	ed33 7a01 	vldmdb	r3!, {s14}
 800e7dc:	3c01      	subs	r4, #1
 800e7de:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e7e2:	e78f      	b.n	800e704 <__kernel_rem_pio2f+0x3d8>
 800e7e4:	eef1 6a66 	vneg.f32	s13, s13
 800e7e8:	eeb1 7a47 	vneg.f32	s14, s14
 800e7ec:	edc7 6a00 	vstr	s13, [r7]
 800e7f0:	ed87 7a01 	vstr	s14, [r7, #4]
 800e7f4:	eef1 7a67 	vneg.f32	s15, s15
 800e7f8:	e790      	b.n	800e71c <__kernel_rem_pio2f+0x3f0>
 800e7fa:	bf00      	nop

0800e7fc <scalbnf>:
 800e7fc:	ee10 3a10 	vmov	r3, s0
 800e800:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800e804:	d02b      	beq.n	800e85e <scalbnf+0x62>
 800e806:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800e80a:	d302      	bcc.n	800e812 <scalbnf+0x16>
 800e80c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e810:	4770      	bx	lr
 800e812:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800e816:	d123      	bne.n	800e860 <scalbnf+0x64>
 800e818:	4b24      	ldr	r3, [pc, #144]	@ (800e8ac <scalbnf+0xb0>)
 800e81a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800e8b0 <scalbnf+0xb4>
 800e81e:	4298      	cmp	r0, r3
 800e820:	ee20 0a27 	vmul.f32	s0, s0, s15
 800e824:	db17      	blt.n	800e856 <scalbnf+0x5a>
 800e826:	ee10 3a10 	vmov	r3, s0
 800e82a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e82e:	3a19      	subs	r2, #25
 800e830:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800e834:	4288      	cmp	r0, r1
 800e836:	dd15      	ble.n	800e864 <scalbnf+0x68>
 800e838:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800e8b4 <scalbnf+0xb8>
 800e83c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800e8b8 <scalbnf+0xbc>
 800e840:	ee10 3a10 	vmov	r3, s0
 800e844:	eeb0 7a67 	vmov.f32	s14, s15
 800e848:	2b00      	cmp	r3, #0
 800e84a:	bfb8      	it	lt
 800e84c:	eef0 7a66 	vmovlt.f32	s15, s13
 800e850:	ee27 0a87 	vmul.f32	s0, s15, s14
 800e854:	4770      	bx	lr
 800e856:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e8bc <scalbnf+0xc0>
 800e85a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800e85e:	4770      	bx	lr
 800e860:	0dd2      	lsrs	r2, r2, #23
 800e862:	e7e5      	b.n	800e830 <scalbnf+0x34>
 800e864:	4410      	add	r0, r2
 800e866:	28fe      	cmp	r0, #254	@ 0xfe
 800e868:	dce6      	bgt.n	800e838 <scalbnf+0x3c>
 800e86a:	2800      	cmp	r0, #0
 800e86c:	dd06      	ble.n	800e87c <scalbnf+0x80>
 800e86e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e872:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800e876:	ee00 3a10 	vmov	s0, r3
 800e87a:	4770      	bx	lr
 800e87c:	f110 0f16 	cmn.w	r0, #22
 800e880:	da09      	bge.n	800e896 <scalbnf+0x9a>
 800e882:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800e8bc <scalbnf+0xc0>
 800e886:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800e8c0 <scalbnf+0xc4>
 800e88a:	ee10 3a10 	vmov	r3, s0
 800e88e:	eeb0 7a67 	vmov.f32	s14, s15
 800e892:	2b00      	cmp	r3, #0
 800e894:	e7d9      	b.n	800e84a <scalbnf+0x4e>
 800e896:	3019      	adds	r0, #25
 800e898:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e89c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800e8a0:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800e8c4 <scalbnf+0xc8>
 800e8a4:	ee07 3a90 	vmov	s15, r3
 800e8a8:	e7d7      	b.n	800e85a <scalbnf+0x5e>
 800e8aa:	bf00      	nop
 800e8ac:	ffff3cb0 	.word	0xffff3cb0
 800e8b0:	4c000000 	.word	0x4c000000
 800e8b4:	7149f2ca 	.word	0x7149f2ca
 800e8b8:	f149f2ca 	.word	0xf149f2ca
 800e8bc:	0da24260 	.word	0x0da24260
 800e8c0:	8da24260 	.word	0x8da24260
 800e8c4:	33000000 	.word	0x33000000

0800e8c8 <floorf>:
 800e8c8:	ee10 3a10 	vmov	r3, s0
 800e8cc:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e8d0:	3a7f      	subs	r2, #127	@ 0x7f
 800e8d2:	2a16      	cmp	r2, #22
 800e8d4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e8d8:	dc2b      	bgt.n	800e932 <floorf+0x6a>
 800e8da:	2a00      	cmp	r2, #0
 800e8dc:	da12      	bge.n	800e904 <floorf+0x3c>
 800e8de:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e944 <floorf+0x7c>
 800e8e2:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e8e6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e8ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8ee:	dd06      	ble.n	800e8fe <floorf+0x36>
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	da24      	bge.n	800e93e <floorf+0x76>
 800e8f4:	2900      	cmp	r1, #0
 800e8f6:	4b14      	ldr	r3, [pc, #80]	@ (800e948 <floorf+0x80>)
 800e8f8:	bf08      	it	eq
 800e8fa:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800e8fe:	ee00 3a10 	vmov	s0, r3
 800e902:	4770      	bx	lr
 800e904:	4911      	ldr	r1, [pc, #68]	@ (800e94c <floorf+0x84>)
 800e906:	4111      	asrs	r1, r2
 800e908:	420b      	tst	r3, r1
 800e90a:	d0fa      	beq.n	800e902 <floorf+0x3a>
 800e90c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800e944 <floorf+0x7c>
 800e910:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e914:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e91c:	ddef      	ble.n	800e8fe <floorf+0x36>
 800e91e:	2b00      	cmp	r3, #0
 800e920:	bfbe      	ittt	lt
 800e922:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800e926:	fa40 f202 	asrlt.w	r2, r0, r2
 800e92a:	189b      	addlt	r3, r3, r2
 800e92c:	ea23 0301 	bic.w	r3, r3, r1
 800e930:	e7e5      	b.n	800e8fe <floorf+0x36>
 800e932:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800e936:	d3e4      	bcc.n	800e902 <floorf+0x3a>
 800e938:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e93c:	4770      	bx	lr
 800e93e:	2300      	movs	r3, #0
 800e940:	e7dd      	b.n	800e8fe <floorf+0x36>
 800e942:	bf00      	nop
 800e944:	7149f2ca 	.word	0x7149f2ca
 800e948:	bf800000 	.word	0xbf800000
 800e94c:	007fffff 	.word	0x007fffff

0800e950 <_init>:
 800e950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e952:	bf00      	nop
 800e954:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e956:	bc08      	pop	{r3}
 800e958:	469e      	mov	lr, r3
 800e95a:	4770      	bx	lr

0800e95c <_fini>:
 800e95c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e95e:	bf00      	nop
 800e960:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e962:	bc08      	pop	{r3}
 800e964:	469e      	mov	lr, r3
 800e966:	4770      	bx	lr
