

================================================================
== Vivado HLS Report for 'dmatmult'
================================================================
* Date:           Sun Nov 21 23:27:43 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dmm_64x4096
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.419 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4460|     4460| 44.600 us | 44.600 us |  4460|  4460|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- load_rxmat     |     2080|     2080|       130|          -|          -|    16|    no    |
        | + load_rxmat.1  |      128|      128|         2|          -|          -|    64|    no    |
        |- load_xmat      |     2080|     2080|       130|          -|          -|    16|    no    |
        | + load_xmat.1   |      128|      128|         2|          -|          -|    64|    no    |
        |- Loop 3         |       16|       16|         1|          -|          -|    16|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 8 6 
6 --> 7 5 
7 --> 6 
8 --> 9 
9 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %in_stream_V_data_V), !map !62"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_stream_V_keep_V), !map !66"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_stream_V_strb_V), !map !70"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_last_V), !map !74"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %out_stream_V_data_V), !map !78"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_stream_V_keep_V), !map !82"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_stream_V_strb_V), !map !86"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_V_last_V), !map !90"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @dmatmult_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i1* %out_stream_V_last_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [dmm_64x4096/matmult_top.cpp:55]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_last_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [dmm_64x4096/matmult_top.cpp:56]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [dmm_64x4096/matmult_top.cpp:57]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.65ns)   --->   "br label %0" [dmm_64x4096/matmult_top.cpp:74]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 0.78>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ %i, %load_rxmat_end ], [ 0, %arrayctor.loop4.preheader ]"   --->   Operation 23 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.75ns)   --->   "%icmp_ln74 = icmp eq i5 %i_0, -16" [dmm_64x4096/matmult_top.cpp:74]   --->   Operation 24 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.78ns)   --->   "%i = add i5 %i_0, 1" [dmm_64x4096/matmult_top.cpp:74]   --->   Operation 26 'add' 'i' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln74, label %.preheader.preheader, label %load_rxmat_begin" [dmm_64x4096/matmult_top.cpp:74]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [dmm_64x4096/matmult_top.cpp:74]   --->   Operation 28 'specloopname' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5)" [dmm_64x4096/matmult_top.cpp:74]   --->   Operation 29 'specregionbegin' 'tmp' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.65ns)   --->   "br label %1" [dmm_64x4096/matmult_top.cpp:75]   --->   Operation 30 'br' <Predicate = (!icmp_ln74)> <Delay = 0.65>
ST_2 : Operation 31 [1/1] (0.65ns)   --->   "br label %.preheader" [dmm_64x4096/matmult_top.cpp:86]   --->   Operation 31 'br' <Predicate = (icmp_ln74)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 0, %load_rxmat_begin ], [ %j, %3 ]"   --->   Operation 32 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.81ns)   --->   "%icmp_ln75 = icmp eq i7 %j_0, -64" [dmm_64x4096/matmult_top.cpp:75]   --->   Operation 33 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 34 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.77ns)   --->   "%j = add i7 %j_0, 1" [dmm_64x4096/matmult_top.cpp:75]   --->   Operation 35 'add' 'j' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %load_rxmat_end, label %2" [dmm_64x4096/matmult_top.cpp:75]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_10 = call { i64, i8, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_last_V)" [dmm_64x4096/matmult_top.cpp:76]   --->   Operation 37 'read' 'empty_10' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i64, i8, i8, i1 } %empty_10, 0" [dmm_64x4096/matmult_top.cpp:76]   --->   Operation 38 'extractvalue' 'tmp_data_V_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln681 = trunc i64 %tmp_data_V_2 to i32" [dmm_64x4096/matmult_top.cpp:77]   --->   Operation 39 'trunc' 'trunc_ln681' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %j_0, i32 1, i32 6)" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 40 'partselect' 'trunc_ln78_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i7 %j_0 to i1" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 41 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_6 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_0, i1 %trunc_ln78)" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 42 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i6 %tmp_6 to i64" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 43 'zext' 'zext_ln78' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%rxmat_M_imag_0_addr = getelementptr [32 x float]* @rxmat_M_imag_0, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 44 'getelementptr' 'rxmat_M_imag_0_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%rxmat_M_imag_1_addr = getelementptr [32 x float]* @rxmat_M_imag_1, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 45 'getelementptr' 'rxmat_M_imag_1_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%rxmat_M_imag_10_add = getelementptr [32 x float]* @rxmat_M_imag_10, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 46 'getelementptr' 'rxmat_M_imag_10_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%rxmat_M_imag_11_add = getelementptr [32 x float]* @rxmat_M_imag_11, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 47 'getelementptr' 'rxmat_M_imag_11_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%rxmat_M_imag_12_add = getelementptr [32 x float]* @rxmat_M_imag_12, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 48 'getelementptr' 'rxmat_M_imag_12_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%rxmat_M_imag_13_add = getelementptr [32 x float]* @rxmat_M_imag_13, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 49 'getelementptr' 'rxmat_M_imag_13_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%rxmat_M_imag_14_add = getelementptr [32 x float]* @rxmat_M_imag_14, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 50 'getelementptr' 'rxmat_M_imag_14_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%rxmat_M_imag_15_add = getelementptr [32 x float]* @rxmat_M_imag_15, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 51 'getelementptr' 'rxmat_M_imag_15_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%rxmat_M_imag_16_add = getelementptr [32 x float]* @rxmat_M_imag_16, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 52 'getelementptr' 'rxmat_M_imag_16_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%rxmat_M_imag_17_add = getelementptr [32 x float]* @rxmat_M_imag_17, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 53 'getelementptr' 'rxmat_M_imag_17_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%rxmat_M_imag_18_add = getelementptr [32 x float]* @rxmat_M_imag_18, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 54 'getelementptr' 'rxmat_M_imag_18_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%rxmat_M_imag_19_add = getelementptr [32 x float]* @rxmat_M_imag_19, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 55 'getelementptr' 'rxmat_M_imag_19_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%rxmat_M_imag_2_addr = getelementptr [32 x float]* @rxmat_M_imag_2, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 56 'getelementptr' 'rxmat_M_imag_2_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%rxmat_M_imag_20_add = getelementptr [32 x float]* @rxmat_M_imag_20, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 57 'getelementptr' 'rxmat_M_imag_20_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%rxmat_M_imag_21_add = getelementptr [32 x float]* @rxmat_M_imag_21, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 58 'getelementptr' 'rxmat_M_imag_21_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%rxmat_M_imag_22_add = getelementptr [32 x float]* @rxmat_M_imag_22, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 59 'getelementptr' 'rxmat_M_imag_22_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%rxmat_M_imag_23_add = getelementptr [32 x float]* @rxmat_M_imag_23, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 60 'getelementptr' 'rxmat_M_imag_23_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%rxmat_M_imag_24_add = getelementptr [32 x float]* @rxmat_M_imag_24, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 61 'getelementptr' 'rxmat_M_imag_24_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%rxmat_M_imag_25_add = getelementptr [32 x float]* @rxmat_M_imag_25, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 62 'getelementptr' 'rxmat_M_imag_25_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%rxmat_M_imag_26_add = getelementptr [32 x float]* @rxmat_M_imag_26, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 63 'getelementptr' 'rxmat_M_imag_26_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%rxmat_M_imag_27_add = getelementptr [32 x float]* @rxmat_M_imag_27, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 64 'getelementptr' 'rxmat_M_imag_27_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%rxmat_M_imag_28_add = getelementptr [32 x float]* @rxmat_M_imag_28, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 65 'getelementptr' 'rxmat_M_imag_28_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%rxmat_M_imag_29_add = getelementptr [32 x float]* @rxmat_M_imag_29, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 66 'getelementptr' 'rxmat_M_imag_29_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%rxmat_M_imag_3_addr = getelementptr [32 x float]* @rxmat_M_imag_3, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 67 'getelementptr' 'rxmat_M_imag_3_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%rxmat_M_imag_30_add = getelementptr [32 x float]* @rxmat_M_imag_30, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 68 'getelementptr' 'rxmat_M_imag_30_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%rxmat_M_imag_31_add = getelementptr [32 x float]* @rxmat_M_imag_31, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 69 'getelementptr' 'rxmat_M_imag_31_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%rxmat_M_imag_4_addr = getelementptr [32 x float]* @rxmat_M_imag_4, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 70 'getelementptr' 'rxmat_M_imag_4_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%rxmat_M_imag_5_addr = getelementptr [32 x float]* @rxmat_M_imag_5, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 71 'getelementptr' 'rxmat_M_imag_5_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%rxmat_M_imag_6_addr = getelementptr [32 x float]* @rxmat_M_imag_6, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 72 'getelementptr' 'rxmat_M_imag_6_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%rxmat_M_imag_7_addr = getelementptr [32 x float]* @rxmat_M_imag_7, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 73 'getelementptr' 'rxmat_M_imag_7_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%rxmat_M_imag_8_addr = getelementptr [32 x float]* @rxmat_M_imag_8, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 74 'getelementptr' 'rxmat_M_imag_8_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%rxmat_M_imag_9_addr = getelementptr [32 x float]* @rxmat_M_imag_9, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 75 'getelementptr' 'rxmat_M_imag_9_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%rxmat_M_real_0_addr = getelementptr [32 x float]* @rxmat_M_real_0, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 76 'getelementptr' 'rxmat_M_real_0_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%rxmat_M_real_1_addr = getelementptr [32 x float]* @rxmat_M_real_1, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 77 'getelementptr' 'rxmat_M_real_1_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%rxmat_M_real_10_add = getelementptr [32 x float]* @rxmat_M_real_10, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 78 'getelementptr' 'rxmat_M_real_10_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%rxmat_M_real_11_add = getelementptr [32 x float]* @rxmat_M_real_11, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 79 'getelementptr' 'rxmat_M_real_11_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%rxmat_M_real_12_add = getelementptr [32 x float]* @rxmat_M_real_12, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 80 'getelementptr' 'rxmat_M_real_12_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%rxmat_M_real_13_add = getelementptr [32 x float]* @rxmat_M_real_13, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 81 'getelementptr' 'rxmat_M_real_13_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%rxmat_M_real_14_add = getelementptr [32 x float]* @rxmat_M_real_14, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 82 'getelementptr' 'rxmat_M_real_14_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%rxmat_M_real_15_add = getelementptr [32 x float]* @rxmat_M_real_15, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 83 'getelementptr' 'rxmat_M_real_15_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%rxmat_M_real_16_add = getelementptr [32 x float]* @rxmat_M_real_16, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 84 'getelementptr' 'rxmat_M_real_16_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%rxmat_M_real_17_add = getelementptr [32 x float]* @rxmat_M_real_17, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 85 'getelementptr' 'rxmat_M_real_17_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%rxmat_M_real_18_add = getelementptr [32 x float]* @rxmat_M_real_18, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 86 'getelementptr' 'rxmat_M_real_18_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%rxmat_M_real_19_add = getelementptr [32 x float]* @rxmat_M_real_19, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 87 'getelementptr' 'rxmat_M_real_19_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%rxmat_M_real_2_addr = getelementptr [32 x float]* @rxmat_M_real_2, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 88 'getelementptr' 'rxmat_M_real_2_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%rxmat_M_real_20_add = getelementptr [32 x float]* @rxmat_M_real_20, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 89 'getelementptr' 'rxmat_M_real_20_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%rxmat_M_real_21_add = getelementptr [32 x float]* @rxmat_M_real_21, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 90 'getelementptr' 'rxmat_M_real_21_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%rxmat_M_real_22_add = getelementptr [32 x float]* @rxmat_M_real_22, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 91 'getelementptr' 'rxmat_M_real_22_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%rxmat_M_real_23_add = getelementptr [32 x float]* @rxmat_M_real_23, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 92 'getelementptr' 'rxmat_M_real_23_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%rxmat_M_real_24_add = getelementptr [32 x float]* @rxmat_M_real_24, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 93 'getelementptr' 'rxmat_M_real_24_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%rxmat_M_real_25_add = getelementptr [32 x float]* @rxmat_M_real_25, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 94 'getelementptr' 'rxmat_M_real_25_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%rxmat_M_real_26_add = getelementptr [32 x float]* @rxmat_M_real_26, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 95 'getelementptr' 'rxmat_M_real_26_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%rxmat_M_real_27_add = getelementptr [32 x float]* @rxmat_M_real_27, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 96 'getelementptr' 'rxmat_M_real_27_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%rxmat_M_real_28_add = getelementptr [32 x float]* @rxmat_M_real_28, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 97 'getelementptr' 'rxmat_M_real_28_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%rxmat_M_real_29_add = getelementptr [32 x float]* @rxmat_M_real_29, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 98 'getelementptr' 'rxmat_M_real_29_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%rxmat_M_real_3_addr = getelementptr [32 x float]* @rxmat_M_real_3, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 99 'getelementptr' 'rxmat_M_real_3_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%rxmat_M_real_30_add = getelementptr [32 x float]* @rxmat_M_real_30, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 100 'getelementptr' 'rxmat_M_real_30_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%rxmat_M_real_31_add = getelementptr [32 x float]* @rxmat_M_real_31, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 101 'getelementptr' 'rxmat_M_real_31_add' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%rxmat_M_real_4_addr = getelementptr [32 x float]* @rxmat_M_real_4, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 102 'getelementptr' 'rxmat_M_real_4_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%rxmat_M_real_5_addr = getelementptr [32 x float]* @rxmat_M_real_5, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 103 'getelementptr' 'rxmat_M_real_5_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%rxmat_M_real_6_addr = getelementptr [32 x float]* @rxmat_M_real_6, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 104 'getelementptr' 'rxmat_M_real_6_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%rxmat_M_real_7_addr = getelementptr [32 x float]* @rxmat_M_real_7, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 105 'getelementptr' 'rxmat_M_real_7_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%rxmat_M_real_8_addr = getelementptr [32 x float]* @rxmat_M_real_8, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 106 'getelementptr' 'rxmat_M_real_8_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%rxmat_M_real_9_addr = getelementptr [32 x float]* @rxmat_M_real_9, i64 0, i64 %zext_ln78" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 107 'getelementptr' 'rxmat_M_real_9_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln78 = bitcast i32 %trunc_ln681 to float" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 108 'bitcast' 'bitcast_ln78' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_data_V_2, i32 32, i32 63)" [dmm_64x4096/matmult_top.cpp:80]   --->   Operation 109 'partselect' 'p_Result_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln81 = bitcast i32 %p_Result_1 to float" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 110 'bitcast' 'bitcast_ln81' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.81ns)   --->   "switch i6 %trunc_ln78_1, label %branch31 [
    i6 0, label %branch0
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
    i6 24, label %branch24
    i6 25, label %branch25
    i6 26, label %branch26
    i6 27, label %branch27
    i6 28, label %branch28
    i6 29, label %branch29
    i6 30, label %branch30
  ]" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 111 'switch' <Predicate = (!icmp_ln75)> <Delay = 0.81>
ST_3 : Operation 112 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_30_add, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 112 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 30)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 113 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_30_add, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 113 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 30)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 114 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 30)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_29_add, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 115 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 29)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 116 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_29_add, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 116 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 29)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 117 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 29)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_28_add, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 118 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 28)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 119 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_28_add, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 119 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 28)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 120 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 28)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_27_add, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 121 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 27)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 122 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_27_add, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 122 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 27)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 123 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 27)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_26_add, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 124 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 26)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 125 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_26_add, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 125 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 26)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 126 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 26)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_25_add, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 127 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 25)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 128 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_25_add, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 128 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 25)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 129 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 25)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_24_add, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 130 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 24)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 131 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_24_add, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 131 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 24)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 132 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 24)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_23_add, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 133 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 23)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 134 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_23_add, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 134 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 23)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 135 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 23)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_22_add, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 136 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 22)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 137 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_22_add, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 137 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 22)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 138 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 22)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_21_add, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 139 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 21)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 140 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_21_add, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 140 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 21)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 141 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 21)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_20_add, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 142 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 20)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 143 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_20_add, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 143 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 20)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 144 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 20)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_19_add, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 145 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 19)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 146 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_19_add, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 146 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 19)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 147 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 19)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_18_add, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 148 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 18)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 149 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_18_add, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 149 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 18)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 150 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 18)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_17_add, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 151 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 17)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 152 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_17_add, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 152 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 17)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 153 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 17)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_16_add, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 154 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 155 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_16_add, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 155 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 156 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 16)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_15_add, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 157 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 15)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 158 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_15_add, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 158 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 15)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 159 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 15)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_14_add, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 160 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 14)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 161 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_14_add, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 161 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 14)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 162 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 14)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_13_add, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 163 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 13)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 164 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_13_add, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 164 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 13)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 165 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 13)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_12_add, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 166 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 12)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 167 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_12_add, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 167 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 12)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 168 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 12)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_11_add, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 169 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 11)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 170 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_11_add, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 170 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 11)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 171 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 11)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_10_add, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 172 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 10)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 173 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_10_add, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 173 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 10)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 174 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 10)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_9_addr, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 175 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 9)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 176 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_9_addr, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 176 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 9)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 177 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 9)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_8_addr, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 178 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 8)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 179 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_8_addr, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 179 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 8)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 180 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 8)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_7_addr, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 181 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 182 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_7_addr, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 182 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 183 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 7)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_6_addr, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 184 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 6)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 185 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_6_addr, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 185 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 6)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 186 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 6)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_5_addr, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 187 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 5)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 188 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_5_addr, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 188 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 5)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 189 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 5)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_4_addr, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 190 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 191 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_4_addr, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 191 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 192 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 4)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_3_addr, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 193 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 3)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 194 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_3_addr, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 194 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 3)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 195 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 3)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_2_addr, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 196 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 197 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_2_addr, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 197 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 198 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 2)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_1_addr, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 199 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 200 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_1_addr, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 200 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 201 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 1)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_0_addr, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 202 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 0)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 203 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_0_addr, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 203 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 0)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 204 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 == 0)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (1.23ns)   --->   "store float %bitcast_ln78, float* %rxmat_M_real_31_add, align 4" [dmm_64x4096/matmult_top.cpp:78]   --->   Operation 205 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 != 0 & trunc_ln78_1 != 1 & trunc_ln78_1 != 2 & trunc_ln78_1 != 3 & trunc_ln78_1 != 4 & trunc_ln78_1 != 5 & trunc_ln78_1 != 6 & trunc_ln78_1 != 7 & trunc_ln78_1 != 8 & trunc_ln78_1 != 9 & trunc_ln78_1 != 10 & trunc_ln78_1 != 11 & trunc_ln78_1 != 12 & trunc_ln78_1 != 13 & trunc_ln78_1 != 14 & trunc_ln78_1 != 15 & trunc_ln78_1 != 16 & trunc_ln78_1 != 17 & trunc_ln78_1 != 18 & trunc_ln78_1 != 19 & trunc_ln78_1 != 20 & trunc_ln78_1 != 21 & trunc_ln78_1 != 22 & trunc_ln78_1 != 23 & trunc_ln78_1 != 24 & trunc_ln78_1 != 25 & trunc_ln78_1 != 26 & trunc_ln78_1 != 27 & trunc_ln78_1 != 28 & trunc_ln78_1 != 29 & trunc_ln78_1 != 30)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 206 [1/1] (1.23ns)   --->   "store float %bitcast_ln81, float* %rxmat_M_imag_31_add, align 4" [dmm_64x4096/matmult_top.cpp:81]   --->   Operation 206 'store' <Predicate = (!icmp_ln75 & trunc_ln78_1 != 0 & trunc_ln78_1 != 1 & trunc_ln78_1 != 2 & trunc_ln78_1 != 3 & trunc_ln78_1 != 4 & trunc_ln78_1 != 5 & trunc_ln78_1 != 6 & trunc_ln78_1 != 7 & trunc_ln78_1 != 8 & trunc_ln78_1 != 9 & trunc_ln78_1 != 10 & trunc_ln78_1 != 11 & trunc_ln78_1 != 12 & trunc_ln78_1 != 13 & trunc_ln78_1 != 14 & trunc_ln78_1 != 15 & trunc_ln78_1 != 16 & trunc_ln78_1 != 17 & trunc_ln78_1 != 18 & trunc_ln78_1 != 19 & trunc_ln78_1 != 20 & trunc_ln78_1 != 21 & trunc_ln78_1 != 22 & trunc_ln78_1 != 23 & trunc_ln78_1 != 24 & trunc_ln78_1 != 25 & trunc_ln78_1 != 26 & trunc_ln78_1 != 27 & trunc_ln78_1 != 28 & trunc_ln78_1 != 29 & trunc_ln78_1 != 30)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 207 'br' <Predicate = (!icmp_ln75 & trunc_ln78_1 != 0 & trunc_ln78_1 != 1 & trunc_ln78_1 != 2 & trunc_ln78_1 != 3 & trunc_ln78_1 != 4 & trunc_ln78_1 != 5 & trunc_ln78_1 != 6 & trunc_ln78_1 != 7 & trunc_ln78_1 != 8 & trunc_ln78_1 != 9 & trunc_ln78_1 != 10 & trunc_ln78_1 != 11 & trunc_ln78_1 != 12 & trunc_ln78_1 != 13 & trunc_ln78_1 != 14 & trunc_ln78_1 != 15 & trunc_ln78_1 != 16 & trunc_ln78_1 != 17 & trunc_ln78_1 != 18 & trunc_ln78_1 != 19 & trunc_ln78_1 != 20 & trunc_ln78_1 != 21 & trunc_ln78_1 != 22 & trunc_ln78_1 != 23 & trunc_ln78_1 != 24 & trunc_ln78_1 != 25 & trunc_ln78_1 != 26 & trunc_ln78_1 != 27 & trunc_ln78_1 != 28 & trunc_ln78_1 != 29 & trunc_ln78_1 != 30)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp)" [dmm_64x4096/matmult_top.cpp:83]   --->   Operation 208 'specregionend' 'empty_11' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "br label %0" [dmm_64x4096/matmult_top.cpp:74]   --->   Operation 209 'br' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "br label %1" [dmm_64x4096/matmult_top.cpp:75]   --->   Operation 210 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.78>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%i9_0 = phi i5 [ %i_2, %load_xmat_end ], [ 0, %.preheader.preheader ]"   --->   Operation 211 'phi' 'i9_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.75ns)   --->   "%icmp_ln86 = icmp eq i5 %i9_0, -16" [dmm_64x4096/matmult_top.cpp:86]   --->   Operation 212 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 213 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.78ns)   --->   "%i_2 = add i5 %i9_0, 1" [dmm_64x4096/matmult_top.cpp:86]   --->   Operation 214 'add' 'i_2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %7, label %load_xmat_begin" [dmm_64x4096/matmult_top.cpp:86]   --->   Operation 215 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [dmm_64x4096/matmult_top.cpp:86]   --->   Operation 216 'specloopname' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str6)" [dmm_64x4096/matmult_top.cpp:86]   --->   Operation 217 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i5 %i9_0 to i6" [dmm_64x4096/matmult_top.cpp:87]   --->   Operation 218 'zext' 'zext_ln87' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.65ns)   --->   "br label %4" [dmm_64x4096/matmult_top.cpp:87]   --->   Operation 219 'br' <Predicate = (!icmp_ln86)> <Delay = 0.65>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%out_vector_M_real_0_2 = load float* @out_vector_M_real_0, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 220 'load' 'out_vector_M_real_0_2' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%out_vector_M_real_0_3 = load float* @out_vector_M_real_0_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 221 'load' 'out_vector_M_real_0_3' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%out_vector_M_real_1_2 = load float* @out_vector_M_real_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 222 'load' 'out_vector_M_real_1_2' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%out_vector_M_real_1_3 = load float* @out_vector_M_real_1_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 223 'load' 'out_vector_M_real_1_3' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%out_vector_M_real_2_2 = load float* @out_vector_M_real_2, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 224 'load' 'out_vector_M_real_2_2' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%out_vector_M_real_2_3 = load float* @out_vector_M_real_2_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 225 'load' 'out_vector_M_real_2_3' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%out_vector_M_real_3_2 = load float* @out_vector_M_real_3, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 226 'load' 'out_vector_M_real_3_2' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%out_vector_M_real_3_3 = load float* @out_vector_M_real_3_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 227 'load' 'out_vector_M_real_3_3' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%out_vector_M_real_4_2 = load float* @out_vector_M_real_4, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 228 'load' 'out_vector_M_real_4_2' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%out_vector_M_real_4_3 = load float* @out_vector_M_real_4_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 229 'load' 'out_vector_M_real_4_3' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%out_vector_M_real_5_2 = load float* @out_vector_M_real_5, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 230 'load' 'out_vector_M_real_5_2' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%out_vector_M_real_5_3 = load float* @out_vector_M_real_5_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 231 'load' 'out_vector_M_real_5_3' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%out_vector_M_real_6_2 = load float* @out_vector_M_real_6, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 232 'load' 'out_vector_M_real_6_2' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%out_vector_M_real_6_3 = load float* @out_vector_M_real_6_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 233 'load' 'out_vector_M_real_6_3' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%out_vector_M_real_7_2 = load float* @out_vector_M_real_7, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 234 'load' 'out_vector_M_real_7_2' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%out_vector_M_real_7_3 = load float* @out_vector_M_real_7_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 235 'load' 'out_vector_M_real_7_3' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%out_vector_M_imag_0_2 = load float* @out_vector_M_imag_0, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 236 'load' 'out_vector_M_imag_0_2' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%out_vector_M_imag_0_3 = load float* @out_vector_M_imag_0_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 237 'load' 'out_vector_M_imag_0_3' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%out_vector_M_imag_1_2 = load float* @out_vector_M_imag_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 238 'load' 'out_vector_M_imag_1_2' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%out_vector_M_imag_1_3 = load float* @out_vector_M_imag_1_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 239 'load' 'out_vector_M_imag_1_3' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%out_vector_M_imag_2_2 = load float* @out_vector_M_imag_2, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 240 'load' 'out_vector_M_imag_2_2' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%out_vector_M_imag_2_3 = load float* @out_vector_M_imag_2_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 241 'load' 'out_vector_M_imag_2_3' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%out_vector_M_imag_3_2 = load float* @out_vector_M_imag_3, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 242 'load' 'out_vector_M_imag_3_2' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%out_vector_M_imag_3_3 = load float* @out_vector_M_imag_3_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 243 'load' 'out_vector_M_imag_3_3' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%out_vector_M_imag_4_2 = load float* @out_vector_M_imag_4, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 244 'load' 'out_vector_M_imag_4_2' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%out_vector_M_imag_4_3 = load float* @out_vector_M_imag_4_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 245 'load' 'out_vector_M_imag_4_3' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%out_vector_M_imag_5_2 = load float* @out_vector_M_imag_5, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 246 'load' 'out_vector_M_imag_5_2' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%out_vector_M_imag_5_3 = load float* @out_vector_M_imag_5_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 247 'load' 'out_vector_M_imag_5_3' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%out_vector_M_imag_6_2 = load float* @out_vector_M_imag_6, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 248 'load' 'out_vector_M_imag_6_2' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%out_vector_M_imag_6_3 = load float* @out_vector_M_imag_6_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 249 'load' 'out_vector_M_imag_6_3' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%out_vector_M_imag_7_2 = load float* @out_vector_M_imag_7, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 250 'load' 'out_vector_M_imag_7_2' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%out_vector_M_imag_7_3 = load float* @out_vector_M_imag_7_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 251 'load' 'out_vector_M_imag_7_3' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 252 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } @kernel_mmult([32 x float]* @rxmat_M_real_0, [32 x float]* @rxmat_M_real_1, [32 x float]* @rxmat_M_real_2, [32 x float]* @rxmat_M_real_3, [32 x float]* @rxmat_M_real_4, [32 x float]* @rxmat_M_real_5, [32 x float]* @rxmat_M_real_6, [32 x float]* @rxmat_M_real_7, [32 x float]* @rxmat_M_real_8, [32 x float]* @rxmat_M_real_9, [32 x float]* @rxmat_M_real_10, [32 x float]* @rxmat_M_real_11, [32 x float]* @rxmat_M_real_12, [32 x float]* @rxmat_M_real_13, [32 x float]* @rxmat_M_real_14, [32 x float]* @rxmat_M_real_15, [32 x float]* @rxmat_M_real_16, [32 x float]* @rxmat_M_real_17, [32 x float]* @rxmat_M_real_18, [32 x float]* @rxmat_M_real_19, [32 x float]* @rxmat_M_real_20, [32 x float]* @rxmat_M_real_21, [32 x float]* @rxmat_M_real_22, [32 x float]* @rxmat_M_real_23, [32 x float]* @rxmat_M_real_24, [32 x float]* @rxmat_M_real_25, [32 x float]* @rxmat_M_real_26, [32 x float]* @rxmat_M_real_27, [32 x float]* @rxmat_M_real_28, [32 x float]* @rxmat_M_real_29, [32 x float]* @rxmat_M_real_30, [32 x float]* @rxmat_M_real_31, [32 x float]* @rxmat_M_imag_0, [32 x float]* @rxmat_M_imag_1, [32 x float]* @rxmat_M_imag_2, [32 x float]* @rxmat_M_imag_3, [32 x float]* @rxmat_M_imag_4, [32 x float]* @rxmat_M_imag_5, [32 x float]* @rxmat_M_imag_6, [32 x float]* @rxmat_M_imag_7, [32 x float]* @rxmat_M_imag_8, [32 x float]* @rxmat_M_imag_9, [32 x float]* @rxmat_M_imag_10, [32 x float]* @rxmat_M_imag_11, [32 x float]* @rxmat_M_imag_12, [32 x float]* @rxmat_M_imag_13, [32 x float]* @rxmat_M_imag_14, [32 x float]* @rxmat_M_imag_15, [32 x float]* @rxmat_M_imag_16, [32 x float]* @rxmat_M_imag_17, [32 x float]* @rxmat_M_imag_18, [32 x float]* @rxmat_M_imag_19, [32 x float]* @rxmat_M_imag_20, [32 x float]* @rxmat_M_imag_21, [32 x float]* @rxmat_M_imag_22, [32 x float]* @rxmat_M_imag_23, [32 x float]* @rxmat_M_imag_24, [32 x float]* @rxmat_M_imag_25, [32 x float]* @rxmat_M_imag_26, [32 x float]* @rxmat_M_imag_27, [32 x float]* @rxmat_M_imag_28, [32 x float]* @rxmat_M_imag_29, [32 x float]* @rxmat_M_imag_30, [32 x float]* @rxmat_M_imag_31, [32 x float]* @xmat_M_real_0, [32 x float]* @xmat_M_real_1, [32 x float]* @xmat_M_real_2, [32 x float]* @xmat_M_real_3, [32 x float]* @xmat_M_real_4, [32 x float]* @xmat_M_real_5, [32 x float]* @xmat_M_real_6, [32 x float]* @xmat_M_real_7, [32 x float]* @xmat_M_real_8, [32 x float]* @xmat_M_real_9, [32 x float]* @xmat_M_real_10, [32 x float]* @xmat_M_real_11, [32 x float]* @xmat_M_real_12, [32 x float]* @xmat_M_real_13, [32 x float]* @xmat_M_real_14, [32 x float]* @xmat_M_real_15, [32 x float]* @xmat_M_real_16, [32 x float]* @xmat_M_real_17, [32 x float]* @xmat_M_real_18, [32 x float]* @xmat_M_real_19, [32 x float]* @xmat_M_real_20, [32 x float]* @xmat_M_real_21, [32 x float]* @xmat_M_real_22, [32 x float]* @xmat_M_real_23, [32 x float]* @xmat_M_real_24, [32 x float]* @xmat_M_real_25, [32 x float]* @xmat_M_real_26, [32 x float]* @xmat_M_real_27, [32 x float]* @xmat_M_real_28, [32 x float]* @xmat_M_real_29, [32 x float]* @xmat_M_real_30, [32 x float]* @xmat_M_real_31, [32 x float]* @xmat_M_imag_0, [32 x float]* @xmat_M_imag_1, [32 x float]* @xmat_M_imag_2, [32 x float]* @xmat_M_imag_3, [32 x float]* @xmat_M_imag_4, [32 x float]* @xmat_M_imag_5, [32 x float]* @xmat_M_imag_6, [32 x float]* @xmat_M_imag_7, [32 x float]* @xmat_M_imag_8, [32 x float]* @xmat_M_imag_9, [32 x float]* @xmat_M_imag_10, [32 x float]* @xmat_M_imag_11, [32 x float]* @xmat_M_imag_12, [32 x float]* @xmat_M_imag_13, [32 x float]* @xmat_M_imag_14, [32 x float]* @xmat_M_imag_15, [32 x float]* @xmat_M_imag_16, [32 x float]* @xmat_M_imag_17, [32 x float]* @xmat_M_imag_18, [32 x float]* @xmat_M_imag_19, [32 x float]* @xmat_M_imag_20, [32 x float]* @xmat_M_imag_21, [32 x float]* @xmat_M_imag_22, [32 x float]* @xmat_M_imag_23, [32 x float]* @xmat_M_imag_24, [32 x float]* @xmat_M_imag_25, [32 x float]* @xmat_M_imag_26, [32 x float]* @xmat_M_imag_27, [32 x float]* @xmat_M_imag_28, [32 x float]* @xmat_M_imag_29, [32 x float]* @xmat_M_imag_30, [32 x float]* @xmat_M_imag_31, float %out_vector_M_real_0_2, float %out_vector_M_real_0_3, float %out_vector_M_real_1_2, float %out_vector_M_real_1_3, float %out_vector_M_real_2_2, float %out_vector_M_real_2_3, float %out_vector_M_real_3_2, float %out_vector_M_real_3_3, float %out_vector_M_real_4_2, float %out_vector_M_real_4_3, float %out_vector_M_real_5_2, float %out_vector_M_real_5_3, float %out_vector_M_real_6_2, float %out_vector_M_real_6_3, float %out_vector_M_real_7_2, float %out_vector_M_real_7_3, float %out_vector_M_imag_0_2, float %out_vector_M_imag_0_3, float %out_vector_M_imag_1_2, float %out_vector_M_imag_1_3, float %out_vector_M_imag_2_2, float %out_vector_M_imag_2_3, float %out_vector_M_imag_3_2, float %out_vector_M_imag_3_3, float %out_vector_M_imag_4_2, float %out_vector_M_imag_4_3, float %out_vector_M_imag_5_2, float %out_vector_M_imag_5_3, float %out_vector_M_imag_6_2, float %out_vector_M_imag_6_3, float %out_vector_M_imag_7_2, float %out_vector_M_imag_7_3)" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 252 'call' 'call_ret' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 2.02>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%j10_0 = phi i7 [ 0, %load_xmat_begin ], [ %j_1, %6 ]"   --->   Operation 253 'phi' 'j10_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.81ns)   --->   "%icmp_ln87 = icmp eq i7 %j10_0, -64" [dmm_64x4096/matmult_top.cpp:87]   --->   Operation 254 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 255 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.77ns)   --->   "%j_1 = add i7 %j10_0, 1" [dmm_64x4096/matmult_top.cpp:87]   --->   Operation 256 'add' 'j_1' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %load_xmat_end, label %5" [dmm_64x4096/matmult_top.cpp:87]   --->   Operation 257 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%empty_14 = call { i64, i8, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_last_V)" [dmm_64x4096/matmult_top.cpp:88]   --->   Operation 258 'read' 'empty_14' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i64, i8, i8, i1 } %empty_14, 0" [dmm_64x4096/matmult_top.cpp:88]   --->   Operation 259 'extractvalue' 'tmp_data_V_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln681_1 = trunc i64 %tmp_data_V_3 to i32" [dmm_64x4096/matmult_top.cpp:89]   --->   Operation 260 'trunc' 'trunc_ln681_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln90_1 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %j10_0, i32 1, i32 6)" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 261 'partselect' 'trunc_ln90_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i7 %j10_0 to i1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 262 'trunc' 'trunc_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_8 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %trunc_ln90, i4 0)" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 263 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i5 %tmp_8 to i6" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 264 'zext' 'zext_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (0.78ns)   --->   "%add_ln90 = add i6 %zext_ln90, %zext_ln87" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 265 'add' 'add_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i6 %add_ln90 to i64" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 266 'zext' 'zext_ln90_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%xmat_M_imag_0_addr = getelementptr [32 x float]* @xmat_M_imag_0, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 267 'getelementptr' 'xmat_M_imag_0_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "%xmat_M_imag_1_addr = getelementptr [32 x float]* @xmat_M_imag_1, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 268 'getelementptr' 'xmat_M_imag_1_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%xmat_M_imag_10_addr = getelementptr [32 x float]* @xmat_M_imag_10, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 269 'getelementptr' 'xmat_M_imag_10_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%xmat_M_imag_11_addr = getelementptr [32 x float]* @xmat_M_imag_11, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 270 'getelementptr' 'xmat_M_imag_11_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%xmat_M_imag_12_addr = getelementptr [32 x float]* @xmat_M_imag_12, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 271 'getelementptr' 'xmat_M_imag_12_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%xmat_M_imag_13_addr = getelementptr [32 x float]* @xmat_M_imag_13, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 272 'getelementptr' 'xmat_M_imag_13_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%xmat_M_imag_14_addr = getelementptr [32 x float]* @xmat_M_imag_14, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 273 'getelementptr' 'xmat_M_imag_14_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%xmat_M_imag_15_addr = getelementptr [32 x float]* @xmat_M_imag_15, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 274 'getelementptr' 'xmat_M_imag_15_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%xmat_M_imag_16_addr = getelementptr [32 x float]* @xmat_M_imag_16, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 275 'getelementptr' 'xmat_M_imag_16_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%xmat_M_imag_17_addr = getelementptr [32 x float]* @xmat_M_imag_17, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 276 'getelementptr' 'xmat_M_imag_17_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 277 [1/1] (0.00ns)   --->   "%xmat_M_imag_18_addr = getelementptr [32 x float]* @xmat_M_imag_18, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 277 'getelementptr' 'xmat_M_imag_18_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%xmat_M_imag_19_addr = getelementptr [32 x float]* @xmat_M_imag_19, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 278 'getelementptr' 'xmat_M_imag_19_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%xmat_M_imag_2_addr = getelementptr [32 x float]* @xmat_M_imag_2, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 279 'getelementptr' 'xmat_M_imag_2_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%xmat_M_imag_20_addr = getelementptr [32 x float]* @xmat_M_imag_20, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 280 'getelementptr' 'xmat_M_imag_20_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "%xmat_M_imag_21_addr = getelementptr [32 x float]* @xmat_M_imag_21, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 281 'getelementptr' 'xmat_M_imag_21_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "%xmat_M_imag_22_addr = getelementptr [32 x float]* @xmat_M_imag_22, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 282 'getelementptr' 'xmat_M_imag_22_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%xmat_M_imag_23_addr = getelementptr [32 x float]* @xmat_M_imag_23, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 283 'getelementptr' 'xmat_M_imag_23_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "%xmat_M_imag_24_addr = getelementptr [32 x float]* @xmat_M_imag_24, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 284 'getelementptr' 'xmat_M_imag_24_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 285 [1/1] (0.00ns)   --->   "%xmat_M_imag_25_addr = getelementptr [32 x float]* @xmat_M_imag_25, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 285 'getelementptr' 'xmat_M_imag_25_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%xmat_M_imag_26_addr = getelementptr [32 x float]* @xmat_M_imag_26, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 286 'getelementptr' 'xmat_M_imag_26_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%xmat_M_imag_27_addr = getelementptr [32 x float]* @xmat_M_imag_27, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 287 'getelementptr' 'xmat_M_imag_27_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (0.00ns)   --->   "%xmat_M_imag_28_addr = getelementptr [32 x float]* @xmat_M_imag_28, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 288 'getelementptr' 'xmat_M_imag_28_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 289 [1/1] (0.00ns)   --->   "%xmat_M_imag_29_addr = getelementptr [32 x float]* @xmat_M_imag_29, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 289 'getelementptr' 'xmat_M_imag_29_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%xmat_M_imag_3_addr = getelementptr [32 x float]* @xmat_M_imag_3, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 290 'getelementptr' 'xmat_M_imag_3_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%xmat_M_imag_30_addr = getelementptr [32 x float]* @xmat_M_imag_30, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 291 'getelementptr' 'xmat_M_imag_30_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%xmat_M_imag_31_addr = getelementptr [32 x float]* @xmat_M_imag_31, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 292 'getelementptr' 'xmat_M_imag_31_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%xmat_M_imag_4_addr = getelementptr [32 x float]* @xmat_M_imag_4, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 293 'getelementptr' 'xmat_M_imag_4_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%xmat_M_imag_5_addr = getelementptr [32 x float]* @xmat_M_imag_5, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 294 'getelementptr' 'xmat_M_imag_5_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "%xmat_M_imag_6_addr = getelementptr [32 x float]* @xmat_M_imag_6, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 295 'getelementptr' 'xmat_M_imag_6_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%xmat_M_imag_7_addr = getelementptr [32 x float]* @xmat_M_imag_7, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 296 'getelementptr' 'xmat_M_imag_7_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%xmat_M_imag_8_addr = getelementptr [32 x float]* @xmat_M_imag_8, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 297 'getelementptr' 'xmat_M_imag_8_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%xmat_M_imag_9_addr = getelementptr [32 x float]* @xmat_M_imag_9, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 298 'getelementptr' 'xmat_M_imag_9_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "%xmat_M_real_0_addr = getelementptr [32 x float]* @xmat_M_real_0, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 299 'getelementptr' 'xmat_M_real_0_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (0.00ns)   --->   "%xmat_M_real_1_addr = getelementptr [32 x float]* @xmat_M_real_1, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 300 'getelementptr' 'xmat_M_real_1_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 301 [1/1] (0.00ns)   --->   "%xmat_M_real_10_addr = getelementptr [32 x float]* @xmat_M_real_10, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 301 'getelementptr' 'xmat_M_real_10_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%xmat_M_real_11_addr = getelementptr [32 x float]* @xmat_M_real_11, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 302 'getelementptr' 'xmat_M_real_11_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%xmat_M_real_12_addr = getelementptr [32 x float]* @xmat_M_real_12, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 303 'getelementptr' 'xmat_M_real_12_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%xmat_M_real_13_addr = getelementptr [32 x float]* @xmat_M_real_13, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 304 'getelementptr' 'xmat_M_real_13_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "%xmat_M_real_14_addr = getelementptr [32 x float]* @xmat_M_real_14, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 305 'getelementptr' 'xmat_M_real_14_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "%xmat_M_real_15_addr = getelementptr [32 x float]* @xmat_M_real_15, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 306 'getelementptr' 'xmat_M_real_15_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "%xmat_M_real_16_addr = getelementptr [32 x float]* @xmat_M_real_16, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 307 'getelementptr' 'xmat_M_real_16_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "%xmat_M_real_17_addr = getelementptr [32 x float]* @xmat_M_real_17, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 308 'getelementptr' 'xmat_M_real_17_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "%xmat_M_real_18_addr = getelementptr [32 x float]* @xmat_M_real_18, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 309 'getelementptr' 'xmat_M_real_18_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "%xmat_M_real_19_addr = getelementptr [32 x float]* @xmat_M_real_19, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 310 'getelementptr' 'xmat_M_real_19_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "%xmat_M_real_2_addr = getelementptr [32 x float]* @xmat_M_real_2, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 311 'getelementptr' 'xmat_M_real_2_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%xmat_M_real_20_addr = getelementptr [32 x float]* @xmat_M_real_20, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 312 'getelementptr' 'xmat_M_real_20_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 313 [1/1] (0.00ns)   --->   "%xmat_M_real_21_addr = getelementptr [32 x float]* @xmat_M_real_21, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 313 'getelementptr' 'xmat_M_real_21_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 314 [1/1] (0.00ns)   --->   "%xmat_M_real_22_addr = getelementptr [32 x float]* @xmat_M_real_22, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 314 'getelementptr' 'xmat_M_real_22_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "%xmat_M_real_23_addr = getelementptr [32 x float]* @xmat_M_real_23, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 315 'getelementptr' 'xmat_M_real_23_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%xmat_M_real_24_addr = getelementptr [32 x float]* @xmat_M_real_24, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 316 'getelementptr' 'xmat_M_real_24_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 317 [1/1] (0.00ns)   --->   "%xmat_M_real_25_addr = getelementptr [32 x float]* @xmat_M_real_25, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 317 'getelementptr' 'xmat_M_real_25_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "%xmat_M_real_26_addr = getelementptr [32 x float]* @xmat_M_real_26, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 318 'getelementptr' 'xmat_M_real_26_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 319 [1/1] (0.00ns)   --->   "%xmat_M_real_27_addr = getelementptr [32 x float]* @xmat_M_real_27, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 319 'getelementptr' 'xmat_M_real_27_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 320 [1/1] (0.00ns)   --->   "%xmat_M_real_28_addr = getelementptr [32 x float]* @xmat_M_real_28, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 320 'getelementptr' 'xmat_M_real_28_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 321 [1/1] (0.00ns)   --->   "%xmat_M_real_29_addr = getelementptr [32 x float]* @xmat_M_real_29, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 321 'getelementptr' 'xmat_M_real_29_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 322 [1/1] (0.00ns)   --->   "%xmat_M_real_3_addr = getelementptr [32 x float]* @xmat_M_real_3, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 322 'getelementptr' 'xmat_M_real_3_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 323 [1/1] (0.00ns)   --->   "%xmat_M_real_30_addr = getelementptr [32 x float]* @xmat_M_real_30, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 323 'getelementptr' 'xmat_M_real_30_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 324 [1/1] (0.00ns)   --->   "%xmat_M_real_31_addr = getelementptr [32 x float]* @xmat_M_real_31, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 324 'getelementptr' 'xmat_M_real_31_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%xmat_M_real_4_addr = getelementptr [32 x float]* @xmat_M_real_4, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 325 'getelementptr' 'xmat_M_real_4_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%xmat_M_real_5_addr = getelementptr [32 x float]* @xmat_M_real_5, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 326 'getelementptr' 'xmat_M_real_5_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "%xmat_M_real_6_addr = getelementptr [32 x float]* @xmat_M_real_6, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 327 'getelementptr' 'xmat_M_real_6_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 328 [1/1] (0.00ns)   --->   "%xmat_M_real_7_addr = getelementptr [32 x float]* @xmat_M_real_7, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 328 'getelementptr' 'xmat_M_real_7_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 329 [1/1] (0.00ns)   --->   "%xmat_M_real_8_addr = getelementptr [32 x float]* @xmat_M_real_8, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 329 'getelementptr' 'xmat_M_real_8_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "%xmat_M_real_9_addr = getelementptr [32 x float]* @xmat_M_real_9, i64 0, i64 %zext_ln90_1" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 330 'getelementptr' 'xmat_M_real_9_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 331 [1/1] (0.00ns)   --->   "%bitcast_ln90 = bitcast i32 %trunc_ln681_1 to float" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 331 'bitcast' 'bitcast_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%p_Result_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_data_V_3, i32 32, i32 63)" [dmm_64x4096/matmult_top.cpp:92]   --->   Operation 332 'partselect' 'p_Result_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "%bitcast_ln93 = bitcast i32 %p_Result_5 to float" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 333 'bitcast' 'bitcast_ln93' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (0.81ns)   --->   "switch i6 %trunc_ln90_1, label %branch95 [
    i6 0, label %branch64
    i6 1, label %branch65
    i6 2, label %branch66
    i6 3, label %branch67
    i6 4, label %branch68
    i6 5, label %branch69
    i6 6, label %branch70
    i6 7, label %branch71
    i6 8, label %branch72
    i6 9, label %branch73
    i6 10, label %branch74
    i6 11, label %branch75
    i6 12, label %branch76
    i6 13, label %branch77
    i6 14, label %branch78
    i6 15, label %branch79
    i6 16, label %branch80
    i6 17, label %branch81
    i6 18, label %branch82
    i6 19, label %branch83
    i6 20, label %branch84
    i6 21, label %branch85
    i6 22, label %branch86
    i6 23, label %branch87
    i6 24, label %branch88
    i6 25, label %branch89
    i6 26, label %branch90
    i6 27, label %branch91
    i6 28, label %branch92
    i6 29, label %branch93
    i6 30, label %branch94
  ]" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 334 'switch' <Predicate = (!icmp_ln87)> <Delay = 0.81>
ST_6 : Operation 335 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_30_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 335 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 30)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 336 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_30_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 336 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 30)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 337 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 337 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 30)> <Delay = 0.00>
ST_6 : Operation 338 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_29_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 338 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 29)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 339 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_29_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 339 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 29)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 340 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 29)> <Delay = 0.00>
ST_6 : Operation 341 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_28_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 341 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 28)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 342 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_28_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 342 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 28)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 343 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 28)> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_27_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 344 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 27)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 345 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_27_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 345 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 27)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 346 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 27)> <Delay = 0.00>
ST_6 : Operation 347 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_26_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 347 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 26)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 348 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_26_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 348 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 26)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 349 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 349 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 26)> <Delay = 0.00>
ST_6 : Operation 350 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_25_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 350 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 25)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 351 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_25_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 351 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 25)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 352 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 25)> <Delay = 0.00>
ST_6 : Operation 353 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_24_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 353 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 24)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 354 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_24_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 354 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 24)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 355 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 24)> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_23_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 356 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 23)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 357 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_23_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 357 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 23)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 358 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 358 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 23)> <Delay = 0.00>
ST_6 : Operation 359 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_22_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 359 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 22)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 360 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_22_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 360 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 22)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 361 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 22)> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_21_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 362 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 21)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 363 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_21_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 363 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 21)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 364 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 21)> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_20_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 365 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 20)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 366 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_20_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 366 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 20)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 367 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 20)> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_19_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 368 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 19)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 369 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_19_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 369 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 19)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 370 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 19)> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_18_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 371 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 18)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 372 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_18_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 372 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 18)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 373 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 18)> <Delay = 0.00>
ST_6 : Operation 374 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_17_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 374 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 17)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 375 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_17_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 375 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 17)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 376 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 17)> <Delay = 0.00>
ST_6 : Operation 377 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_16_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 377 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 378 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_16_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 378 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 379 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 16)> <Delay = 0.00>
ST_6 : Operation 380 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_15_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 380 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 15)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 381 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_15_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 381 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 15)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 382 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 382 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 15)> <Delay = 0.00>
ST_6 : Operation 383 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_14_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 383 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 14)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 384 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_14_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 384 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 14)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 385 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 385 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 14)> <Delay = 0.00>
ST_6 : Operation 386 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_13_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 386 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 13)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 387 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_13_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 387 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 13)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 388 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 388 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 13)> <Delay = 0.00>
ST_6 : Operation 389 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_12_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 389 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 12)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 390 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_12_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 390 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 12)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 391 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 391 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 12)> <Delay = 0.00>
ST_6 : Operation 392 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_11_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 392 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 11)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 393 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_11_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 393 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 11)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 394 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 11)> <Delay = 0.00>
ST_6 : Operation 395 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_10_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 395 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 10)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 396 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_10_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 396 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 10)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 397 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 397 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 10)> <Delay = 0.00>
ST_6 : Operation 398 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_9_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 398 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 9)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 399 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_9_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 399 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 9)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 400 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 9)> <Delay = 0.00>
ST_6 : Operation 401 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_8_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 401 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 8)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 402 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_8_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 402 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 8)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 403 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 8)> <Delay = 0.00>
ST_6 : Operation 404 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_7_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 404 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 405 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_7_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 405 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 406 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 7)> <Delay = 0.00>
ST_6 : Operation 407 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_6_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 407 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 6)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 408 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_6_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 408 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 6)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 409 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 409 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 6)> <Delay = 0.00>
ST_6 : Operation 410 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_5_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 410 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 5)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 411 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_5_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 411 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 5)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 412 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 412 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 5)> <Delay = 0.00>
ST_6 : Operation 413 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_4_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 413 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 414 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_4_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 414 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 415 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 415 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 4)> <Delay = 0.00>
ST_6 : Operation 416 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_3_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 416 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 3)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 417 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_3_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 417 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 3)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 418 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 418 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 3)> <Delay = 0.00>
ST_6 : Operation 419 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_2_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 419 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 420 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_2_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 420 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 421 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 421 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 2)> <Delay = 0.00>
ST_6 : Operation 422 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_1_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 422 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 423 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_1_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 423 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 424 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 424 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 1)> <Delay = 0.00>
ST_6 : Operation 425 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_0_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 425 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 0)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 426 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_0_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 426 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 0)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 427 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 427 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 == 0)> <Delay = 0.00>
ST_6 : Operation 428 [1/1] (1.23ns)   --->   "store float %bitcast_ln90, float* %xmat_M_real_31_addr, align 4" [dmm_64x4096/matmult_top.cpp:90]   --->   Operation 428 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 != 0 & trunc_ln90_1 != 1 & trunc_ln90_1 != 2 & trunc_ln90_1 != 3 & trunc_ln90_1 != 4 & trunc_ln90_1 != 5 & trunc_ln90_1 != 6 & trunc_ln90_1 != 7 & trunc_ln90_1 != 8 & trunc_ln90_1 != 9 & trunc_ln90_1 != 10 & trunc_ln90_1 != 11 & trunc_ln90_1 != 12 & trunc_ln90_1 != 13 & trunc_ln90_1 != 14 & trunc_ln90_1 != 15 & trunc_ln90_1 != 16 & trunc_ln90_1 != 17 & trunc_ln90_1 != 18 & trunc_ln90_1 != 19 & trunc_ln90_1 != 20 & trunc_ln90_1 != 21 & trunc_ln90_1 != 22 & trunc_ln90_1 != 23 & trunc_ln90_1 != 24 & trunc_ln90_1 != 25 & trunc_ln90_1 != 26 & trunc_ln90_1 != 27 & trunc_ln90_1 != 28 & trunc_ln90_1 != 29 & trunc_ln90_1 != 30)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 429 [1/1] (1.23ns)   --->   "store float %bitcast_ln93, float* %xmat_M_imag_31_addr, align 4" [dmm_64x4096/matmult_top.cpp:93]   --->   Operation 429 'store' <Predicate = (!icmp_ln87 & trunc_ln90_1 != 0 & trunc_ln90_1 != 1 & trunc_ln90_1 != 2 & trunc_ln90_1 != 3 & trunc_ln90_1 != 4 & trunc_ln90_1 != 5 & trunc_ln90_1 != 6 & trunc_ln90_1 != 7 & trunc_ln90_1 != 8 & trunc_ln90_1 != 9 & trunc_ln90_1 != 10 & trunc_ln90_1 != 11 & trunc_ln90_1 != 12 & trunc_ln90_1 != 13 & trunc_ln90_1 != 14 & trunc_ln90_1 != 15 & trunc_ln90_1 != 16 & trunc_ln90_1 != 17 & trunc_ln90_1 != 18 & trunc_ln90_1 != 19 & trunc_ln90_1 != 20 & trunc_ln90_1 != 21 & trunc_ln90_1 != 22 & trunc_ln90_1 != 23 & trunc_ln90_1 != 24 & trunc_ln90_1 != 25 & trunc_ln90_1 != 26 & trunc_ln90_1 != 27 & trunc_ln90_1 != 28 & trunc_ln90_1 != 29 & trunc_ln90_1 != 30)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 430 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 430 'br' <Predicate = (!icmp_ln87 & trunc_ln90_1 != 0 & trunc_ln90_1 != 1 & trunc_ln90_1 != 2 & trunc_ln90_1 != 3 & trunc_ln90_1 != 4 & trunc_ln90_1 != 5 & trunc_ln90_1 != 6 & trunc_ln90_1 != 7 & trunc_ln90_1 != 8 & trunc_ln90_1 != 9 & trunc_ln90_1 != 10 & trunc_ln90_1 != 11 & trunc_ln90_1 != 12 & trunc_ln90_1 != 13 & trunc_ln90_1 != 14 & trunc_ln90_1 != 15 & trunc_ln90_1 != 16 & trunc_ln90_1 != 17 & trunc_ln90_1 != 18 & trunc_ln90_1 != 19 & trunc_ln90_1 != 20 & trunc_ln90_1 != 21 & trunc_ln90_1 != 22 & trunc_ln90_1 != 23 & trunc_ln90_1 != 24 & trunc_ln90_1 != 25 & trunc_ln90_1 != 26 & trunc_ln90_1 != 27 & trunc_ln90_1 != 28 & trunc_ln90_1 != 29 & trunc_ln90_1 != 30)> <Delay = 0.00>
ST_6 : Operation 431 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str6, i32 %tmp_2)" [dmm_64x4096/matmult_top.cpp:95]   --->   Operation 431 'specregionend' 'empty_15' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 432 [1/1] (0.00ns)   --->   "br label %.preheader" [dmm_64x4096/matmult_top.cpp:86]   --->   Operation 432 'br' <Predicate = (icmp_ln87)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 433 [1/1] (0.00ns)   --->   "br label %4" [dmm_64x4096/matmult_top.cpp:87]   --->   Operation 433 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.65>
ST_8 : Operation 434 [1/2] (0.44ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } @kernel_mmult([32 x float]* @rxmat_M_real_0, [32 x float]* @rxmat_M_real_1, [32 x float]* @rxmat_M_real_2, [32 x float]* @rxmat_M_real_3, [32 x float]* @rxmat_M_real_4, [32 x float]* @rxmat_M_real_5, [32 x float]* @rxmat_M_real_6, [32 x float]* @rxmat_M_real_7, [32 x float]* @rxmat_M_real_8, [32 x float]* @rxmat_M_real_9, [32 x float]* @rxmat_M_real_10, [32 x float]* @rxmat_M_real_11, [32 x float]* @rxmat_M_real_12, [32 x float]* @rxmat_M_real_13, [32 x float]* @rxmat_M_real_14, [32 x float]* @rxmat_M_real_15, [32 x float]* @rxmat_M_real_16, [32 x float]* @rxmat_M_real_17, [32 x float]* @rxmat_M_real_18, [32 x float]* @rxmat_M_real_19, [32 x float]* @rxmat_M_real_20, [32 x float]* @rxmat_M_real_21, [32 x float]* @rxmat_M_real_22, [32 x float]* @rxmat_M_real_23, [32 x float]* @rxmat_M_real_24, [32 x float]* @rxmat_M_real_25, [32 x float]* @rxmat_M_real_26, [32 x float]* @rxmat_M_real_27, [32 x float]* @rxmat_M_real_28, [32 x float]* @rxmat_M_real_29, [32 x float]* @rxmat_M_real_30, [32 x float]* @rxmat_M_real_31, [32 x float]* @rxmat_M_imag_0, [32 x float]* @rxmat_M_imag_1, [32 x float]* @rxmat_M_imag_2, [32 x float]* @rxmat_M_imag_3, [32 x float]* @rxmat_M_imag_4, [32 x float]* @rxmat_M_imag_5, [32 x float]* @rxmat_M_imag_6, [32 x float]* @rxmat_M_imag_7, [32 x float]* @rxmat_M_imag_8, [32 x float]* @rxmat_M_imag_9, [32 x float]* @rxmat_M_imag_10, [32 x float]* @rxmat_M_imag_11, [32 x float]* @rxmat_M_imag_12, [32 x float]* @rxmat_M_imag_13, [32 x float]* @rxmat_M_imag_14, [32 x float]* @rxmat_M_imag_15, [32 x float]* @rxmat_M_imag_16, [32 x float]* @rxmat_M_imag_17, [32 x float]* @rxmat_M_imag_18, [32 x float]* @rxmat_M_imag_19, [32 x float]* @rxmat_M_imag_20, [32 x float]* @rxmat_M_imag_21, [32 x float]* @rxmat_M_imag_22, [32 x float]* @rxmat_M_imag_23, [32 x float]* @rxmat_M_imag_24, [32 x float]* @rxmat_M_imag_25, [32 x float]* @rxmat_M_imag_26, [32 x float]* @rxmat_M_imag_27, [32 x float]* @rxmat_M_imag_28, [32 x float]* @rxmat_M_imag_29, [32 x float]* @rxmat_M_imag_30, [32 x float]* @rxmat_M_imag_31, [32 x float]* @xmat_M_real_0, [32 x float]* @xmat_M_real_1, [32 x float]* @xmat_M_real_2, [32 x float]* @xmat_M_real_3, [32 x float]* @xmat_M_real_4, [32 x float]* @xmat_M_real_5, [32 x float]* @xmat_M_real_6, [32 x float]* @xmat_M_real_7, [32 x float]* @xmat_M_real_8, [32 x float]* @xmat_M_real_9, [32 x float]* @xmat_M_real_10, [32 x float]* @xmat_M_real_11, [32 x float]* @xmat_M_real_12, [32 x float]* @xmat_M_real_13, [32 x float]* @xmat_M_real_14, [32 x float]* @xmat_M_real_15, [32 x float]* @xmat_M_real_16, [32 x float]* @xmat_M_real_17, [32 x float]* @xmat_M_real_18, [32 x float]* @xmat_M_real_19, [32 x float]* @xmat_M_real_20, [32 x float]* @xmat_M_real_21, [32 x float]* @xmat_M_real_22, [32 x float]* @xmat_M_real_23, [32 x float]* @xmat_M_real_24, [32 x float]* @xmat_M_real_25, [32 x float]* @xmat_M_real_26, [32 x float]* @xmat_M_real_27, [32 x float]* @xmat_M_real_28, [32 x float]* @xmat_M_real_29, [32 x float]* @xmat_M_real_30, [32 x float]* @xmat_M_real_31, [32 x float]* @xmat_M_imag_0, [32 x float]* @xmat_M_imag_1, [32 x float]* @xmat_M_imag_2, [32 x float]* @xmat_M_imag_3, [32 x float]* @xmat_M_imag_4, [32 x float]* @xmat_M_imag_5, [32 x float]* @xmat_M_imag_6, [32 x float]* @xmat_M_imag_7, [32 x float]* @xmat_M_imag_8, [32 x float]* @xmat_M_imag_9, [32 x float]* @xmat_M_imag_10, [32 x float]* @xmat_M_imag_11, [32 x float]* @xmat_M_imag_12, [32 x float]* @xmat_M_imag_13, [32 x float]* @xmat_M_imag_14, [32 x float]* @xmat_M_imag_15, [32 x float]* @xmat_M_imag_16, [32 x float]* @xmat_M_imag_17, [32 x float]* @xmat_M_imag_18, [32 x float]* @xmat_M_imag_19, [32 x float]* @xmat_M_imag_20, [32 x float]* @xmat_M_imag_21, [32 x float]* @xmat_M_imag_22, [32 x float]* @xmat_M_imag_23, [32 x float]* @xmat_M_imag_24, [32 x float]* @xmat_M_imag_25, [32 x float]* @xmat_M_imag_26, [32 x float]* @xmat_M_imag_27, [32 x float]* @xmat_M_imag_28, [32 x float]* @xmat_M_imag_29, [32 x float]* @xmat_M_imag_30, [32 x float]* @xmat_M_imag_31, float %out_vector_M_real_0_2, float %out_vector_M_real_0_3, float %out_vector_M_real_1_2, float %out_vector_M_real_1_3, float %out_vector_M_real_2_2, float %out_vector_M_real_2_3, float %out_vector_M_real_3_2, float %out_vector_M_real_3_3, float %out_vector_M_real_4_2, float %out_vector_M_real_4_3, float %out_vector_M_real_5_2, float %out_vector_M_real_5_3, float %out_vector_M_real_6_2, float %out_vector_M_real_6_3, float %out_vector_M_real_7_2, float %out_vector_M_real_7_3, float %out_vector_M_imag_0_2, float %out_vector_M_imag_0_3, float %out_vector_M_imag_1_2, float %out_vector_M_imag_1_3, float %out_vector_M_imag_2_2, float %out_vector_M_imag_2_3, float %out_vector_M_imag_3_2, float %out_vector_M_imag_3_3, float %out_vector_M_imag_4_2, float %out_vector_M_imag_4_3, float %out_vector_M_imag_5_2, float %out_vector_M_imag_5_3, float %out_vector_M_imag_6_2, float %out_vector_M_imag_6_3, float %out_vector_M_imag_7_2, float %out_vector_M_imag_7_3)" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 434 'call' 'call_ret' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 435 [1/1] (0.00ns)   --->   "%out_vector_M_real_0_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 0" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 435 'extractvalue' 'out_vector_M_real_0_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 436 [1/1] (0.00ns)   --->   "store float %out_vector_M_real_0_4, float* @out_vector_M_real_0, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 436 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 437 [1/1] (0.00ns)   --->   "%out_vector_M_real_0_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 1" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 437 'extractvalue' 'out_vector_M_real_0_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 438 [1/1] (0.00ns)   --->   "store float %out_vector_M_real_0_5, float* @out_vector_M_real_0_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 438 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 439 [1/1] (0.00ns)   --->   "%out_vector_M_real_1_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 2" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 439 'extractvalue' 'out_vector_M_real_1_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 440 [1/1] (0.00ns)   --->   "store float %out_vector_M_real_1_4, float* @out_vector_M_real_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 440 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 441 [1/1] (0.00ns)   --->   "%out_vector_M_real_1_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 3" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 441 'extractvalue' 'out_vector_M_real_1_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 442 [1/1] (0.00ns)   --->   "store float %out_vector_M_real_1_5, float* @out_vector_M_real_1_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 442 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 443 [1/1] (0.00ns)   --->   "%out_vector_M_real_2_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 443 'extractvalue' 'out_vector_M_real_2_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 444 [1/1] (0.00ns)   --->   "store float %out_vector_M_real_2_4, float* @out_vector_M_real_2, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 444 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 445 [1/1] (0.00ns)   --->   "%out_vector_M_real_2_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 5" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 445 'extractvalue' 'out_vector_M_real_2_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 446 [1/1] (0.00ns)   --->   "store float %out_vector_M_real_2_5, float* @out_vector_M_real_2_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 446 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 447 [1/1] (0.00ns)   --->   "%out_vector_M_real_3_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 6" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 447 'extractvalue' 'out_vector_M_real_3_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 448 [1/1] (0.00ns)   --->   "store float %out_vector_M_real_3_4, float* @out_vector_M_real_3, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 448 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 449 [1/1] (0.00ns)   --->   "%out_vector_M_real_3_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 7" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 449 'extractvalue' 'out_vector_M_real_3_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 450 [1/1] (0.00ns)   --->   "store float %out_vector_M_real_3_5, float* @out_vector_M_real_3_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 450 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 451 [1/1] (0.00ns)   --->   "%out_vector_M_real_4_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 8" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 451 'extractvalue' 'out_vector_M_real_4_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 452 [1/1] (0.00ns)   --->   "store float %out_vector_M_real_4_4, float* @out_vector_M_real_4, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 452 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 453 [1/1] (0.00ns)   --->   "%out_vector_M_real_4_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 9" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 453 'extractvalue' 'out_vector_M_real_4_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 454 [1/1] (0.00ns)   --->   "store float %out_vector_M_real_4_5, float* @out_vector_M_real_4_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 454 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 455 [1/1] (0.00ns)   --->   "%out_vector_M_real_5_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 10" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 455 'extractvalue' 'out_vector_M_real_5_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 456 [1/1] (0.00ns)   --->   "store float %out_vector_M_real_5_4, float* @out_vector_M_real_5, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 456 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 457 [1/1] (0.00ns)   --->   "%out_vector_M_real_5_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 11" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 457 'extractvalue' 'out_vector_M_real_5_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 458 [1/1] (0.00ns)   --->   "store float %out_vector_M_real_5_5, float* @out_vector_M_real_5_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 458 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 459 [1/1] (0.00ns)   --->   "%out_vector_M_real_6_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 12" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 459 'extractvalue' 'out_vector_M_real_6_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 460 [1/1] (0.00ns)   --->   "store float %out_vector_M_real_6_4, float* @out_vector_M_real_6, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 460 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 461 [1/1] (0.00ns)   --->   "%out_vector_M_real_6_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 13" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 461 'extractvalue' 'out_vector_M_real_6_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 462 [1/1] (0.00ns)   --->   "store float %out_vector_M_real_6_5, float* @out_vector_M_real_6_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 462 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 463 [1/1] (0.00ns)   --->   "%out_vector_M_real_7_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 14" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 463 'extractvalue' 'out_vector_M_real_7_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 464 [1/1] (0.00ns)   --->   "store float %out_vector_M_real_7_4, float* @out_vector_M_real_7, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 464 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 465 [1/1] (0.00ns)   --->   "%out_vector_M_real_7_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 15" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 465 'extractvalue' 'out_vector_M_real_7_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 466 [1/1] (0.00ns)   --->   "store float %out_vector_M_real_7_5, float* @out_vector_M_real_7_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 466 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 467 [1/1] (0.00ns)   --->   "%out_vector_M_imag_0_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 16" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 467 'extractvalue' 'out_vector_M_imag_0_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 468 [1/1] (0.00ns)   --->   "store float %out_vector_M_imag_0_4, float* @out_vector_M_imag_0, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 468 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 469 [1/1] (0.00ns)   --->   "%out_vector_M_imag_0_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 17" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 469 'extractvalue' 'out_vector_M_imag_0_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 470 [1/1] (0.00ns)   --->   "store float %out_vector_M_imag_0_5, float* @out_vector_M_imag_0_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 470 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 471 [1/1] (0.00ns)   --->   "%out_vector_M_imag_1_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 18" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 471 'extractvalue' 'out_vector_M_imag_1_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 472 [1/1] (0.00ns)   --->   "store float %out_vector_M_imag_1_4, float* @out_vector_M_imag_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 472 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 473 [1/1] (0.00ns)   --->   "%out_vector_M_imag_1_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 19" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 473 'extractvalue' 'out_vector_M_imag_1_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 474 [1/1] (0.00ns)   --->   "store float %out_vector_M_imag_1_5, float* @out_vector_M_imag_1_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 474 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 475 [1/1] (0.00ns)   --->   "%out_vector_M_imag_2_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 20" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 475 'extractvalue' 'out_vector_M_imag_2_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 476 [1/1] (0.00ns)   --->   "store float %out_vector_M_imag_2_4, float* @out_vector_M_imag_2, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 476 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 477 [1/1] (0.00ns)   --->   "%out_vector_M_imag_2_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 21" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 477 'extractvalue' 'out_vector_M_imag_2_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 478 [1/1] (0.00ns)   --->   "store float %out_vector_M_imag_2_5, float* @out_vector_M_imag_2_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 478 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 479 [1/1] (0.00ns)   --->   "%out_vector_M_imag_3_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 22" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 479 'extractvalue' 'out_vector_M_imag_3_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 480 [1/1] (0.00ns)   --->   "store float %out_vector_M_imag_3_4, float* @out_vector_M_imag_3, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 480 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 481 [1/1] (0.00ns)   --->   "%out_vector_M_imag_3_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 23" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 481 'extractvalue' 'out_vector_M_imag_3_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 482 [1/1] (0.00ns)   --->   "store float %out_vector_M_imag_3_5, float* @out_vector_M_imag_3_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 482 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 483 [1/1] (0.00ns)   --->   "%out_vector_M_imag_4_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 24" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 483 'extractvalue' 'out_vector_M_imag_4_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 484 [1/1] (0.00ns)   --->   "store float %out_vector_M_imag_4_4, float* @out_vector_M_imag_4, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 484 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 485 [1/1] (0.00ns)   --->   "%out_vector_M_imag_4_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 25" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 485 'extractvalue' 'out_vector_M_imag_4_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 486 [1/1] (0.00ns)   --->   "store float %out_vector_M_imag_4_5, float* @out_vector_M_imag_4_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 486 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 487 [1/1] (0.00ns)   --->   "%out_vector_M_imag_5_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 26" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 487 'extractvalue' 'out_vector_M_imag_5_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 488 [1/1] (0.00ns)   --->   "store float %out_vector_M_imag_5_4, float* @out_vector_M_imag_5, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 488 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 489 [1/1] (0.00ns)   --->   "%out_vector_M_imag_5_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 27" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 489 'extractvalue' 'out_vector_M_imag_5_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 490 [1/1] (0.00ns)   --->   "store float %out_vector_M_imag_5_5, float* @out_vector_M_imag_5_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 490 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 491 [1/1] (0.00ns)   --->   "%out_vector_M_imag_6_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 28" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 491 'extractvalue' 'out_vector_M_imag_6_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 492 [1/1] (0.00ns)   --->   "store float %out_vector_M_imag_6_4, float* @out_vector_M_imag_6, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 492 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 493 [1/1] (0.00ns)   --->   "%out_vector_M_imag_6_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 29" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 493 'extractvalue' 'out_vector_M_imag_6_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 494 [1/1] (0.00ns)   --->   "store float %out_vector_M_imag_6_5, float* @out_vector_M_imag_6_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 494 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 495 [1/1] (0.00ns)   --->   "%out_vector_M_imag_7_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 30" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 495 'extractvalue' 'out_vector_M_imag_7_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 496 [1/1] (0.00ns)   --->   "store float %out_vector_M_imag_7_4, float* @out_vector_M_imag_7, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 496 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 497 [1/1] (0.00ns)   --->   "%out_vector_M_imag_7_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 31" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 497 'extractvalue' 'out_vector_M_imag_7_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 498 [1/1] (0.00ns)   --->   "store float %out_vector_M_imag_7_5, float* @out_vector_M_imag_7_1, align 4" [dmm_64x4096/matmult_top.cpp:98]   --->   Operation 498 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 499 [1/1] (0.65ns)   --->   "br label %8" [dmm_64x4096/matmult_top.cpp:100]   --->   Operation 499 'br' <Predicate = true> <Delay = 0.65>

State 9 <SV = 4> <Delay = 0.78>
ST_9 : Operation 500 [1/1] (0.00ns)   --->   "%i12_0 = phi i5 [ 0, %7 ], [ %i_1, %9 ]"   --->   Operation 500 'phi' 'i12_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 501 [1/1] (0.75ns)   --->   "%icmp_ln100 = icmp eq i5 %i12_0, -16" [dmm_64x4096/matmult_top.cpp:100]   --->   Operation 501 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 502 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 502 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 503 [1/1] (0.78ns)   --->   "%i_1 = add i5 %i12_0, 1" [dmm_64x4096/matmult_top.cpp:100]   --->   Operation 503 'add' 'i_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 504 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100, label %10, label %9" [dmm_64x4096/matmult_top.cpp:100]   --->   Operation 504 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i5 %i12_0 to i4" [dmm_64x4096/matmult_top.cpp:102]   --->   Operation 505 'trunc' 'trunc_ln102' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_9 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i4 %trunc_ln102 to i5" [dmm_64x4096/matmult_top.cpp:102]   --->   Operation 506 'zext' 'zext_ln102' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_9 : Operation 507 [1/1] (0.48ns)   --->   "%tmp_4 = call float @_ssdm_op_Mux.ap_auto.16float.i5(float %out_vector_M_imag_0_4, float %out_vector_M_imag_0_5, float %out_vector_M_imag_1_4, float %out_vector_M_imag_1_5, float %out_vector_M_imag_2_4, float %out_vector_M_imag_2_5, float %out_vector_M_imag_3_4, float %out_vector_M_imag_3_5, float %out_vector_M_imag_4_4, float %out_vector_M_imag_4_5, float %out_vector_M_imag_5_4, float %out_vector_M_imag_5_5, float %out_vector_M_imag_6_4, float %out_vector_M_imag_6_5, float %out_vector_M_imag_7_4, float %out_vector_M_imag_7_5, i5 %zext_ln102)" [dmm_64x4096/matmult_top.cpp:102]   --->   Operation 507 'mux' 'tmp_4' <Predicate = (!icmp_ln100)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 508 [1/1] (0.00ns)   --->   "%bitcast_ln102 = bitcast float %tmp_4 to i32" [dmm_64x4096/matmult_top.cpp:102]   --->   Operation 508 'bitcast' 'bitcast_ln102' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_9 : Operation 509 [1/1] (0.48ns)   --->   "%tmp_5 = call float @_ssdm_op_Mux.ap_auto.16float.i5(float %out_vector_M_real_0_4, float %out_vector_M_real_0_5, float %out_vector_M_real_1_4, float %out_vector_M_real_1_5, float %out_vector_M_real_2_4, float %out_vector_M_real_2_5, float %out_vector_M_real_3_4, float %out_vector_M_real_3_5, float %out_vector_M_real_4_4, float %out_vector_M_real_4_5, float %out_vector_M_real_5_4, float %out_vector_M_real_5_5, float %out_vector_M_real_6_4, float %out_vector_M_real_6_5, float %out_vector_M_real_7_4, float %out_vector_M_real_7_5, i5 %zext_ln102)" [dmm_64x4096/matmult_top.cpp:105]   --->   Operation 509 'mux' 'tmp_5' <Predicate = (!icmp_ln100)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 510 [1/1] (0.00ns)   --->   "%bitcast_ln105 = bitcast float %tmp_5 to i32" [dmm_64x4096/matmult_top.cpp:105]   --->   Operation 510 'bitcast' 'bitcast_ln105' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_9 : Operation 511 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %bitcast_ln102, i32 %bitcast_ln105)" [dmm_64x4096/matmult_top.cpp:106]   --->   Operation 511 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_9 : Operation 512 [1/1] (0.75ns)   --->   "%temp_last_V = icmp eq i5 %i12_0, 15" [dmm_64x4096/matmult_top.cpp:109]   --->   Operation 512 'icmp' 'temp_last_V' <Predicate = (!icmp_ln100)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 513 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i1P(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i1* %out_stream_V_last_V, i64 %p_Result_s, i8 -1, i8 -1, i1 %temp_last_V)" [dmm_64x4096/matmult_top.cpp:113]   --->   Operation 513 'write' <Predicate = (!icmp_ln100)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 514 [1/1] (0.00ns)   --->   "br label %8" [dmm_64x4096/matmult_top.cpp:100]   --->   Operation 514 'br' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_9 : Operation 515 [1/1] (0.00ns)   --->   "ret void" [dmm_64x4096/matmult_top.cpp:115]   --->   Operation 515 'ret' <Predicate = (icmp_ln100)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', dmm_64x4096/matmult_top.cpp:74) [185]  (0.656 ns)

 <State 2>: 0.789ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', dmm_64x4096/matmult_top.cpp:74) [185]  (0 ns)
	'add' operation ('i', dmm_64x4096/matmult_top.cpp:74) [188]  (0.789 ns)

 <State 3>: 1.24ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', dmm_64x4096/matmult_top.cpp:75) [195]  (0 ns)
	'getelementptr' operation ('rxmat_M_real_21_add', dmm_64x4096/matmult_top.cpp:78) [254]  (0 ns)
	'store' operation ('store_ln78', dmm_64x4096/matmult_top.cpp:78) of variable '__val', dmm_64x4096/matmult_top.cpp:78 on array 'rxmat_M_real_21' [313]  (1.24 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0.789ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', dmm_64x4096/matmult_top.cpp:86) [412]  (0 ns)
	'add' operation ('i', dmm_64x4096/matmult_top.cpp:86) [415]  (0.789 ns)

 <State 6>: 2.03ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', dmm_64x4096/matmult_top.cpp:87) [423]  (0 ns)
	'add' operation ('add_ln90', dmm_64x4096/matmult_top.cpp:90) [436]  (0.789 ns)
	'getelementptr' operation ('xmat_M_real_30_addr', dmm_64x4096/matmult_top.cpp:90) [494]  (0 ns)
	'store' operation ('store_ln90', dmm_64x4096/matmult_top.cpp:90) of variable '__val', dmm_64x4096/matmult_top.cpp:90 on array 'xmat_M_real_30' [507]  (1.24 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', dmm_64x4096/matmult_top.cpp:100) [739]  (0.656 ns)

 <State 9>: 0.789ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', dmm_64x4096/matmult_top.cpp:100) [739]  (0 ns)
	'add' operation ('i', dmm_64x4096/matmult_top.cpp:100) [742]  (0.789 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
