#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2198830 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x21989c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x218b2d0 .functor NOT 1, L_0x21e7a80, C4<0>, C4<0>, C4<0>;
L_0x21e7260 .functor XOR 2, L_0x21e7790, L_0x21e7830, C4<00>, C4<00>;
L_0x21e7970 .functor XOR 2, L_0x21e7260, L_0x21e78d0, C4<00>, C4<00>;
v0x21e3250_0 .net *"_ivl_10", 1 0, L_0x21e78d0;  1 drivers
v0x21e3350_0 .net *"_ivl_12", 1 0, L_0x21e7970;  1 drivers
v0x21e3430_0 .net *"_ivl_2", 1 0, L_0x21e76f0;  1 drivers
v0x21e34f0_0 .net *"_ivl_4", 1 0, L_0x21e7790;  1 drivers
v0x21e35d0_0 .net *"_ivl_6", 1 0, L_0x21e7830;  1 drivers
v0x21e3700_0 .net *"_ivl_8", 1 0, L_0x21e7260;  1 drivers
v0x21e37e0_0 .net "a", 0 0, v0x21e00e0_0;  1 drivers
v0x21e3880_0 .net "b", 0 0, v0x21e0180_0;  1 drivers
v0x21e3920_0 .net "c", 0 0, v0x21e0220_0;  1 drivers
v0x21e39c0_0 .var "clk", 0 0;
v0x21e3a60_0 .net "d", 0 0, v0x21e0360_0;  1 drivers
v0x21e3b00_0 .net "out_pos_dut", 0 0, L_0x21e75b0;  1 drivers
v0x21e3ba0_0 .net "out_pos_ref", 0 0, L_0x21e50d0;  1 drivers
v0x21e3c40_0 .net "out_sop_dut", 0 0, L_0x21e6720;  1 drivers
v0x21e3ce0_0 .net "out_sop_ref", 0 0, L_0x21ba890;  1 drivers
v0x21e3d80_0 .var/2u "stats1", 223 0;
v0x21e3e20_0 .var/2u "strobe", 0 0;
v0x21e3ec0_0 .net "tb_match", 0 0, L_0x21e7a80;  1 drivers
v0x21e3f90_0 .net "tb_mismatch", 0 0, L_0x218b2d0;  1 drivers
v0x21e4030_0 .net "wavedrom_enable", 0 0, v0x21e0630_0;  1 drivers
v0x21e4100_0 .net "wavedrom_title", 511 0, v0x21e06d0_0;  1 drivers
L_0x21e76f0 .concat [ 1 1 0 0], L_0x21e50d0, L_0x21ba890;
L_0x21e7790 .concat [ 1 1 0 0], L_0x21e50d0, L_0x21ba890;
L_0x21e7830 .concat [ 1 1 0 0], L_0x21e75b0, L_0x21e6720;
L_0x21e78d0 .concat [ 1 1 0 0], L_0x21e50d0, L_0x21ba890;
L_0x21e7a80 .cmp/eeq 2, L_0x21e76f0, L_0x21e7970;
S_0x2198b50 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x21989c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x218b6b0 .functor AND 1, v0x21e0220_0, v0x21e0360_0, C4<1>, C4<1>;
L_0x218ba90 .functor NOT 1, v0x21e00e0_0, C4<0>, C4<0>, C4<0>;
L_0x218be70 .functor NOT 1, v0x21e0180_0, C4<0>, C4<0>, C4<0>;
L_0x218c0f0 .functor AND 1, L_0x218ba90, L_0x218be70, C4<1>, C4<1>;
L_0x21a3450 .functor AND 1, L_0x218c0f0, v0x21e0220_0, C4<1>, C4<1>;
L_0x21ba890 .functor OR 1, L_0x218b6b0, L_0x21a3450, C4<0>, C4<0>;
L_0x21e4550 .functor NOT 1, v0x21e0180_0, C4<0>, C4<0>, C4<0>;
L_0x21e45c0 .functor OR 1, L_0x21e4550, v0x21e0360_0, C4<0>, C4<0>;
L_0x21e46d0 .functor AND 1, v0x21e0220_0, L_0x21e45c0, C4<1>, C4<1>;
L_0x21e4790 .functor NOT 1, v0x21e00e0_0, C4<0>, C4<0>, C4<0>;
L_0x21e4860 .functor OR 1, L_0x21e4790, v0x21e0180_0, C4<0>, C4<0>;
L_0x21e48d0 .functor AND 1, L_0x21e46d0, L_0x21e4860, C4<1>, C4<1>;
L_0x21e4a50 .functor NOT 1, v0x21e0180_0, C4<0>, C4<0>, C4<0>;
L_0x21e4ac0 .functor OR 1, L_0x21e4a50, v0x21e0360_0, C4<0>, C4<0>;
L_0x21e49e0 .functor AND 1, v0x21e0220_0, L_0x21e4ac0, C4<1>, C4<1>;
L_0x21e4c50 .functor NOT 1, v0x21e00e0_0, C4<0>, C4<0>, C4<0>;
L_0x21e4d50 .functor OR 1, L_0x21e4c50, v0x21e0360_0, C4<0>, C4<0>;
L_0x21e4e10 .functor AND 1, L_0x21e49e0, L_0x21e4d50, C4<1>, C4<1>;
L_0x21e4fc0 .functor XNOR 1, L_0x21e48d0, L_0x21e4e10, C4<0>, C4<0>;
v0x218ac00_0 .net *"_ivl_0", 0 0, L_0x218b6b0;  1 drivers
v0x218b000_0 .net *"_ivl_12", 0 0, L_0x21e4550;  1 drivers
v0x218b3e0_0 .net *"_ivl_14", 0 0, L_0x21e45c0;  1 drivers
v0x218b7c0_0 .net *"_ivl_16", 0 0, L_0x21e46d0;  1 drivers
v0x218bba0_0 .net *"_ivl_18", 0 0, L_0x21e4790;  1 drivers
v0x218bf80_0 .net *"_ivl_2", 0 0, L_0x218ba90;  1 drivers
v0x218c200_0 .net *"_ivl_20", 0 0, L_0x21e4860;  1 drivers
v0x21de650_0 .net *"_ivl_24", 0 0, L_0x21e4a50;  1 drivers
v0x21de730_0 .net *"_ivl_26", 0 0, L_0x21e4ac0;  1 drivers
v0x21de810_0 .net *"_ivl_28", 0 0, L_0x21e49e0;  1 drivers
v0x21de8f0_0 .net *"_ivl_30", 0 0, L_0x21e4c50;  1 drivers
v0x21de9d0_0 .net *"_ivl_32", 0 0, L_0x21e4d50;  1 drivers
v0x21deab0_0 .net *"_ivl_36", 0 0, L_0x21e4fc0;  1 drivers
L_0x7f41f3752018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x21deb70_0 .net *"_ivl_38", 0 0, L_0x7f41f3752018;  1 drivers
v0x21dec50_0 .net *"_ivl_4", 0 0, L_0x218be70;  1 drivers
v0x21ded30_0 .net *"_ivl_6", 0 0, L_0x218c0f0;  1 drivers
v0x21dee10_0 .net *"_ivl_8", 0 0, L_0x21a3450;  1 drivers
v0x21deef0_0 .net "a", 0 0, v0x21e00e0_0;  alias, 1 drivers
v0x21defb0_0 .net "b", 0 0, v0x21e0180_0;  alias, 1 drivers
v0x21df070_0 .net "c", 0 0, v0x21e0220_0;  alias, 1 drivers
v0x21df130_0 .net "d", 0 0, v0x21e0360_0;  alias, 1 drivers
v0x21df1f0_0 .net "out_pos", 0 0, L_0x21e50d0;  alias, 1 drivers
v0x21df2b0_0 .net "out_sop", 0 0, L_0x21ba890;  alias, 1 drivers
v0x21df370_0 .net "pos0", 0 0, L_0x21e48d0;  1 drivers
v0x21df430_0 .net "pos1", 0 0, L_0x21e4e10;  1 drivers
L_0x21e50d0 .functor MUXZ 1, L_0x7f41f3752018, L_0x21e48d0, L_0x21e4fc0, C4<>;
S_0x21df5b0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x21989c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x21e00e0_0 .var "a", 0 0;
v0x21e0180_0 .var "b", 0 0;
v0x21e0220_0 .var "c", 0 0;
v0x21e02c0_0 .net "clk", 0 0, v0x21e39c0_0;  1 drivers
v0x21e0360_0 .var "d", 0 0;
v0x21e0450_0 .var/2u "fail", 0 0;
v0x21e04f0_0 .var/2u "fail1", 0 0;
v0x21e0590_0 .net "tb_match", 0 0, L_0x21e7a80;  alias, 1 drivers
v0x21e0630_0 .var "wavedrom_enable", 0 0;
v0x21e06d0_0 .var "wavedrom_title", 511 0;
E_0x21971a0/0 .event negedge, v0x21e02c0_0;
E_0x21971a0/1 .event posedge, v0x21e02c0_0;
E_0x21971a0 .event/or E_0x21971a0/0, E_0x21971a0/1;
S_0x21df8e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x21df5b0;
 .timescale -12 -12;
v0x21dfb20_0 .var/2s "i", 31 0;
E_0x2197040 .event posedge, v0x21e02c0_0;
S_0x21dfc20 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x21df5b0;
 .timescale -12 -12;
v0x21dfe20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21dff00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x21df5b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x21e08b0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x21989c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x21e5280 .functor NOT 1, v0x21e00e0_0, C4<0>, C4<0>, C4<0>;
L_0x21e5310 .functor NOT 1, v0x21e0180_0, C4<0>, C4<0>, C4<0>;
L_0x21e54b0 .functor AND 1, L_0x21e5280, L_0x21e5310, C4<1>, C4<1>;
L_0x21e55c0 .functor NOT 1, v0x21e0220_0, C4<0>, C4<0>, C4<0>;
L_0x21e5770 .functor AND 1, L_0x21e54b0, L_0x21e55c0, C4<1>, C4<1>;
L_0x21e5880 .functor AND 1, L_0x21e5770, v0x21e0360_0, C4<1>, C4<1>;
L_0x21e5a90 .functor NOT 1, v0x21e00e0_0, C4<0>, C4<0>, C4<0>;
L_0x21e5c10 .functor NOT 1, v0x21e0180_0, C4<0>, C4<0>, C4<0>;
L_0x21e5cd0 .functor AND 1, L_0x21e5a90, L_0x21e5c10, C4<1>, C4<1>;
L_0x21e5de0 .functor AND 1, L_0x21e5cd0, v0x21e0220_0, C4<1>, C4<1>;
L_0x21e5f00 .functor NOT 1, v0x21e0360_0, C4<0>, C4<0>, C4<0>;
L_0x21e5f70 .functor AND 1, L_0x21e5de0, L_0x21e5f00, C4<1>, C4<1>;
L_0x21e60a0 .functor OR 1, L_0x21e5880, L_0x21e5f70, C4<0>, C4<0>;
L_0x21e61b0 .functor NOT 1, v0x21e00e0_0, C4<0>, C4<0>, C4<0>;
L_0x21e6030 .functor AND 1, L_0x21e61b0, v0x21e0180_0, C4<1>, C4<1>;
L_0x21e62f0 .functor NOT 1, v0x21e0220_0, C4<0>, C4<0>, C4<0>;
L_0x21e63f0 .functor AND 1, L_0x21e6030, L_0x21e62f0, C4<1>, C4<1>;
L_0x21e6500 .functor NOT 1, v0x21e0360_0, C4<0>, C4<0>, C4<0>;
L_0x21e6610 .functor AND 1, L_0x21e63f0, L_0x21e6500, C4<1>, C4<1>;
L_0x21e6720 .functor OR 1, L_0x21e60a0, L_0x21e6610, C4<0>, C4<0>;
L_0x21e6930 .functor NOT 1, v0x21e0360_0, C4<0>, C4<0>, C4<0>;
L_0x21e6b30 .functor NOT 1, v0x21e0220_0, C4<0>, C4<0>, C4<0>;
L_0x21e6e40 .functor NOT 1, v0x21e0180_0, C4<0>, C4<0>, C4<0>;
v0x21e0a70_0 .net *"_ivl_0", 0 0, L_0x21e5280;  1 drivers
v0x21e0b50_0 .net *"_ivl_10", 0 0, L_0x21e5880;  1 drivers
v0x21e0c30_0 .net *"_ivl_12", 0 0, L_0x21e5a90;  1 drivers
v0x21e0d20_0 .net *"_ivl_14", 0 0, L_0x21e5c10;  1 drivers
v0x21e0e00_0 .net *"_ivl_16", 0 0, L_0x21e5cd0;  1 drivers
v0x21e0f30_0 .net *"_ivl_18", 0 0, L_0x21e5de0;  1 drivers
v0x21e1010_0 .net *"_ivl_2", 0 0, L_0x21e5310;  1 drivers
v0x21e10f0_0 .net *"_ivl_20", 0 0, L_0x21e5f00;  1 drivers
v0x21e11d0_0 .net *"_ivl_22", 0 0, L_0x21e5f70;  1 drivers
v0x21e1340_0 .net *"_ivl_24", 0 0, L_0x21e60a0;  1 drivers
v0x21e1420_0 .net *"_ivl_26", 0 0, L_0x21e61b0;  1 drivers
v0x21e1500_0 .net *"_ivl_28", 0 0, L_0x21e6030;  1 drivers
v0x21e15e0_0 .net *"_ivl_30", 0 0, L_0x21e62f0;  1 drivers
v0x21e16c0_0 .net *"_ivl_32", 0 0, L_0x21e63f0;  1 drivers
v0x21e17a0_0 .net *"_ivl_34", 0 0, L_0x21e6500;  1 drivers
v0x21e1880_0 .net *"_ivl_36", 0 0, L_0x21e6610;  1 drivers
v0x21e1960_0 .net *"_ivl_4", 0 0, L_0x21e54b0;  1 drivers
v0x21e1b50_0 .net *"_ivl_40", 0 0, L_0x21e6570;  1 drivers
v0x21e1c30_0 .net *"_ivl_42", 0 0, L_0x21e69a0;  1 drivers
v0x21e1d10_0 .net *"_ivl_44", 0 0, L_0x21e6930;  1 drivers
v0x21e1df0_0 .net *"_ivl_46", 0 0, L_0x21e6a90;  1 drivers
v0x21e1ed0_0 .net *"_ivl_48", 0 0, L_0x21e6c40;  1 drivers
v0x21e1fb0_0 .net *"_ivl_50", 0 0, L_0x21e6b30;  1 drivers
v0x21e2090_0 .net *"_ivl_52", 0 0, L_0x21e6da0;  1 drivers
v0x21e2170_0 .net *"_ivl_54", 0 0, L_0x21e6f50;  1 drivers
v0x21e2250_0 .net *"_ivl_57", 0 0, L_0x21e7080;  1 drivers
v0x21e2330_0 .net *"_ivl_58", 0 0, L_0x21e6e40;  1 drivers
v0x21e2410_0 .net *"_ivl_6", 0 0, L_0x21e55c0;  1 drivers
v0x21e24f0_0 .net *"_ivl_60", 0 0, L_0x21e71c0;  1 drivers
v0x21e25d0_0 .net *"_ivl_62", 0 0, L_0x21e7370;  1 drivers
v0x21e26b0_0 .net *"_ivl_64", 0 0, L_0x21e7460;  1 drivers
v0x21e2790_0 .net *"_ivl_8", 0 0, L_0x21e5770;  1 drivers
v0x21e2870_0 .net "a", 0 0, v0x21e00e0_0;  alias, 1 drivers
v0x21e2b20_0 .net "b", 0 0, v0x21e0180_0;  alias, 1 drivers
v0x21e2c10_0 .net "c", 0 0, v0x21e0220_0;  alias, 1 drivers
v0x21e2d00_0 .net "d", 0 0, v0x21e0360_0;  alias, 1 drivers
v0x21e2df0_0 .net "out_pos", 0 0, L_0x21e75b0;  alias, 1 drivers
v0x21e2eb0_0 .net "out_sop", 0 0, L_0x21e6720;  alias, 1 drivers
L_0x21e6570 .arith/sum 1, v0x21e00e0_0, v0x21e0180_0;
L_0x21e69a0 .arith/sum 1, L_0x21e6570, v0x21e0220_0;
L_0x21e6a90 .arith/sum 1, L_0x21e69a0, L_0x21e6930;
L_0x21e6c40 .arith/sum 1, v0x21e00e0_0, v0x21e0180_0;
L_0x21e6da0 .arith/sum 1, L_0x21e6c40, L_0x21e6b30;
L_0x21e6f50 .arith/sum 1, L_0x21e6da0, v0x21e0360_0;
L_0x21e7080 .arith/mult 1, L_0x21e6a90, L_0x21e6f50;
L_0x21e71c0 .arith/sum 1, v0x21e00e0_0, L_0x21e6e40;
L_0x21e7370 .arith/sum 1, L_0x21e71c0, v0x21e0220_0;
L_0x21e7460 .arith/sum 1, L_0x21e7370, v0x21e0360_0;
L_0x21e75b0 .arith/mult 1, L_0x21e7080, L_0x21e7460;
S_0x21e3030 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x21989c0;
 .timescale -12 -12;
E_0x21809f0 .event anyedge, v0x21e3e20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21e3e20_0;
    %nor/r;
    %assign/vec4 v0x21e3e20_0, 0;
    %wait E_0x21809f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21df5b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e0450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e04f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x21df5b0;
T_4 ;
    %wait E_0x21971a0;
    %load/vec4 v0x21e0590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e0450_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x21df5b0;
T_5 ;
    %wait E_0x2197040;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0180_0, 0;
    %assign/vec4 v0x21e00e0_0, 0;
    %wait E_0x2197040;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0180_0, 0;
    %assign/vec4 v0x21e00e0_0, 0;
    %wait E_0x2197040;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0180_0, 0;
    %assign/vec4 v0x21e00e0_0, 0;
    %wait E_0x2197040;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0180_0, 0;
    %assign/vec4 v0x21e00e0_0, 0;
    %wait E_0x2197040;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0180_0, 0;
    %assign/vec4 v0x21e00e0_0, 0;
    %wait E_0x2197040;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0180_0, 0;
    %assign/vec4 v0x21e00e0_0, 0;
    %wait E_0x2197040;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0180_0, 0;
    %assign/vec4 v0x21e00e0_0, 0;
    %wait E_0x2197040;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0180_0, 0;
    %assign/vec4 v0x21e00e0_0, 0;
    %wait E_0x2197040;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0180_0, 0;
    %assign/vec4 v0x21e00e0_0, 0;
    %wait E_0x2197040;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0180_0, 0;
    %assign/vec4 v0x21e00e0_0, 0;
    %wait E_0x2197040;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0180_0, 0;
    %assign/vec4 v0x21e00e0_0, 0;
    %wait E_0x2197040;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0180_0, 0;
    %assign/vec4 v0x21e00e0_0, 0;
    %wait E_0x2197040;
    %load/vec4 v0x21e0450_0;
    %store/vec4 v0x21e04f0_0, 0, 1;
    %fork t_1, S_0x21df8e0;
    %jmp t_0;
    .scope S_0x21df8e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21dfb20_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x21dfb20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2197040;
    %load/vec4 v0x21dfb20_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0180_0, 0;
    %assign/vec4 v0x21e00e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21dfb20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x21dfb20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x21df5b0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21971a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x21e0360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e0180_0, 0;
    %assign/vec4 v0x21e00e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x21e0450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x21e04f0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x21989c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e39c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e3e20_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x21989c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x21e39c0_0;
    %inv;
    %store/vec4 v0x21e39c0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x21989c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21e02c0_0, v0x21e3f90_0, v0x21e37e0_0, v0x21e3880_0, v0x21e3920_0, v0x21e3a60_0, v0x21e3ce0_0, v0x21e3c40_0, v0x21e3ba0_0, v0x21e3b00_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x21989c0;
T_9 ;
    %load/vec4 v0x21e3d80_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x21e3d80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21e3d80_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x21e3d80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x21e3d80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21e3d80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x21e3d80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21e3d80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21e3d80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21e3d80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x21989c0;
T_10 ;
    %wait E_0x21971a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21e3d80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21e3d80_0, 4, 32;
    %load/vec4 v0x21e3ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x21e3d80_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21e3d80_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21e3d80_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21e3d80_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x21e3ce0_0;
    %load/vec4 v0x21e3ce0_0;
    %load/vec4 v0x21e3c40_0;
    %xor;
    %load/vec4 v0x21e3ce0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x21e3d80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21e3d80_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x21e3d80_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21e3d80_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x21e3ba0_0;
    %load/vec4 v0x21e3ba0_0;
    %load/vec4 v0x21e3b00_0;
    %xor;
    %load/vec4 v0x21e3ba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x21e3d80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21e3d80_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x21e3d80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21e3d80_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/ece241_2013_q2/iter0/response10/top_module.sv";
