# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim Lib_CORDIC.system_test
# vsim Lib_CORDIC.system_test 
# Start time: 11:24:11 on May 31,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "system_test(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "system(fast)".
# Loading sv_std.std
# Loading work.system_test(fast)
# Loading work.system(fast)
# Loading work.cordic_block(fast)
# Loading work.rotation(fast)
add wave -position insertpoint  \
sim:/system_test/CLK_PERIOD \
sim:/system_test/clock \
sim:/system_test/counter \
sim:/system_test/dir \
sim:/system_test/enable_in \
sim:/system_test/enable_out \
sim:/system_test/I \
sim:/system_test/next_state \
sim:/system_test/present_state \
sim:/system_test/Q \
sim:/system_test/reset
run
# DEFAULT
# DEFAULT
# DEFAULT
# DEFAULT
# DEFAULT
# DEFAULT
# DEFAULT
# ********* COUNTER == 4, @180000
# DEFAULT
# DEFAULT
# DEFAULT
# Angle de 0 degre
# ********* COUNTER == 4, @280000
# Angle de 0 degre
# Angle de 0 degre
# Angle de 0 degre
# Angle de 0 degre
# Angle de 0 degre
# ********* COUNTER == 4, @380000
# Angle de 0 degre
# Angle de 0 degre
# C2 AND C1
# C2 AND C1
# C2 AND C1
# ********* COUNTER == 4, @480000
# C2 AND C1
# C2 AND C1
# C2 AND C1
# ********* COUNTER == 4, @580000
# ********* COUNTER == 4, @680000
# C2 AND C1
# C2 AND C1
# C2 AND C1
# C2 AND C1
# C2 AND C1
# ********* COUNTER == 4, @780000
# C2 AND C1
# C2 AND C1
# C2 AND C1
# C2 AND C1
# C2 AND C1
# ********* COUNTER == 4, @880000
# C2 AND C1
# C2 AND C1
# C2 AND C1
# C2 AND C1
# C2 AND C1
# ********* COUNTER == 4, @980000
# C2 AND C1
# C2 AND C1
# C2 AND C1
# C2 AND C1
# C2 AND C1
# ********* COUNTER == 4, @1080000
# C2 AND C1
# C2 AND C1
# C2 AND C1
# C2 AND C1
# C2 AND C1
# ********* COUNTER == 4, @1180000
# C2 AND C1
# C2 AND C1
# C2
# ********* COUNTER == 4, @1280000
# ********* COUNTER == 4, @1380000
# ********* COUNTER == 4, @1480000
# C2
# C2
# C2
# C2
# C2
# ********* COUNTER == 4, @1580000
# C2
# C2
# C2
# C2
# C2
# ********* COUNTER == 4, @1680000
# C2
# CORDIC TEST PASSED
# 1
# Break in Module system_test at ./final_testbench.sv line 171
# End time: 11:25:01 on May 31,2022, Elapsed time: 0:00:50
# Errors: 0, Warnings: 0
