
*** Running vivado
    with args -log gtx3g_bert_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gtx3g_bert_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source gtx3g_bert_0.tcl -notrace
Command: synth_design -top gtx3g_bert_0 -part xc7z100iffg900-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100i-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100i-ffg900'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8740 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 569.754 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'gtx3g_bert_0' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/synth/gtx3g_bert_0.v:56]
INFO: [Synth 8-638] synthesizing module 'gtx3g_exdes' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:70]
	Parameter LOOPBACK_MODE bound to: 3'b010 
	Parameter EXAMPLE_CONFIG_INDEPENDENT_LANES bound to: 1 - type: integer 
	Parameter EXAMPLE_LANE_WITH_START_CHAR bound to: 0 - type: integer 
	Parameter EXAMPLE_WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:117]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:123]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:124]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:131]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:132]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:134]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:135]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:136]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:140]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:141]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:142]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:143]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:144]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:145]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:146]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:147]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:148]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:149]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:469]
INFO: [Synth 8-638] synthesizing module 'gtx3g_support' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_support.v:70]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gtx3g_GT_USRCLK_SOURCE' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_usrclk_source.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14622]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (1#1) [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14622]
INFO: [Synth 8-638] synthesizing module 'BUFG' [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_GT_USRCLK_SOURCE' (3#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_usrclk_source.v:68]
INFO: [Synth 8-638] synthesizing module 'gtx3g_common' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_common.v:69]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b010 
	Parameter QPLL_FBDIV_TOP bound to: 40 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0010000000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'GTXE2_COMMON' [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:11315]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0010000000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b010 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_COMMON' (4#1) [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:11315]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_common' (5#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_common.v:69]
INFO: [Synth 8-638] synthesizing module 'gtx3g_common_reset' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_common_reset.v:74]
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 50 - type: integer 
	Parameter WAIT_MAX bound to: 60 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter ASSERT_COMMON_RESET bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_common_reset.v:121]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_common_reset' (6#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_common_reset.v:74]
INFO: [Synth 8-638] synthesizing module 'gtx3g' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g.v:73]
INFO: [Synth 8-638] synthesizing module 'gtx3g_init' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g_init.v:71]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter RX_CDRLOCK_TIME bound to: 33333 - type: integer 
	Parameter WAIT_TIME_CDRLOCK bound to: 3333 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gtx3g_multi_gt' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g_multi_gt.v:70]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter QPLL_FBDIV_TOP bound to: 40 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0010000000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'gtx3g_GT' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g_gt.v:71]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000010 
INFO: [Synth 8-638] synthesizing module 'GTXE2_CHANNEL' [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:10642]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b0001111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0101111100 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0100000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0100000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0100000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 13 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 11 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: TRUE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000010 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 2 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 6 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806439084 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100100000100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 2 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 6 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_CHANNEL' (7#1) [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:10642]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_GT' (8#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g_gt.v:71]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_multi_gt' (9#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g_multi_gt.v:70]
INFO: [Synth 8-638] synthesizing module 'gtx3g_TX_STARTUP_FSM' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:94]
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter TX_QPLL_USED bound to: TRUE - type: string 
	Parameter RX_QPLL_USED bound to: TRUE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: TRUE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter WAIT_FOR_TXOUTCLK bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_TXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter RESET_FSM_DONE bound to: 4'b1001 
	Parameter MMCM_LOCK_CNT_MAX bound to: 256 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 50 - type: integer 
	Parameter WAIT_MAX bound to: 60 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 200000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 10000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 50000 - type: integer 
	Parameter WAIT_1us_CYCLES bound to: 100 - type: integer 
	Parameter WAIT_1us bound to: 110 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 1000 - type: integer 
	Parameter PORT_WIDTH bound to: 18 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 91648 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gtx3g_sync_block' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_sync_block.v:78]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-638] synthesizing module 'FD' [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FD' (10#1) [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_sync_block' (11#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_sync_block.v:78]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_TX_STARTUP_FSM' (12#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:94]
INFO: [Synth 8-638] synthesizing module 'gtx3g_RX_STARTUP_FSM' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:94]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EQ_MODE bound to: LPM - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: TRUE - type: string 
	Parameter RX_QPLL_USED bound to: TRUE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter VERIFY_RECCLK_STABLE bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_RXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter MONITOR_DATA_VALID bound to: 4'b1001 
	Parameter FSM_DONE bound to: 4'b1010 
	Parameter MMCM_LOCK_CNT_MAX bound to: 256 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 50 - type: integer 
	Parameter WAIT_MAX bound to: 60 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 200000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 10000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 50000 - type: integer 
	Parameter WAIT_TIMEOUT_1us bound to: 100 - type: integer 
	Parameter WAIT_TIMEOUT_100us bound to: 10000 - type: integer 
	Parameter WAIT_TIME_ADAPT bound to: 1233333 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 1000 - type: integer 
	Parameter PORT_WIDTH bound to: 18 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 5000 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element time_out_500us_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:352]
WARNING: [Synth 8-6014] Unused sequential element pll_reset_asserted_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:549]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_RX_STARTUP_FSM' (13#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:94]
INFO: [Synth 8-638] synthesizing module 'gtx3g_TX_MANUAL_PHASE_ALIGN' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_manual_phase_align.v:73]
	Parameter NUMBER_OF_LANES bound to: 2 - type: integer 
	Parameter MASTER_LANE_ID bound to: 0 - type: integer 
	Parameter INIT bound to: 4'b0000 
	Parameter WAIT_PHRST_DONE bound to: 4'b0001 
	Parameter M_PHINIT bound to: 4'b0010 
	Parameter M_PHALIGN bound to: 4'b0011 
	Parameter M_DLYEN bound to: 4'b0100 
	Parameter S_PHINIT bound to: 4'b0101 
	Parameter S_PHALIGN bound to: 4'b0110 
	Parameter M_DLYEN2 bound to: 4'b0111 
	Parameter PHALIGN_DONE bound to: 4'b1000 
INFO: [Synth 8-638] synthesizing module 'gtx3g_sync_pulse' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_sync_pulse.v:75]
	Parameter C_NUM_SRETCH_REGS bound to: 3 - type: integer 
	Parameter C_NUM_SYNC_REGS bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_sync_pulse.v:95]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_sync_pulse.v:95]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_sync_pulse.v:96]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_sync_pulse.v:96]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_sync_pulse' (14#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_sync_pulse.v:75]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_manual_phase_align.v:173]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_manual_phase_align.v:195]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_manual_phase_align.v:218]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_TX_MANUAL_PHASE_ALIGN' (15#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_manual_phase_align.v:73]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_init' (16#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g_init.v:71]
INFO: [Synth 8-256] done synthesizing module 'gtx3g' (17#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g.v:73]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_support' (18#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_support.v:70]
INFO: [Synth 8-638] synthesizing module 'gtx3g_GT_FRAME_GEN' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_gen.v:69]
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter BYTE_ALIGN_CHAR bound to: 16'b0000001010111100 
	Parameter BLOCK_ALIGN_CHAR bound to: 16'b0000001111111011 
	Parameter CLK_COR_CHAR bound to: 16'b0001110100011100 
	Parameter INIT_NOISE_CHAR bound to: 16'b1010101010101010 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_gen.v:105]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_gen.v:105]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_gen.v:106]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_gen.v:106]
INFO: [Synth 8-638] synthesizing module 'pattern_gen' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/pattern_gen.v:1]
INFO: [Synth 8-226] default block is never used [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/pattern_gen.v:23]
INFO: [Synth 8-638] synthesizing module 'bram_gen' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/pattern_gen.v:95]
INFO: [Synth 8-3876] $readmem data file 'gt_rom_init_tx.dat' is read successfully [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/pattern_gen.v:107]
INFO: [Synth 8-256] done synthesizing module 'bram_gen' (19#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/pattern_gen.v:95]
INFO: [Synth 8-638] synthesizing module 'prbs7_gen' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/pattern_gen.v:132]
	Parameter PRBS7_INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-256] done synthesizing module 'prbs7_gen' (20#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/pattern_gen.v:132]
INFO: [Synth 8-638] synthesizing module 'prbs9_gen' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/pattern_gen.v:154]
	Parameter prbs9_INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-256] done synthesizing module 'prbs9_gen' (21#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/pattern_gen.v:154]
INFO: [Synth 8-638] synthesizing module 'prbs11_gen' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/pattern_gen.v:176]
	Parameter prbs11_INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-256] done synthesizing module 'prbs11_gen' (22#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/pattern_gen.v:176]
INFO: [Synth 8-638] synthesizing module 'prbs15_gen' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/pattern_gen.v:199]
	Parameter PRBS15_INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-256] done synthesizing module 'prbs15_gen' (23#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/pattern_gen.v:199]
INFO: [Synth 8-638] synthesizing module 'prbs20_gen' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/pattern_gen.v:221]
	Parameter prbs20_INIT bound to: 20'b00000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'prbs20_gen' (24#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/pattern_gen.v:221]
INFO: [Synth 8-638] synthesizing module 'prbs23_gen' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/pattern_gen.v:243]
	Parameter prbs23_INIT bound to: 23'b00000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'prbs23_gen' (25#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/pattern_gen.v:243]
INFO: [Synth 8-638] synthesizing module 'prbs31_gen' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/pattern_gen.v:265]
	Parameter prbs31_INIT bound to: 31'b0000000000000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'prbs31_gen' (26#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/pattern_gen.v:265]
INFO: [Synth 8-256] done synthesizing module 'pattern_gen' (27#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/pattern_gen.v:1]
INFO: [Synth 8-638] synthesizing module 'parity_encoder' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/parity_coding.v:1]
INFO: [Synth 8-256] done synthesizing module 'parity_encoder' (28#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/parity_coding.v:1]
INFO: [Synth 8-638] synthesizing module 'error_insertion' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_gen.v:297]
INFO: [Synth 8-638] synthesizing module 'prbs31_rand_gen' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/pattern_gen.v:287]
	Parameter prbs31_INIT bound to: 31'b1011100001011111101000101111010 
INFO: [Synth 8-256] done synthesizing module 'prbs31_rand_gen' (29#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/pattern_gen.v:287]
INFO: [Synth 8-256] done synthesizing module 'error_insertion' (30#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_gen.v:297]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_GT_FRAME_GEN' (31#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_gen.v:69]
INFO: [Synth 8-638] synthesizing module 'gtx3g_GT_FRAME_CHECK' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_check.v:69]
	Parameter RX_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RXCTRL_WIDTH bound to: 2 - type: integer 
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter CHANBOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter COMMA_DOUBLE bound to: 16'b0000001010111100 
	Parameter START_OF_PACKET_CHAR bound to: 16'b0000001010111100 
	Parameter BYTE_ALIGN_CHAR bound to: 16'b0000001010111100 
	Parameter BLOCK_ALIGN_CHAR bound to: 16'b0000001111111011 
	Parameter CLK_COR_CHAR bound to: 16'b0001110100011100 
	Parameter INIT_NOISE_CHAR bound to: 16'b1010101010101010 
	Parameter ST_LINK_DOWN bound to: 1'b0 
	Parameter ST_LINK_UP bound to: 1'b1 
	Parameter TEST_DATA_MAX_CNT bound to: -1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_check.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_check.v:130]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_check.v:131]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_check.v:131]
INFO: [Synth 8-638] synthesizing module 'FD__parameterized0' [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FD__parameterized0' (31#1) [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_check.v:411]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_check.v:426]
INFO: [Synth 8-638] synthesizing module 'rx_word_fifo' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/rx_word_fifo/synth/rx_word_fifo.vhd:72]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 14 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_1_4' declared at 'f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/rx_word_fifo/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38271' bound to instance 'U0' of component 'fifo_generator_v13_1_4' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/rx_word_fifo/synth/rx_word_fifo.vhd:538]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'rx_word_fifo' (55#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/rx_word_fifo/synth/rx_word_fifo.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element track_data_r2_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_check.v:241]
WARNING: [Synth 8-6014] Unused sequential element track_data_r3_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_check.v:244]
WARNING: [Synth 8-6014] Unused sequential element rx_chanbond_seq_r3_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_check.v:300]
INFO: [Synth 8-4471] merging register 'RXENMCOMMADET_OUT_reg' into 'RXENPCOMMADET_OUT_reg' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_check.v:358]
INFO: [Synth 8-4471] merging register 'RX_ENCHAN_SYNC_OUT_reg' into 'RXENPCOMMADET_OUT_reg' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_check.v:367]
INFO: [Synth 8-4471] merging register 'pattern_rst_reg' into 'rx_fifo_rst_reg' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_check.v:501]
WARNING: [Synth 8-6014] Unused sequential element RXENMCOMMADET_OUT_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_check.v:358]
WARNING: [Synth 8-6014] Unused sequential element RX_ENCHAN_SYNC_OUT_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_check.v:367]
WARNING: [Synth 8-6014] Unused sequential element pattern_rst_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_check.v:501]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_GT_FRAME_CHECK' (56#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_check.v:69]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_exdes' (57#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes.v:70]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_bert_0' (58#1) [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/synth/gtx3g_bert_0.v:56]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port SRST
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS2[3]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS2[2]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS2[1]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS2[0]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port RST
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design rd_status_flags_ss has unconnected port RD_RST
WARNING: [Synth 8-3331] design rd_status_flags_ss has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_status_flags_ss has unconnected port RD_PNTR_PLUS2[3]
WARNING: [Synth 8-3331] design rd_status_flags_ss has unconnected port RD_PNTR_PLUS2[2]
WARNING: [Synth 8-3331] design rd_status_flags_ss has unconnected port RD_PNTR_PLUS2[1]
WARNING: [Synth 8-3331] design rd_status_flags_ss has unconnected port RD_PNTR_PLUS2[0]
WARNING: [Synth 8-3331] design rd_bin_cntr has unconnected port RST
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_RST_BUSY
WARNING: [Synth 8-3331] design rd_logic has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design rd_logic has unconnected port ALMOST_FULL_FB
WARNING: [Synth 8-3331] design rd_logic has unconnected port FULL
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 690.313 ; gain = 120.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 690.313 ; gain = 120.559
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z100iffg900-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/rx_word_fifo/rx_word_fifo.xdc] for cell 'inst/gt0_frame_check/rx_word_fifo_inst_1/U0'
Finished Parsing XDC File [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/rx_word_fifo/rx_word_fifo.xdc] for cell 'inst/gt0_frame_check/rx_word_fifo_inst_1/U0'
Parsing XDC File [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/rx_word_fifo/rx_word_fifo.xdc] for cell 'inst/gt1_frame_check/rx_word_fifo_inst_1/U0'
Finished Parsing XDC File [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/rx_word_fifo/rx_word_fifo.xdc] for cell 'inst/gt1_frame_check/rx_word_fifo_inst_1/U0'
Parsing XDC File [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g.xdc] for cell 'inst/gtx3g_support_i/gtx3g_init_i/inst'
Finished Parsing XDC File [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g.xdc] for cell 'inst/gtx3g_support_i/gtx3g_init_i/inst'
Parsing XDC File [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes_packaging.xdc] for cell 'inst'
Finished Parsing XDC File [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes_packaging.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_exdes_packaging.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/gtx3g_bert_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/gtx3g_bert_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.runs/gtx3g_bert_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.runs/gtx3g_bert_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.runs/gtx3g_bert_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/gtx3g_bert_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/gtx3g_bert_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 206 instances were transformed.
  FD => FDRE: 206 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.295 . Memory (MB): peak = 907.859 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:15 ; elapsed = 00:01:20 . Memory (MB): peak = 907.859 ; gain = 338.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100iffg900-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:15 ; elapsed = 00:01:20 . Memory (MB): peak = 907.859 ; gain = 338.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/gt0_frame_check/rx_word_fifo_inst_1/U0. (constraint file  F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.runs/gtx3g_bert_0_synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for inst/gt1_frame_check/rx_word_fifo_inst_1/U0. (constraint file  F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.runs/gtx3g_bert_0_synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for inst/gtx3g_support_i/gtx3g_init_i/inst. (constraint file  F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.runs/gtx3g_bert_0_synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for inst. (constraint file  F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.runs/gtx3g_bert_0_synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for inst/gt0_frame_check/rx_word_fifo_inst_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/gt1_frame_check/rx_word_fifo_inst_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/gtx3g_support_i/gtx3g_init_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:20 . Memory (MB): peak = 907.859 ; gain = 338.105
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element init_wait_count_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_common_reset.v:104]
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'gtx3g_TX_STARTUP_FSM'
WARNING: [Synth 8-6014] Unused sequential element tx_state_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:405]
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_tlock_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_500us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "TXUSERRDY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gttxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MMCM_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fsm_reset_done_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "QPLL_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_time_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element init_wait_count_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:227]
WARNING: [Synth 8-6014] Unused sequential element time_out_counter_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:244]
WARNING: [Synth 8-6014] Unused sequential element mmcm_lock_count_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:268]
WARNING: [Synth 8-6014] Unused sequential element wait_bypass_count_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:349]
WARNING: [Synth 8-6014] Unused sequential element wait_time_cnt_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:371]
INFO: [Synth 8-4471] merging register 'CPLL_RESET_reg' into 'QPLL_RESET_reg' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:548]
INFO: [Synth 8-4471] merging register 'recclk_mon_count_reset_reg' into 'adapt_count_reset_reg' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:555]
INFO: [Synth 8-4471] merging register 'RXDFELFHOLD_reg' into 'RXDFEAGCHOLD_reg' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:558]
INFO: [Synth 8-4471] merging register 'RXLPMLFHOLD_reg' into 'RXDFEAGCHOLD_reg' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:559]
INFO: [Synth 8-4471] merging register 'RXLPMHFHOLD_reg' into 'RXDFEAGCHOLD_reg' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:560]
WARNING: [Synth 8-6014] Unused sequential element CPLL_RESET_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:548]
WARNING: [Synth 8-6014] Unused sequential element recclk_mon_count_reset_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:555]
WARNING: [Synth 8-6014] Unused sequential element RXDFELFHOLD_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:558]
WARNING: [Synth 8-6014] Unused sequential element RXLPMLFHOLD_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:559]
WARNING: [Synth 8-6014] Unused sequential element RXLPMHFHOLD_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:560]
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gtx3g_RX_STARTUP_FSM'
WARNING: [Synth 8-6014] Unused sequential element rx_state_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:542]
INFO: [Synth 8-5545] ROM "adapt_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "time_out_adapt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_1us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_100us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "retry_counter_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtrxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mmcm_reset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element adapt_count_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:327]
WARNING: [Synth 8-6014] Unused sequential element init_wait_count_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:285]
WARNING: [Synth 8-6014] Unused sequential element time_out_counter_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:349]
WARNING: [Synth 8-6014] Unused sequential element mmcm_lock_count_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:395]
WARNING: [Synth 8-6014] Unused sequential element wait_bypass_count_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:488]
WARNING: [Synth 8-6014] Unused sequential element wait_time_cnt_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:509]
INFO: [Synth 8-4471] merging register 'txphinitdone_clear_slave_reg' into 'txdone_clear_reg' [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_manual_phase_align.v:226]
WARNING: [Synth 8-6014] Unused sequential element txphinitdone_clear_slave_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_manual_phase_align.v:226]
INFO: [Synth 8-802] inferred FSM for state register 'tx_phalign_manual_state_reg' in module 'gtx3g_TX_MANUAL_PHASE_ALIGN'
WARNING: [Synth 8-6014] Unused sequential element tx_phalign_manual_state_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_manual_phase_align.v:225]
INFO: [Synth 8-5544] ROM "tx_phalign_manual_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_phalign_manual_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_phalign_manual_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PHASE_ALIGNMENT_DONE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXPHINIT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXPHALIGN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXDLYEN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txphinitdone_clear_slave" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "gt0_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt0_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt1_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt1_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "rom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element read_counter_i_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/pattern_gen.v:112]
WARNING: [Synth 8-6014] Unused sequential element parity_word_cnt_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/parity_coding.v:14]
INFO: [Synth 8-5544] ROM "txctrl_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pattern_pause_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_word_valid" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element word_cnt_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_gen.v:141]
WARNING: [Synth 8-6014] Unused sequential element test_init_cnt_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_gen.v:164]
INFO: [Synth 8-5546] ROM "sm_link" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_error_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_error_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_fifo_in_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_fifo_rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hor_correct_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ver_correct_mask" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element error_count_r_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_check.v:389]
WARNING: [Synth 8-6014] Unused sequential element link_ctr_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_check.v:412]
WARNING: [Synth 8-6014] Unused sequential element pattern_error_cnt_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_check.v:659]
WARNING: [Synth 8-6014] Unused sequential element data_word_cnt_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_check.v:681]
INFO: [Synth 8-5546] ROM "sm_link" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_error_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_error_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_fifo_in_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_fifo_rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hor_correct_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ver_correct_mask" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element error_count_r_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_check.v:389]
WARNING: [Synth 8-6014] Unused sequential element link_ctr_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_check.v:412]
WARNING: [Synth 8-6014] Unused sequential element pattern_error_cnt_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_check.v:659]
WARNING: [Synth 8-6014] Unused sequential element data_word_cnt_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_check.v:681]
WARNING: [Synth 8-6014] Unused sequential element tx_state_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:405]
WARNING: [Synth 8-6014] Unused sequential element tx_state_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:405]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
       WAIT_FOR_TXOUTCLK |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_TXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
          RESET_FSM_DONE |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'gtx3g_TX_STARTUP_FSM'
WARNING: [Synth 8-6014] Unused sequential element tx_state_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:405]
WARNING: [Synth 8-6014] Unused sequential element rx_state_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:542]
WARNING: [Synth 8-6014] Unused sequential element rx_state_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:542]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
    VERIFY_RECCLK_STABLE |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_RXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
      MONITOR_DATA_VALID |                             1001 |                             1001
                FSM_DONE |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gtx3g_RX_STARTUP_FSM'
WARNING: [Synth 8-6014] Unused sequential element rx_state_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:542]
WARNING: [Synth 8-6014] Unused sequential element tx_phalign_manual_state_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_manual_phase_align.v:225]
WARNING: [Synth 8-6014] Unused sequential element tx_phalign_manual_state_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_manual_phase_align.v:225]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                        000000001 |                             0000
         WAIT_PHRST_DONE |                        000000010 |                             0001
                M_PHINIT |                        000000100 |                             0010
               M_PHALIGN |                        000001000 |                             0011
                 M_DLYEN |                        000010000 |                             0100
                S_PHINIT |                        000100000 |                             0101
               S_PHALIGN |                        001000000 |                             0110
                M_DLYEN2 |                        010000000 |                             0111
            PHALIGN_DONE |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_phalign_manual_state_reg' using encoding 'one-hot' in module 'gtx3g_TX_MANUAL_PHASE_ALIGN'
WARNING: [Synth 8-6014] Unused sequential element tx_phalign_manual_state_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_manual_phase_align.v:225]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 907.859 ; gain = 338.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 13    
	   2 Input      7 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 12    
	   2 Input      1 Bit         XORs := 62    
+---XORs : 
	               16 Bit    Wide XORs := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 6     
	               23 Bit    Registers := 4     
	               20 Bit    Registers := 4     
	               16 Bit    Registers := 66    
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 21    
	                1 Bit    Registers := 180   
+---Muxes : 
	 513 Input     80 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 26    
	   2 Input      8 Bit        Muxes := 8     
	   9 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	  18 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 9     
	   9 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 165   
	  10 Input      1 Bit        Muxes := 34    
	  11 Input      1 Bit        Muxes := 38    
	   9 Input      1 Bit        Muxes := 53    
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gtx3g_common_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module gtx3g_TX_STARTUP_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	  10 Input      1 Bit        Muxes := 17    
Module gtx3g_RX_STARTUP_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	  11 Input      1 Bit        Muxes := 19    
Module gtx3g_sync_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module gtx3g_TX_MANUAL_PHASE_ALIGN 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   9 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 3     
Module gtx3g_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module bram_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---Muxes : 
	 513 Input     80 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
Module prbs7_gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module prbs9_gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module prbs11_gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module prbs15_gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module prbs20_gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 1     
Module prbs23_gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
Module prbs31_gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 1     
Module pattern_gen 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module parity_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---XORs : 
	               16 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module prbs31_rand_gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 1     
Module error_insertion 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtx3g_GT_FRAME_GEN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gtx3g_GT_FRAME_CHECK__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 13    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 17    
Module gtx3g_GT_FRAME_CHECK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 13    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 17    
Module gtx3g_exdes 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "gt0_frame_gen/data_word_valid" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "gt0_frame_gen/pattern_pause_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "gt1_frame_gen/data_word_valid" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "gt1_frame_gen/pattern_pause_reg" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-6014] Unused sequential element gt0_frame_gen/test_init_cnt_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_gen.v:164]
WARNING: [Synth 8-6014] Unused sequential element gt0_frame_gen/word_cnt_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_gen.v:141]
WARNING: [Synth 8-6014] Unused sequential element gt1_frame_gen/test_init_cnt_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_gen.v:164]
WARNING: [Synth 8-6014] Unused sequential element gt1_frame_gen/word_cnt_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g_gt_frame_gen.v:141]
WARNING: [Synth 8-6014] Unused sequential element gt0_txresetfsm_i/MMCM_RESET_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:408]
WARNING: [Synth 8-6014] Unused sequential element gt0_txresetfsm_i/CPLL_RESET_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:411]
WARNING: [Synth 8-6014] Unused sequential element gt0_txresetfsm_i/retry_counter_int_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:213]
WARNING: [Synth 8-6014] Unused sequential element gt1_txresetfsm_i/MMCM_RESET_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:408]
WARNING: [Synth 8-6014] Unused sequential element gt1_txresetfsm_i/QPLL_RESET_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:410]
WARNING: [Synth 8-6014] Unused sequential element gt1_txresetfsm_i/CPLL_RESET_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:411]
WARNING: [Synth 8-6014] Unused sequential element gt1_txresetfsm_i/retry_counter_int_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:213]
WARNING: [Synth 8-6014] Unused sequential element gt0_rxresetfsm_i/mmcm_reset_i_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:276]
WARNING: [Synth 8-6014] Unused sequential element gt0_rxresetfsm_i/QPLL_RESET_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:547]
WARNING: [Synth 8-6014] Unused sequential element gt0_rxresetfsm_i/RESET_PHALIGNMENT_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:554]
WARNING: [Synth 8-6014] Unused sequential element gt0_rxresetfsm_i/retry_counter_int_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:272]
WARNING: [Synth 8-6014] Unused sequential element gt1_rxresetfsm_i/mmcm_reset_i_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:276]
WARNING: [Synth 8-6014] Unused sequential element gt1_rxresetfsm_i/QPLL_RESET_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:547]
WARNING: [Synth 8-6014] Unused sequential element gt1_rxresetfsm_i/RESET_PHALIGNMENT_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:554]
WARNING: [Synth 8-6014] Unused sequential element gt1_rxresetfsm_i/retry_counter_int_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:272]
INFO: [Synth 8-5546] ROM "gt0_txresetfsm_i/init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_txresetfsm_i/init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_txresetfsm_i/time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_txresetfsm_i/time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_txresetfsm_i/time_tlock_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_txresetfsm_i/time_out_500us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_txresetfsm_i/wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_txresetfsm_i/time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt1_txresetfsm_i/init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt1_txresetfsm_i/init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt1_txresetfsm_i/time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt1_txresetfsm_i/time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt1_txresetfsm_i/time_tlock_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt1_txresetfsm_i/time_out_500us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt1_txresetfsm_i/wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt1_txresetfsm_i/time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_rxresetfsm_i/init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_rxresetfsm_i/init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_rxresetfsm_i/time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_rxresetfsm_i/time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_rxresetfsm_i/time_out_100us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_rxresetfsm_i/time_out_1us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gt0_rxresetfsm_i/adapt_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt0_rxresetfsm_i/time_out_adapt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gt0_rxresetfsm_i/wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_rxresetfsm_i/time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt1_rxresetfsm_i/init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt1_rxresetfsm_i/init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt1_rxresetfsm_i/time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt1_rxresetfsm_i/time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt1_rxresetfsm_i/time_out_100us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt1_rxresetfsm_i/time_out_1us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gt1_rxresetfsm_i/adapt_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt1_rxresetfsm_i/time_out_adapt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gt1_rxresetfsm_i/wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt1_rxresetfsm_i/time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gt0_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt0_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt1_rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gt1_rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element gt0_txresetfsm_i/init_wait_count_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:227]
WARNING: [Synth 8-6014] Unused sequential element gt0_txresetfsm_i/wait_time_cnt_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:371]
WARNING: [Synth 8-6014] Unused sequential element gt0_txresetfsm_i/time_out_counter_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:244]
WARNING: [Synth 8-6014] Unused sequential element gt0_txresetfsm_i/mmcm_lock_count_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:268]
WARNING: [Synth 8-6014] Unused sequential element gt0_txresetfsm_i/wait_bypass_count_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:349]
WARNING: [Synth 8-6014] Unused sequential element gt1_txresetfsm_i/init_wait_count_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:227]
WARNING: [Synth 8-6014] Unused sequential element gt1_txresetfsm_i/wait_time_cnt_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:371]
WARNING: [Synth 8-6014] Unused sequential element gt1_txresetfsm_i/time_out_counter_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:244]
WARNING: [Synth 8-6014] Unused sequential element gt1_txresetfsm_i/mmcm_lock_count_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:268]
WARNING: [Synth 8-6014] Unused sequential element gt1_txresetfsm_i/wait_bypass_count_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v:349]
WARNING: [Synth 8-6014] Unused sequential element gt0_rxresetfsm_i/init_wait_count_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:285]
WARNING: [Synth 8-6014] Unused sequential element gt0_rxresetfsm_i/wait_time_cnt_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:509]
WARNING: [Synth 8-6014] Unused sequential element gt0_rxresetfsm_i/time_out_counter_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:349]
WARNING: [Synth 8-6014] Unused sequential element gt0_rxresetfsm_i/mmcm_lock_count_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:395]
WARNING: [Synth 8-6014] Unused sequential element gt0_rxresetfsm_i/adapt_count_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:327]
WARNING: [Synth 8-6014] Unused sequential element gt0_rxresetfsm_i/wait_bypass_count_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:488]
WARNING: [Synth 8-6014] Unused sequential element gt1_rxresetfsm_i/init_wait_count_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:285]
WARNING: [Synth 8-6014] Unused sequential element gt1_rxresetfsm_i/wait_time_cnt_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:509]
WARNING: [Synth 8-6014] Unused sequential element gt1_rxresetfsm_i/time_out_counter_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:349]
WARNING: [Synth 8-6014] Unused sequential element gt1_rxresetfsm_i/mmcm_lock_count_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:395]
WARNING: [Synth 8-6014] Unused sequential element gt1_rxresetfsm_i/adapt_count_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:327]
WARNING: [Synth 8-6014] Unused sequential element gt1_rxresetfsm_i/wait_bypass_count_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v:488]
WARNING: [Synth 8-6014] Unused sequential element bram_gen_inst1/read_counter_i_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/pattern_gen.v:112]
WARNING: [Synth 8-6014] Unused sequential element parity_word_cnt_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/parity_coding.v:14]
WARNING: [Synth 8-6014] Unused sequential element bram_gen_inst1/read_counter_i_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/pattern_gen.v:112]
WARNING: [Synth 8-6014] Unused sequential element parity_word_cnt_reg was removed.  [f:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.srcs/sources_1/ip/gtx3g_bert_0_1/src/parity_coding.v:14]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "block_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_fifo_rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_error_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_error_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_fifo_rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_error_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_error_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtx3g_support_i/common_reset_i/init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtx3g_support_i/common_reset_i/init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt0_frame_check/rx_chanbond_seq_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt1_frame_check/rx_chanbond_seq_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[5]' (FD) to 'inst/gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[5]' (FD) to 'inst/gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt0_frame_check/sel_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt1_frame_check/sel_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/bram_reg_reg[5]' (FD) to 'inst/gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/bram_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/bram_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/bram_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/bram_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/bram_reg_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/gt1_frame_gen/txctrl_reg_reg[15]' (FDR) to 'inst/gt1_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gt1_frame_gen/txctrl_reg_reg[14]' (FDR) to 'inst/gt1_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gt1_frame_gen/txctrl_reg_reg[12]' (FDR) to 'inst/gt1_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gt1_frame_gen/txctrl_reg_reg[13]' (FDR) to 'inst/gt1_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gt1_frame_gen/txctrl_reg_reg[8]' (FDR) to 'inst/gt1_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gt1_frame_gen/txctrl_reg_reg[9]' (FDR) to 'inst/gt1_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gt1_frame_gen/txctrl_reg_reg[10]' (FDR) to 'inst/gt1_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gt1_frame_gen/txctrl_reg_reg[11]' (FDR) to 'inst/gt1_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gt1_frame_gen/txctrl_reg_reg[2]' (FDR) to 'inst/gt1_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gt1_frame_gen/txctrl_reg_reg[3]' (FDR) to 'inst/gt1_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gt1_frame_gen/txctrl_reg_reg[1]' (FDR) to 'inst/gt1_frame_gen/txctrl_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/gt1_frame_gen/txctrl_reg_reg[6]' (FDR) to 'inst/gt1_frame_gen/txctrl_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/gt1_frame_gen/txctrl_reg_reg[7]' (FDR) to 'inst/gt1_frame_gen/txctrl_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/gt1_frame_gen/txctrl_reg_reg[4]' (FDR) to 'inst/gt1_frame_gen/txctrl_reg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt1_frame_gen/txctrl_reg_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/gt0_frame_gen/txctrl_reg_reg[15]' (FDR) to 'inst/gt0_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gt0_frame_gen/txctrl_reg_reg[14]' (FDR) to 'inst/gt0_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gt0_frame_gen/txctrl_reg_reg[12]' (FDR) to 'inst/gt0_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gt0_frame_gen/txctrl_reg_reg[13]' (FDR) to 'inst/gt0_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gt0_frame_gen/txctrl_reg_reg[8]' (FDR) to 'inst/gt0_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gt0_frame_gen/txctrl_reg_reg[9]' (FDR) to 'inst/gt0_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gt0_frame_gen/txctrl_reg_reg[10]' (FDR) to 'inst/gt0_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gt0_frame_gen/txctrl_reg_reg[11]' (FDR) to 'inst/gt0_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gt0_frame_gen/txctrl_reg_reg[2]' (FDR) to 'inst/gt0_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gt0_frame_gen/txctrl_reg_reg[3]' (FDR) to 'inst/gt0_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gt0_frame_gen/txctrl_reg_reg[1]' (FDR) to 'inst/gt0_frame_gen/txctrl_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/gt0_frame_gen/txctrl_reg_reg[6]' (FDR) to 'inst/gt0_frame_gen/txctrl_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/gt0_frame_gen/txctrl_reg_reg[7]' (FDR) to 'inst/gt0_frame_gen/txctrl_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/gt0_frame_gen/txctrl_reg_reg[4]' (FDR) to 'inst/gt0_frame_gen/txctrl_reg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt0_frame_gen/txctrl_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt0_frame_check/error_detected_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt1_frame_check/error_detected_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/gt0_frame_check/block_error_reg_reg[2]' (FDRE) to 'inst/gt0_frame_check/block_error_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt0_frame_check/block_error_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt0_frame_check/reset_on_error_in_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt1_frame_check/reset_on_error_in_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt0_frame_check/rx_chanbond_seq_r2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt1_frame_check/rx_chanbond_seq_r2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt1_frame_gen/TXCTRL_OUT_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt0_frame_gen/TXCTRL_OUT_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt0_frame_check/reset_on_error_in_r2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt1_frame_check/reset_on_error_in_r2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt0_frame_check/register_chan_seq[0].rx_chanbond_reg_0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt1_frame_check/register_chan_seq[0].rx_chanbond_reg_0 )
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg_rep[8]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg_rep[7]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg_rep[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg_rep[5]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg_rep[4]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_d1_reg[8]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_d1_reg[7]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_d1_reg[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_d1_reg[5]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_d1_reg[4]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg[8]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg[7]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg[5]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg[4]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[15]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[14]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[13]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg_rep[8]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg_rep[7]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg_rep[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg_rep[5]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg_rep[4]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_d1_reg[8]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_d1_reg[7]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_d1_reg[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_d1_reg[5]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_d1_reg[4]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg[8]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg[7]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg[5]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg[4]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[15]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[14]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[13]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_reg_rep[8]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_reg_rep[7]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_reg_rep[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_reg_rep[5]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_reg_rep[4]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_d1_reg[8]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_d1_reg[7]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_d1_reg[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_d1_reg[5]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_d1_reg[4]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/register_chan_seq[0].rx_chanbond_reg_0) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_reg[8]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_reg[7]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_reg[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_reg[5]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_reg[4]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/sel_reg[1]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/rx_chanbond_seq_r_reg) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_detected_r_reg) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/data_error_detected_r_reg) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/reset_on_error_in_r_reg) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/reset_on_error_in_r2_reg) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[0]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[1]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[2]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[3]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[4]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[5]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[7]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[8]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[9]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[10]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[11]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[12]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[13]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[14]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[15]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[16]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[17]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[18]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[19]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[20]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[21]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[22]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[23]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[24]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[25]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[26]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[27]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[28]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[29]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[30]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[31]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[32]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/bram_reg_reg[15]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/bram_reg_reg[14]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/bram_reg_reg[13]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/bram_reg_reg[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/block_error_reg_reg[3]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/rx_chanbond_seq_r2_reg) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_reg_rep[8]) is unused and will be removed from module gtx3g_exdes.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gtx3g_support_i/gtx3g_init_i /inst/\gt1_rxresetfsm_i/recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gtx3g_support_i/gtx3g_init_i /inst/\gt1_rxresetfsm_i/recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gtx3g_support_i/gtx3g_init_i /inst/\gt0_rxresetfsm_i/recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gtx3g_support_i/gtx3g_init_i /inst/\gt0_rxresetfsm_i/recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gtx3g_support_i/gtx3g_init_i /inst/\gt1_rxresetfsm_i/RXDFEAGCHOLD_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gtx3g_support_i/gtx3g_init_i /inst/\gt0_rxresetfsm_i/RXDFEAGCHOLD_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:34 . Memory (MB): peak = 907.859 ; gain = 338.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:01:47 . Memory (MB): peak = 907.859 ; gain = 338.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:01:50 . Memory (MB): peak = 927.160 ; gain = 357.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:45 ; elapsed = 00:01:52 . Memory (MB): peak = 927.160 ; gain = 357.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin soft_reset_vio_i_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt_txfsmresetdone_r_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt_txfsmresetdone_r2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt0_rxfsmresetdone_r_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt0_rxfsmresetdone_r2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt0_rxresetdone_vio_r_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt0_rxresetdone_vio_r2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt0_rxresetdone_vio_r3_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt1_rxfsmresetdone_r_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt1_rxfsmresetdone_r2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt1_rxresetdone_vio_r_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt1_rxresetdone_vio_r2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt1_rxresetdone_vio_r3_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin rxresetdone_vio_i_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:46 ; elapsed = 00:01:53 . Memory (MB): peak = 927.160 ; gain = 357.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:46 ; elapsed = 00:01:53 . Memory (MB): peak = 927.160 ; gain = 357.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:47 ; elapsed = 00:01:54 . Memory (MB): peak = 927.160 ; gain = 357.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:47 ; elapsed = 00:01:54 . Memory (MB): peak = 927.160 ; gain = 357.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:47 ; elapsed = 00:01:54 . Memory (MB): peak = 927.160 ; gain = 357.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:47 ; elapsed = 00:01:54 . Memory (MB): peak = 927.160 ; gain = 357.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gtx3g_exdes | gt0_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[19]   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|gtx3g_exdes | gt0_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[22]   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|gtx3g_exdes | gt0_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg_reg[27]   | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|gtx3g_exdes | gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[19]   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|gtx3g_exdes | gt1_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[22]   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|gtx3g_exdes | gt1_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg_reg[27]   | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|gtx3g_exdes | gt0_frame_check/pattern_gen_inst_2/prbs20_gen_inst1/prbs20_reg_reg[19] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|gtx3g_exdes | gt0_frame_check/pattern_gen_inst_2/prbs23_gen_inst1/prbs23_reg_reg[22] | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|gtx3g_exdes | gt0_frame_check/pattern_gen_inst_2/prbs31_gen_inst1/prbs31_reg_reg[27] | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|gtx3g_exdes | gt0_frame_check/rx_data_r_track_reg[15]                                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|gtx3g_exdes | gt0_frame_check/rx_data_r_track_reg[7]                                 | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|gtx3g_exdes | gt1_frame_check/rx_data_r_track_reg[15]                                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|gtx3g_exdes | gt1_frame_check/rx_data_r_track_reg[7]                                 | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
+------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     2|
|2     |CARRY4        |   106|
|3     |GTXE2_CHANNEL |     2|
|4     |GTXE2_COMMON  |     1|
|5     |IBUFDS_GTE2   |     1|
|6     |LUT1          |   418|
|7     |LUT2          |   273|
|8     |LUT3          |   170|
|9     |LUT4          |   167|
|10    |LUT5          |   289|
|11    |LUT6          |   467|
|12    |MUXF7         |    59|
|13    |RAMB18E1      |     2|
|14    |SRL16E        |    41|
|15    |FD            |   180|
|16    |FDCE          |    52|
|17    |FDRE          |  1625|
|18    |FDSE          |   109|
+------+--------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------+--------------------------------+------+
|      |Instance                                                     |Module                          |Cells |
+------+-------------------------------------------------------------+--------------------------------+------+
|1     |top                                                          |                                |  3964|
|2     |  inst                                                       |gtx3g_exdes                     |  3964|
|3     |    gt0_frame_check                                          |gtx3g_GT_FRAME_CHECK__xdcDup__1 |   960|
|4     |      rx_word_fifo_inst_1                                    |rx_word_fifo__xdcDup__1         |    42|
|5     |        U0                                                   |fifo_generator_v13_1_4__2       |    42|
|6     |          inst_fifo_gen                                      |fifo_generator_v13_1_4_synth_56 |    42|
|7     |            \gconvfifo.rf                                    |fifo_generator_top_57           |    42|
|8     |              \grf.rf                                        |fifo_generator_ramfifo_58       |    42|
|9     |                \gntv_or_sync_fifo.gl0.rd                    |rd_logic_59                     |    16|
|10    |                  \grss.rsts                                 |rd_status_flags_ss_70           |     4|
|11    |                  rpntr                                      |rd_bin_cntr_71                  |    12|
|12    |                \gntv_or_sync_fifo.gl0.wr                    |wr_logic_60                     |    25|
|13    |                  \gwss.wsts                                 |wr_status_flags_ss_68           |     5|
|14    |                  wpntr                                      |wr_bin_cntr_69                  |    20|
|15    |                \gntv_or_sync_fifo.mem                       |memory_61                       |     1|
|16    |                  \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_3_6_62           |     1|
|17    |                    inst_blk_mem_gen                         |blk_mem_gen_v8_3_6_synth_63     |     1|
|18    |                      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_64              |     1|
|19    |                        \valid.cstr                          |blk_mem_gen_generic_cstr_65     |     1|
|20    |                          \ramloop[0].ram.r                  |blk_mem_gen_prim_width_66       |     1|
|21    |                            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_67     |     1|
|22    |      parity_encoder_inst_2                                  |parity_encoder_46               |   113|
|23    |      pattern_gen_inst_2                                     |pattern_gen_47                  |   263|
|24    |        bram_gen_inst1                                       |bram_gen_48                     |    45|
|25    |        prbs11_gen_inst1                                     |prbs11_gen_49                   |    49|
|26    |        prbs15_gen_inst1                                     |prbs15_gen_50                   |    17|
|27    |        prbs20_gen_inst1                                     |prbs20_gen_51                   |    21|
|28    |        prbs23_gen_inst1                                     |prbs23_gen_52                   |    23|
|29    |        prbs31_gen_inst1                                     |prbs31_gen_53                   |    52|
|30    |        prbs7_gen_inst1                                      |prbs7_gen_54                    |    17|
|31    |        prbs9_gen_inst1                                      |prbs9_gen_55                    |    17|
|32    |    gt0_frame_gen                                            |gtx3g_GT_FRAME_GEN              |   608|
|33    |      error_insertion_inst_1                                 |error_insertion_34              |    63|
|34    |        prbs31_rand_gen_inst_1                               |prbs31_rand_gen_45              |    43|
|35    |      parity_encoder_inst_1                                  |parity_encoder_35               |   100|
|36    |      pattern_gen_inst_1                                     |pattern_gen_36                  |   282|
|37    |        bram_gen_inst1                                       |bram_gen_37                     |    38|
|38    |        prbs11_gen_inst1                                     |prbs11_gen_38                   |    49|
|39    |        prbs15_gen_inst1                                     |prbs15_gen_39                   |    17|
|40    |        prbs20_gen_inst1                                     |prbs20_gen_40                   |    21|
|41    |        prbs23_gen_inst1                                     |prbs23_gen_41                   |    23|
|42    |        prbs31_gen_inst1                                     |prbs31_gen_42                   |    52|
|43    |        prbs7_gen_inst1                                      |prbs7_gen_43                    |    17|
|44    |        prbs9_gen_inst1                                      |prbs9_gen_44                    |    17|
|45    |    gt1_frame_check                                          |gtx3g_GT_FRAME_CHECK            |   296|
|46    |      rx_word_fifo_inst_1                                    |rx_word_fifo                    |    42|
|47    |        U0                                                   |fifo_generator_v13_1_4          |    42|
|48    |          inst_fifo_gen                                      |fifo_generator_v13_1_4_synth    |    42|
|49    |            \gconvfifo.rf                                    |fifo_generator_top              |    42|
|50    |              \grf.rf                                        |fifo_generator_ramfifo          |    42|
|51    |                \gntv_or_sync_fifo.gl0.rd                    |rd_logic                        |    16|
|52    |                  \grss.rsts                                 |rd_status_flags_ss              |     4|
|53    |                  rpntr                                      |rd_bin_cntr                     |    12|
|54    |                \gntv_or_sync_fifo.gl0.wr                    |wr_logic                        |    25|
|55    |                  \gwss.wsts                                 |wr_status_flags_ss              |     5|
|56    |                  wpntr                                      |wr_bin_cntr                     |    20|
|57    |                \gntv_or_sync_fifo.mem                       |memory                          |     1|
|58    |                  \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_3_6              |     1|
|59    |                    inst_blk_mem_gen                         |blk_mem_gen_v8_3_6_synth        |     1|
|60    |                      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                 |     1|
|61    |                        \valid.cstr                          |blk_mem_gen_generic_cstr        |     1|
|62    |                          \ramloop[0].ram.r                  |blk_mem_gen_prim_width          |     1|
|63    |                            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper        |     1|
|64    |    gt1_frame_gen                                            |gtx3g_GT_FRAME_GEN_0            |   612|
|65    |      error_insertion_inst_1                                 |error_insertion                 |    63|
|66    |        prbs31_rand_gen_inst_1                               |prbs31_rand_gen                 |    43|
|67    |      parity_encoder_inst_1                                  |parity_encoder                  |   100|
|68    |      pattern_gen_inst_1                                     |pattern_gen                     |   280|
|69    |        bram_gen_inst1                                       |bram_gen                        |    38|
|70    |        prbs11_gen_inst1                                     |prbs11_gen                      |    49|
|71    |        prbs15_gen_inst1                                     |prbs15_gen                      |    17|
|72    |        prbs20_gen_inst1                                     |prbs20_gen                      |    21|
|73    |        prbs23_gen_inst1                                     |prbs23_gen                      |    23|
|74    |        prbs31_gen_inst1                                     |prbs31_gen                      |    52|
|75    |        prbs7_gen_inst1                                      |prbs7_gen                       |    17|
|76    |        prbs9_gen_inst1                                      |prbs9_gen                       |    17|
|77    |    gtx3g_support_i                                          |gtx3g_support                   |  1462|
|78    |      gtx3g_init_i                                           |gtx3g                           |  1427|
|79    |        inst                                                 |gtx3g_init                      |  1427|
|80    |          gt0_rxresetfsm_i                                   |gtx3g_RX_STARTUP_FSM            |   277|
|81    |            sync_RXRESETDONE                                 |gtx3g_sync_block_27             |     6|
|82    |            sync_data_valid                                  |gtx3g_sync_block_28             |    20|
|83    |            sync_mmcm_lock_reclocked                         |gtx3g_sync_block_29             |     8|
|84    |            sync_qplllock                                    |gtx3g_sync_block_30             |     8|
|85    |            sync_run_phase_alignment_int                     |gtx3g_sync_block_31             |     6|
|86    |            sync_rx_fsm_reset_done_int                       |gtx3g_sync_block_32             |     6|
|87    |            sync_time_out_wait_bypass                        |gtx3g_sync_block_33             |     6|
|88    |          gt0_tx_manual_phase_i                              |gtx3g_TX_MANUAL_PHASE_ALIGN     |    97|
|89    |            \cdc[0].sync_TXDLYSRESETDONE                     |gtx3g_sync_block_22             |     6|
|90    |            \cdc[0].sync_TXPHALIGNDONE                       |gtx3g_sync_block_23             |     8|
|91    |            \cdc[0].sync_TXPHINITDONE                        |gtx3g_sync_pulse                |    15|
|92    |            \cdc[1].sync_TXDLYSRESETDONE                     |gtx3g_sync_block_24             |     6|
|93    |            \cdc[1].sync_TXPHALIGNDONE                       |gtx3g_sync_block_25             |     6|
|94    |            \cdc[1].sync_TXPHINITDONE                        |gtx3g_sync_pulse_26             |    12|
|95    |          gt0_txresetfsm_i                                   |gtx3g_TX_STARTUP_FSM            |   276|
|96    |            sync_TXRESETDONE                                 |gtx3g_sync_block_16             |     6|
|97    |            sync_mmcm_lock_reclocked                         |gtx3g_sync_block_17             |     8|
|98    |            sync_qplllock                                    |gtx3g_sync_block_18             |    12|
|99    |            sync_run_phase_alignment_int                     |gtx3g_sync_block_19             |     6|
|100   |            sync_time_out_wait_bypass                        |gtx3g_sync_block_20             |     6|
|101   |            sync_tx_fsm_reset_done_int                       |gtx3g_sync_block_21             |     6|
|102   |          gt1_rxresetfsm_i                                   |gtx3g_RX_STARTUP_FSM_1          |   277|
|103   |            sync_RXRESETDONE                                 |gtx3g_sync_block_9              |     6|
|104   |            sync_data_valid                                  |gtx3g_sync_block_10             |    20|
|105   |            sync_mmcm_lock_reclocked                         |gtx3g_sync_block_11             |     8|
|106   |            sync_qplllock                                    |gtx3g_sync_block_12             |     8|
|107   |            sync_run_phase_alignment_int                     |gtx3g_sync_block_13             |     6|
|108   |            sync_rx_fsm_reset_done_int                       |gtx3g_sync_block_14             |     6|
|109   |            sync_time_out_wait_bypass                        |gtx3g_sync_block_15             |     6|
|110   |          gt1_txresetfsm_i                                   |gtx3g_TX_STARTUP_FSM_2          |   272|
|111   |            sync_TXRESETDONE                                 |gtx3g_sync_block                |     6|
|112   |            sync_mmcm_lock_reclocked                         |gtx3g_sync_block_4              |     8|
|113   |            sync_qplllock                                    |gtx3g_sync_block_5              |    12|
|114   |            sync_run_phase_alignment_int                     |gtx3g_sync_block_6              |     6|
|115   |            sync_time_out_wait_bypass                        |gtx3g_sync_block_7              |     6|
|116   |            sync_tx_fsm_reset_done_int                       |gtx3g_sync_block_8              |     6|
|117   |          gtx3g_i                                            |gtx3g_multi_gt                  |     2|
|118   |            gt0_gtx3g_i                                      |gtx3g_GT                        |     1|
|119   |            gt1_gtx3g_i                                      |gtx3g_GT_3                      |     1|
|120   |      common0_i                                              |gtx3g_common                    |     1|
|121   |      common_reset_i                                         |gtx3g_common_reset              |    28|
|122   |      gt_usrclk_source                                       |gtx3g_GT_USRCLK_SOURCE          |     2|
+------+-------------------------------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:47 ; elapsed = 00:01:54 . Memory (MB): peak = 927.160 ; gain = 357.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 619 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:01:39 . Memory (MB): peak = 927.160 ; gain = 139.859
Synthesis Optimization Complete : Time (s): cpu = 00:01:47 ; elapsed = 00:01:54 . Memory (MB): peak = 927.160 ; gain = 357.406
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 180 instances were transformed.
  FD => FDRE: 180 instances

463 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:53 ; elapsed = 00:02:02 . Memory (MB): peak = 927.160 ; gain = 661.063
INFO: [Common 17-1381] The checkpoint 'F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.runs/gtx3g_bert_0_synth_1/gtx3g_bert_0.dcp' has been generated.
