<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ConditonalInverter.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Cond_inv_module.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Cond_inv_module.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Cond_inv_module.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Cond_inv_module.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Cond_inv_module.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Cond_inv_module.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Cond_inv_module.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Cond_inv_module.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Cond_inv_module_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Cond_inv_module_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Cond_inv_module_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Cond_inv_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Cond_inv_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Cond_inv_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1504259463" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1504259463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504263505" xil_pn:in_ck="616568419738277845" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1504263505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Cond_inv_module.v"/>
      <outfile xil_pn:name="Cond_inv_tb.v"/>
      <outfile xil_pn:name="inverter.v"/>
      <outfile xil_pn:name="mux2_1.v"/>
    </transform>
    <transform xil_pn:end_ts="1504259463" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4299313574646307964" xil_pn:start_ts="1504259463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504259463" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1359776489750515324" xil_pn:start_ts="1504259463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504259463" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1853446869872145191" xil_pn:start_ts="1504259463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504263505" xil_pn:in_ck="616568419738277845" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1504263505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Cond_inv_module.v"/>
      <outfile xil_pn:name="Cond_inv_tb.v"/>
      <outfile xil_pn:name="inverter.v"/>
      <outfile xil_pn:name="mux2_1.v"/>
    </transform>
    <transform xil_pn:end_ts="1504263512" xil_pn:in_ck="616568419738277845" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3869281296815196363" xil_pn:start_ts="1504263505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Cond_inv_tb_beh.prj"/>
      <outfile xil_pn:name="Cond_inv_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1504263513" xil_pn:in_ck="3106931531080518932" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1852604857399401976" xil_pn:start_ts="1504263512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Cond_inv_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1504252351" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1504252351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504252351" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4055325456468125132" xil_pn:start_ts="1504252351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504252351" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1853446869872145191" xil_pn:start_ts="1504252351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504252351" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1504252351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504252351" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="660803141689477132" xil_pn:start_ts="1504252351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504252351" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1430049303116325842" xil_pn:start_ts="1504252351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504252351" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4368886782761088669" xil_pn:start_ts="1504252351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504263473" xil_pn:in_ck="2271064587916687980" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5014978635909739754" xil_pn:start_ts="1504263452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Cond_inv_module.lso"/>
      <outfile xil_pn:name="Cond_inv_module.ngc"/>
      <outfile xil_pn:name="Cond_inv_module.ngr"/>
      <outfile xil_pn:name="Cond_inv_module.prj"/>
      <outfile xil_pn:name="Cond_inv_module.stx"/>
      <outfile xil_pn:name="Cond_inv_module.syr"/>
      <outfile xil_pn:name="Cond_inv_module.xst"/>
      <outfile xil_pn:name="Cond_inv_module_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1504252524" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4949614737440907593" xil_pn:start_ts="1504252524">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
