/* Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EPCS4) Path("E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/output_files/") File("TubesSisdig.pof") MfrSpec(OpMask(3) Child_OpMask(1 3));

ChainEnd;

AlteraBegin;
	ChainType(asc);
AlteraEnd;
