<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>pavel-demin</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axi_sts_register</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">65536</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>axi_sts_register</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9a220208</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>axi_sts_register</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9a220208</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>48ec8f63</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>axi_sts_register_test</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d73c55de</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sts_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.STS_DATA_WIDTH&apos;)) - 1)">1023</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ADDR_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ADDR_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>STS_DATA_WIDTH</spirit:name>
        <spirit:displayName>Sts Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.STS_DATA_WIDTH">1024</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXI_ADDR_WIDTH">16</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/axi_sts_register.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_9a220208</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/axi_sts_register.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axi_sts_register_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d21a321c</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../../../axi_sts_register_test.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_sts_register_test_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI Status Register</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>STS_DATA_WIDTH</spirit:name>
      <spirit:displayName>STS DATA WIDTH</spirit:displayName>
      <spirit:description>Width of the status data.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.STS_DATA_WIDTH">1024</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of the AXI data bus.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of the AXI address bus.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXI_ADDR_WIDTH">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axi_sts_register_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/AXI Peripheral</xilinx:taxonomy>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXI Status Register</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:vendorDisplayName>Pavel Demin</xilinx:vendorDisplayName>
      <xilinx:vendorURL>https://github.com/pavel-demin/red-pitaya-notes</xilinx:vendorURL>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-07-30T15:39:37Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="pavel-demin:user:axi_sts_register:1.0_ARCHIVE_LOCATION">h:/ultrastreamz/HDL/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@148a86f2_ARCHIVE_LOCATION">d:/UltraStream/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d6779a8_ARCHIVE_LOCATION">d:/UltraStream/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37918eac_ARCHIVE_LOCATION">d:/UltraStream/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d9ba82_ARCHIVE_LOCATION">d:/UltraStream/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22221503_ARCHIVE_LOCATION">d:/UltraStream/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e153e6_ARCHIVE_LOCATION">d:/UltraStream/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21d6812b_ARCHIVE_LOCATION">d:/UltraStream/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58b353d2_ARCHIVE_LOCATION">d:/UltraStream/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@855cf17_ARCHIVE_LOCATION">d:/UltraStream/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38937254_ARCHIVE_LOCATION">d:/UltraStream/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e2f75fa_ARCHIVE_LOCATION">d:/UltraStream/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10133ccf_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a925bda_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fbeafa9_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f2a3b5d_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4248ad18_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45dc191a_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72abff59_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3921cafc_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf9c13_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@459f8696_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68087088_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b59a809_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a330354_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fcbb3e9_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46bd24d7_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b726b87_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a53326d_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6243d698_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a63e4b9_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@412bb95a_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe6d6bf_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62b7668b_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76e33d00_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3656df7_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff62c31_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40349ac2_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ca26271_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d91322b_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ecf2f8_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd3263d_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a4c5d42_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b932a0_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@146b4bf8_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74b2f193_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d7aa242_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d42d862_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a3a49c_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb9a895_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f3f2e9_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d44485_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@788496c2_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2143542d_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e8f18d3_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef14f5c_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7668a1be_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41713a07_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bd23af8_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2acb6382_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7928f64e_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65edc033_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8391d77_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7142a2c0_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1654494e_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20f9e492_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb182ac_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@771e51fa_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa7329b_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@460abaa6_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c4c37a_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7615b169_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e38cc94_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e9d483b_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@283ddfa1_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5582574e_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3efcfd5c_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@389d70fd_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ed1e351_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4425272e_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31497e73_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b0687d3_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53107be5_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ddbdf9b_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d6a85ec_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44688106_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49e020b1_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@132f2682_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9725e3a_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f4fe1ff_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40c51dd1_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2711e38c_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6310c1_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183b4529_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@358afedb_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22d2a1ef_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b78731b_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f0983b_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@418935d9_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dcc333d_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561469eb_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@173d85d8_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7008fdfd_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@302f708b_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52f9e195_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c4a378b_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b22323b_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d50149c_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40400a0e_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b06886a_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e9b85f1_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@86ba12e_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c8d6b4_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@248dfcc3_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b937a7_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6427d62a_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a637eb9_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70703798_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f460589_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@250f1843_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b6c113_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f8b258c_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10700b28_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@202fd1c7_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a79bad0_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e4f6d6f_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f085050_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@202ea5f8_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75314539_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24435a73_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@648ae3d_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24a3279b_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@116b008e_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@557676d8_ARCHIVE_LOCATION">/home/user/nmr/pulsednmr/Vivado/cores/axi_sts_register_v1_0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="046085ea"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="cd6985f0"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="4fa1e13e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="fde27040"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="71d489d9"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="16c96174"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
