#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jun  7 11:58:37 2024
# Process ID: 69329
# Current directory: /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1
# Command line: vivado -log cms_pix_28_fw_top_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source cms_pix_28_fw_top_bd_wrapper.tcl -notrace
# Log file: /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper.vdi
# Journal file: /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/vivado.jou
# Running On: fasic-beast2.fnal.gov, OS: Linux, CPU Frequency: 1246.362 MHz, CPU Physical cores: 32, Host memory: 540748 MB
#-----------------------------------------------------------
WARNING: [Common 17-1221] Tcl app 'designutils' is out of date for this release. Please run tclapp::reset_tclstore and reinstall the app.
source cms_pix_28_fw_top_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2986.293 ; gain = 2.023 ; free physical = 39513 ; free virtual = 397074
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/asic/cad/Xilinx/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3098.340 ; gain = 112.047 ; free physical = 39485 ; free virtual = 397045
Command: link_design -top cms_pix_28_fw_top_bd_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_fw_top_v_0_0/cms_pix_28_fw_top_bd_fw_top_v_0_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/fw_top_v_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_xpm_cdc_gen_0_0/cms_pix_28_fw_top_bd_xpm_cdc_gen_0_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/xpm_cdc_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_auto_pc_0/cms_pix_28_fw_top_bd_auto_pc_0.dcp' for cell 'cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3098.340 ; gain = 0.000 ; free physical = 38646 ; free virtual = 396206
INFO: [Netlist 29-17] Analyzing 3234 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'cms_pix_28_fw_top_bd_wrapper' is not ideal for floorplanning, since the cellview 'cms_pix_28_fw_top_bd_fw_top_v_0_0_com_config_write_regs' defined in file 'cms_pix_28_fw_top_bd_fw_top_v_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0/cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0_board.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0_board.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/cms_pix_28_fw_top_bd/ip/cms_pix_28_fw_top_bd_proc_sys_reset_0_0/cms_pix_28_fw_top_bd_proc_sys_reset_0_0.xdc] for cell 'cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.srcs/constrs_1/new/cms_pix_28_test_firmware.xdc]
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.srcs/constrs_1/new/cms_pix_28_test_firmware.xdc]
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3574.320 ; gain = 0.000 ; free physical = 38465 ; free virtual = 396025
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances

16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 3574.320 ; gain = 475.980 ; free physical = 38465 ; free virtual = 396025
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3574.320 ; gain = 0.000 ; free physical = 38373 ; free virtual = 395934

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: dff9e696

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3574.320 ; gain = 0.000 ; free physical = 38332 ; free virtual = 395893

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 8444 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 178a87ab7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3704.430 ; gain = 0.004 ; free physical = 38101 ; free virtual = 395661
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 271 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c2f45810

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3704.430 ; gain = 0.004 ; free physical = 38101 ; free virtual = 395661
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 20 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2a3271cfc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3704.430 ; gain = 0.004 ; free physical = 38098 ; free virtual = 395659
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 234 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 2a3271cfc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3704.430 ; gain = 0.004 ; free physical = 38098 ; free virtual = 395659
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2a3271cfc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3704.430 ; gain = 0.004 ; free physical = 38099 ; free virtual = 395660
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2a3271cfc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3704.430 ; gain = 0.004 ; free physical = 38099 ; free virtual = 395660
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |             271  |                                              0  |
|  Constant propagation         |               0  |              20  |                                              0  |
|  Sweep                        |               0  |             234  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3704.430 ; gain = 0.000 ; free physical = 38099 ; free virtual = 395660
Ending Logic Optimization Task | Checksum: 19cef0b84

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3704.430 ; gain = 0.004 ; free physical = 38099 ; free virtual = 395660

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19cef0b84

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3704.430 ; gain = 0.000 ; free physical = 38099 ; free virtual = 395660

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19cef0b84

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3704.430 ; gain = 0.000 ; free physical = 38099 ; free virtual = 395660

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3704.430 ; gain = 0.000 ; free physical = 38099 ; free virtual = 395660
Ending Netlist Obfuscation Task | Checksum: 19cef0b84

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3704.430 ; gain = 0.000 ; free physical = 38099 ; free virtual = 395660
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3704.430 ; gain = 130.109 ; free physical = 38099 ; free virtual = 395660
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3752.453 ; gain = 40.023 ; free physical = 38075 ; free virtual = 395641
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_opted.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_opted.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_opted.rpx
Command: report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_opted.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_opted.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 5103.750 ; gain = 1351.297 ; free physical = 37261 ; free virtual = 394826
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5103.750 ; gain = 0.000 ; free physical = 37183 ; free virtual = 394747
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15ac52f83

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5103.750 ; gain = 0.000 ; free physical = 37183 ; free virtual = 394747
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5103.750 ; gain = 0.000 ; free physical = 37183 ; free virtual = 394747

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 815dca05

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 5103.750 ; gain = 0.000 ; free physical = 37218 ; free virtual = 394783

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1453398b9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 5103.750 ; gain = 0.000 ; free physical = 37163 ; free virtual = 394727

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1453398b9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 5103.750 ; gain = 0.000 ; free physical = 37163 ; free virtual = 394727
Phase 1 Placer Initialization | Checksum: 1453398b9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 5103.750 ; gain = 0.000 ; free physical = 37159 ; free virtual = 394724

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: a90b581d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 5103.750 ; gain = 0.000 ; free physical = 37136 ; free virtual = 394701

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: a90b581d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5103.750 ; gain = 0.000 ; free physical = 37135 ; free virtual = 394699

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: a90b581d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 5103.750 ; gain = 0.000 ; free physical = 37176 ; free virtual = 394741

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: affe5ca2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 5132.098 ; gain = 28.348 ; free physical = 37170 ; free virtual = 394735

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: affe5ca2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 5132.098 ; gain = 28.348 ; free physical = 37170 ; free virtual = 394735
Phase 2.1.1 Partition Driven Placement | Checksum: affe5ca2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 5132.098 ; gain = 28.348 ; free physical = 37177 ; free virtual = 394741
Phase 2.1 Floorplanning | Checksum: affe5ca2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 5132.098 ; gain = 28.348 ; free physical = 37177 ; free virtual = 394741

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: affe5ca2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 5132.098 ; gain = 28.348 ; free physical = 37177 ; free virtual = 394741

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: affe5ca2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 5132.098 ; gain = 28.348 ; free physical = 37177 ; free virtual = 394741

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 57 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 28 nets or LUTs. Breaked 0 LUT, combined 28 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 22 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 22 nets.  Re-placed 103 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 22 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 103 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5148.105 ; gain = 0.000 ; free physical = 37160 ; free virtual = 394725
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5148.105 ; gain = 0.000 ; free physical = 37161 ; free virtual = 394726

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             28  |                    28  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    22  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             28  |                    50  |           0  |           5  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 150d16f7a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:25 . Memory (MB): peak = 5148.105 ; gain = 44.355 ; free physical = 37163 ; free virtual = 394728
Phase 2.4 Global Placement Core | Checksum: 10bf9f6c0

Time (s): cpu = 00:01:08 ; elapsed = 00:00:29 . Memory (MB): peak = 5148.105 ; gain = 44.355 ; free physical = 37080 ; free virtual = 394645
Phase 2 Global Placement | Checksum: 10bf9f6c0

Time (s): cpu = 00:01:08 ; elapsed = 00:00:29 . Memory (MB): peak = 5148.105 ; gain = 44.355 ; free physical = 37089 ; free virtual = 394654

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17e674641

Time (s): cpu = 00:01:14 ; elapsed = 00:00:32 . Memory (MB): peak = 5148.105 ; gain = 44.355 ; free physical = 37040 ; free virtual = 394605

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21184b581

Time (s): cpu = 00:01:15 ; elapsed = 00:00:32 . Memory (MB): peak = 5148.105 ; gain = 44.355 ; free physical = 37035 ; free virtual = 394600

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 22d2a9419

Time (s): cpu = 00:01:16 ; elapsed = 00:00:33 . Memory (MB): peak = 5148.105 ; gain = 44.355 ; free physical = 37019 ; free virtual = 394583

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 23c54f1e4

Time (s): cpu = 00:01:16 ; elapsed = 00:00:33 . Memory (MB): peak = 5148.105 ; gain = 44.355 ; free physical = 37016 ; free virtual = 394580

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 21cc0841a

Time (s): cpu = 00:01:17 ; elapsed = 00:00:34 . Memory (MB): peak = 5148.105 ; gain = 44.355 ; free physical = 36992 ; free virtual = 394557
Phase 3.3.3 Slice Area Swap | Checksum: 21cc0841a

Time (s): cpu = 00:01:17 ; elapsed = 00:00:34 . Memory (MB): peak = 5148.105 ; gain = 44.355 ; free physical = 36992 ; free virtual = 394557
Phase 3.3 Small Shape DP | Checksum: 15b6587e0

Time (s): cpu = 00:01:23 ; elapsed = 00:00:36 . Memory (MB): peak = 5148.105 ; gain = 44.355 ; free physical = 37016 ; free virtual = 394581

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 196329b68

Time (s): cpu = 00:01:24 ; elapsed = 00:00:37 . Memory (MB): peak = 5148.105 ; gain = 44.355 ; free physical = 37014 ; free virtual = 394579

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1f3fa1886

Time (s): cpu = 00:01:24 ; elapsed = 00:00:37 . Memory (MB): peak = 5148.105 ; gain = 44.355 ; free physical = 37014 ; free virtual = 394579
Phase 3 Detail Placement | Checksum: 1f3fa1886

Time (s): cpu = 00:01:24 ; elapsed = 00:00:37 . Memory (MB): peak = 5148.105 ; gain = 44.355 ; free physical = 37014 ; free virtual = 394579

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2328a8677

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.683 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1907c4c5d

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.22 . Memory (MB): peak = 5148.105 ; gain = 0.000 ; free physical = 37114 ; free virtual = 394679
INFO: [Place 46-35] Processed net cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0], inserted BUFG to drive 8428 loads.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1dc61374d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5148.105 ; gain = 0.000 ; free physical = 37103 ; free virtual = 394668
Phase 4.1.1.1 BUFG Insertion | Checksum: 262763597

Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 5148.105 ; gain = 44.355 ; free physical = 37109 ; free virtual = 394674

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.683. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 228865593

Time (s): cpu = 00:01:40 ; elapsed = 00:00:43 . Memory (MB): peak = 5148.105 ; gain = 44.355 ; free physical = 37092 ; free virtual = 394656

Time (s): cpu = 00:01:40 ; elapsed = 00:00:43 . Memory (MB): peak = 5148.105 ; gain = 44.355 ; free physical = 37091 ; free virtual = 394655
Phase 4.1 Post Commit Optimization | Checksum: 228865593

Time (s): cpu = 00:01:40 ; elapsed = 00:00:43 . Memory (MB): peak = 5148.105 ; gain = 44.355 ; free physical = 37086 ; free virtual = 394650
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5182.098 ; gain = 0.000 ; free physical = 36997 ; free virtual = 394562

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 299cba320

Time (s): cpu = 00:01:50 ; elapsed = 00:00:52 . Memory (MB): peak = 5182.098 ; gain = 78.348 ; free physical = 37009 ; free virtual = 394573

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 299cba320

Time (s): cpu = 00:01:50 ; elapsed = 00:00:52 . Memory (MB): peak = 5182.098 ; gain = 78.348 ; free physical = 37009 ; free virtual = 394573
Phase 4.3 Placer Reporting | Checksum: 299cba320

Time (s): cpu = 00:01:50 ; elapsed = 00:00:52 . Memory (MB): peak = 5182.098 ; gain = 78.348 ; free physical = 37009 ; free virtual = 394573

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5182.098 ; gain = 0.000 ; free physical = 37009 ; free virtual = 394573

Time (s): cpu = 00:01:50 ; elapsed = 00:00:52 . Memory (MB): peak = 5182.098 ; gain = 78.348 ; free physical = 37009 ; free virtual = 394573
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2e42e6e9d

Time (s): cpu = 00:01:50 ; elapsed = 00:00:52 . Memory (MB): peak = 5182.098 ; gain = 78.348 ; free physical = 37009 ; free virtual = 394573
Ending Placer Task | Checksum: 23f6f531d

Time (s): cpu = 00:01:51 ; elapsed = 00:00:52 . Memory (MB): peak = 5182.098 ; gain = 78.348 ; free physical = 37009 ; free virtual = 394573
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:55 ; elapsed = 00:00:54 . Memory (MB): peak = 5182.098 ; gain = 78.348 ; free physical = 37179 ; free virtual = 394744
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5182.098 ; gain = 0.000 ; free physical = 37156 ; free virtual = 394744
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file cms_pix_28_fw_top_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.71 . Memory (MB): peak = 5182.098 ; gain = 0.000 ; free physical = 37252 ; free virtual = 394823
INFO: [runtcl-4] Executing : report_utilization -file cms_pix_28_fw_top_bd_wrapper_utilization_placed.rpt -pb cms_pix_28_fw_top_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cms_pix_28_fw_top_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.4 . Memory (MB): peak = 5182.098 ; gain = 0.000 ; free physical = 37286 ; free virtual = 394856
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5182.098 ; gain = 0.000 ; free physical = 37227 ; free virtual = 394819
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cf9c2183 ConstDB: 0 ShapeSum: fe8de40d RouteDB: 71454d8d
Nodegraph reading from file.  Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.88 . Memory (MB): peak = 5182.105 ; gain = 0.000 ; free physical = 37097 ; free virtual = 394673
Post Restoration Checksum: NetGraph: 3643eeec NumContArr: d839a693 Constraints: b4de050c Timing: 0
Phase 1 Build RT Design | Checksum: 1c35b9a8b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 5182.105 ; gain = 0.000 ; free physical = 37089 ; free virtual = 394665

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1c35b9a8b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 5182.105 ; gain = 0.000 ; free physical = 37003 ; free virtual = 394579

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c35b9a8b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 5182.105 ; gain = 0.000 ; free physical = 36999 ; free virtual = 394575

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 284597a72

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 5182.105 ; gain = 0.000 ; free physical = 36923 ; free virtual = 394499

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 31974b1c1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 5182.105 ; gain = 0.000 ; free physical = 36905 ; free virtual = 394482
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.809  | TNS=0.000  | WHS=-0.140 | THS=-0.896 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11181
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10446
  Number of Partially Routed Nets     = 735
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 314758554

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 5198.500 ; gain = 16.395 ; free physical = 36904 ; free virtual = 394480

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 314758554

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 5198.500 ; gain = 16.395 ; free physical = 36904 ; free virtual = 394480
Phase 3 Initial Routing | Checksum: 2d731eef6

Time (s): cpu = 00:00:51 ; elapsed = 00:00:23 . Memory (MB): peak = 5198.500 ; gain = 16.395 ; free physical = 36976 ; free virtual = 394552

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5247
 Number of Nodes with overlaps = 542
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.539  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 2303639b5

Time (s): cpu = 00:02:17 ; elapsed = 00:01:09 . Memory (MB): peak = 5214.504 ; gain = 32.398 ; free physical = 36967 ; free virtual = 394544

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1985f483f

Time (s): cpu = 00:02:17 ; elapsed = 00:01:09 . Memory (MB): peak = 5214.504 ; gain = 32.398 ; free physical = 36966 ; free virtual = 394543
Phase 4 Rip-up And Reroute | Checksum: 1985f483f

Time (s): cpu = 00:02:17 ; elapsed = 00:01:09 . Memory (MB): peak = 5214.504 ; gain = 32.398 ; free physical = 36966 ; free virtual = 394543

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18d61b821

Time (s): cpu = 00:02:18 ; elapsed = 00:01:09 . Memory (MB): peak = 5214.504 ; gain = 32.398 ; free physical = 36970 ; free virtual = 394546

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18d61b821

Time (s): cpu = 00:02:18 ; elapsed = 00:01:09 . Memory (MB): peak = 5214.504 ; gain = 32.398 ; free physical = 36970 ; free virtual = 394546
Phase 5 Delay and Skew Optimization | Checksum: 18d61b821

Time (s): cpu = 00:02:18 ; elapsed = 00:01:09 . Memory (MB): peak = 5214.504 ; gain = 32.398 ; free physical = 36970 ; free virtual = 394546

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f4d073c3

Time (s): cpu = 00:02:24 ; elapsed = 00:01:11 . Memory (MB): peak = 5214.504 ; gain = 32.398 ; free physical = 36970 ; free virtual = 394547
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.539  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22f01d07f

Time (s): cpu = 00:02:24 ; elapsed = 00:01:11 . Memory (MB): peak = 5214.504 ; gain = 32.398 ; free physical = 36970 ; free virtual = 394546
Phase 6 Post Hold Fix | Checksum: 22f01d07f

Time (s): cpu = 00:02:24 ; elapsed = 00:01:11 . Memory (MB): peak = 5214.504 ; gain = 32.398 ; free physical = 36970 ; free virtual = 394546

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.02524 %
  Global Horizontal Routing Utilization  = 1.0069 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 215dc4094

Time (s): cpu = 00:02:25 ; elapsed = 00:01:12 . Memory (MB): peak = 5214.504 ; gain = 32.398 ; free physical = 36965 ; free virtual = 394542

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 215dc4094

Time (s): cpu = 00:02:25 ; elapsed = 00:01:12 . Memory (MB): peak = 5214.504 ; gain = 32.398 ; free physical = 36964 ; free virtual = 394540

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 215dc4094

Time (s): cpu = 00:02:27 ; elapsed = 00:01:13 . Memory (MB): peak = 5214.504 ; gain = 32.398 ; free physical = 36964 ; free virtual = 394540

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 215dc4094

Time (s): cpu = 00:02:27 ; elapsed = 00:01:13 . Memory (MB): peak = 5214.504 ; gain = 32.398 ; free physical = 36967 ; free virtual = 394543

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.539  | TNS=0.000  | WHS=0.028  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 215dc4094

Time (s): cpu = 00:02:29 ; elapsed = 00:01:13 . Memory (MB): peak = 5214.504 ; gain = 32.398 ; free physical = 36969 ; free virtual = 394545
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:29 ; elapsed = 00:01:14 . Memory (MB): peak = 5214.504 ; gain = 32.398 ; free physical = 37057 ; free virtual = 394633

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:35 ; elapsed = 00:01:15 . Memory (MB): peak = 5214.504 ; gain = 32.406 ; free physical = 37057 ; free virtual = 394633
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5214.508 ; gain = 0.004 ; free physical = 37032 ; free virtual = 394633
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_routed.rpx
Command: report_drc -file cms_pix_28_fw_top_bd_wrapper_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/cms_pix_28_fw_top_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file cms_pix_28_fw_top_bd_wrapper_power_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_power_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_power_routed.rpx
Command: report_power -file cms_pix_28_fw_top_bd_wrapper_power_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_power_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
109 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file cms_pix_28_fw_top_bd_wrapper_route_status.rpt -pb cms_pix_28_fw_top_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file cms_pix_28_fw_top_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cms_pix_28_fw_top_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cms_pix_28_fw_top_bd_wrapper_bus_skew_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_bus_skew_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force cms_pix_28_fw_top_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./cms_pix_28_fw_top_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 5515.852 ; gain = 213.059 ; free physical = 36801 ; free virtual = 394418
INFO: [Common 17-206] Exiting Vivado at Fri Jun  7 12:03:26 2024...
