**# 64bit-adder-using Verilog**


Inputs:

a: First 64-bit input.

b: Second 64-bit input.

cin: Carry-in (single bit).


Outputs:

sum: 64-bit sum of a and b.

cout: Carry-out (single bit).


The output:

![Screenshot 2024-07-06 123821](https://github.com/panda12384/64bit-adder-/assets/160568759/505fa5f3-4724-495d-9a33-b78d9efd59e8)
