Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Tue Oct 16 16:12:49 2018
| Host         : physics-ThinkPad-13-2nd-Gen running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.088        0.000                      0                   19        0.254        0.000                      0                   19        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.088        0.000                      0                   19        0.254        0.000                      0                   19        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.088ns  (required time - arrival time)
  Source:                 design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sevbittwo_0/U0/count_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 1.891ns (63.968%)  route 1.065ns (36.032%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     5.146    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/Q
                         net (fo=1, routed)           0.493     6.095    design_1_i/Sevbittwo_0/U0/count_reg_reg_n_0_[0]
    SLICE_X65Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.219 r  design_1_i/Sevbittwo_0/U0/count_reg[0]_i_2/O
                         net (fo=2, routed)           0.572     6.791    design_1_i/Sevbittwo_0/U0/count_reg[0]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.428 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.428    design_1_i/Sevbittwo_0/U0/count_reg_reg[4]_i_2_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.545 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.545    design_1_i/Sevbittwo_0/U0/count_reg_reg[8]_i_2_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.662 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.662    design_1_i/Sevbittwo_0/U0/count_reg_reg[12]_i_2_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.779 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.779    design_1_i/Sevbittwo_0/U0/count_reg_reg[16]_i_2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.102 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[17]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.102    design_1_i/Sevbittwo_0/U0/count_reg_reg[17]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y24         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[17]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    15.191    design_1_i/Sevbittwo_0/U0/count_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  7.088    

Slack (MET) :             7.172ns  (required time - arrival time)
  Source:                 design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sevbittwo_0/U0/count_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.807ns (62.914%)  route 1.065ns (37.086%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     5.146    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/Q
                         net (fo=1, routed)           0.493     6.095    design_1_i/Sevbittwo_0/U0/count_reg_reg_n_0_[0]
    SLICE_X65Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.219 r  design_1_i/Sevbittwo_0/U0/count_reg[0]_i_2/O
                         net (fo=2, routed)           0.572     6.791    design_1_i/Sevbittwo_0/U0/count_reg[0]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.428 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.428    design_1_i/Sevbittwo_0/U0/count_reg_reg[4]_i_2_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.545 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.545    design_1_i/Sevbittwo_0/U0/count_reg_reg[8]_i_2_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.662 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.662    design_1_i/Sevbittwo_0/U0/count_reg_reg[12]_i_2_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.779 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.779    design_1_i/Sevbittwo_0/U0/count_reg_reg[16]_i_2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.018 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[17]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.018    design_1_i/Sevbittwo_0/U0/count_reg_reg[18]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y24         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[18]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    15.191    design_1_i/Sevbittwo_0/U0/count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                  7.172    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sevbittwo_0/U0/count_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 1.787ns (62.654%)  route 1.065ns (37.346%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     5.146    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/Q
                         net (fo=1, routed)           0.493     6.095    design_1_i/Sevbittwo_0/U0/count_reg_reg_n_0_[0]
    SLICE_X65Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.219 r  design_1_i/Sevbittwo_0/U0/count_reg[0]_i_2/O
                         net (fo=2, routed)           0.572     6.791    design_1_i/Sevbittwo_0/U0/count_reg[0]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.428 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.428    design_1_i/Sevbittwo_0/U0/count_reg_reg[4]_i_2_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.545 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.545    design_1_i/Sevbittwo_0/U0/count_reg_reg[8]_i_2_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.662 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.662    design_1_i/Sevbittwo_0/U0/count_reg_reg[12]_i_2_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.779 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.779    design_1_i/Sevbittwo_0/U0/count_reg_reg[16]_i_2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.998 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[17]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.998    design_1_i/Sevbittwo_0/U0/count_reg_reg[16]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y24         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[16]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    15.191    design_1_i/Sevbittwo_0/U0/count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.207ns  (required time - arrival time)
  Source:                 design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sevbittwo_0/U0/count_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.774ns (62.483%)  route 1.065ns (37.517%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     5.146    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/Q
                         net (fo=1, routed)           0.493     6.095    design_1_i/Sevbittwo_0/U0/count_reg_reg_n_0_[0]
    SLICE_X65Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.219 r  design_1_i/Sevbittwo_0/U0/count_reg[0]_i_2/O
                         net (fo=2, routed)           0.572     6.791    design_1_i/Sevbittwo_0/U0/count_reg[0]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.428 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.428    design_1_i/Sevbittwo_0/U0/count_reg_reg[4]_i_2_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.545 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.545    design_1_i/Sevbittwo_0/U0/count_reg_reg[8]_i_2_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.662 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.662    design_1_i/Sevbittwo_0/U0/count_reg_reg[12]_i_2_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.985 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[13]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.985    design_1_i/Sevbittwo_0/U0/count_reg_reg[13]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.845    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y23         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[13]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    15.193    design_1_i/Sevbittwo_0/U0/count_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                  7.207    

Slack (MET) :             7.215ns  (required time - arrival time)
  Source:                 design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sevbittwo_0/U0/count_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 1.766ns (62.377%)  route 1.065ns (37.623%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     5.146    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/Q
                         net (fo=1, routed)           0.493     6.095    design_1_i/Sevbittwo_0/U0/count_reg_reg_n_0_[0]
    SLICE_X65Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.219 r  design_1_i/Sevbittwo_0/U0/count_reg[0]_i_2/O
                         net (fo=2, routed)           0.572     6.791    design_1_i/Sevbittwo_0/U0/count_reg[0]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.428 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.428    design_1_i/Sevbittwo_0/U0/count_reg_reg[4]_i_2_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.545 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.545    design_1_i/Sevbittwo_0/U0/count_reg_reg[8]_i_2_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.662 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.662    design_1_i/Sevbittwo_0/U0/count_reg_reg[12]_i_2_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.977 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[13]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.977    design_1_i/Sevbittwo_0/U0/count_reg_reg[15]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.845    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y23         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[15]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    15.193    design_1_i/Sevbittwo_0/U0/count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -7.977    
  -------------------------------------------------------------------
                         slack                                  7.215    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sevbittwo_0/U0/count_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.755ns  (logic 1.690ns (61.339%)  route 1.065ns (38.661%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     5.146    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/Q
                         net (fo=1, routed)           0.493     6.095    design_1_i/Sevbittwo_0/U0/count_reg_reg_n_0_[0]
    SLICE_X65Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.219 r  design_1_i/Sevbittwo_0/U0/count_reg[0]_i_2/O
                         net (fo=2, routed)           0.572     6.791    design_1_i/Sevbittwo_0/U0/count_reg[0]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.428 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.428    design_1_i/Sevbittwo_0/U0/count_reg_reg[4]_i_2_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.545 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.545    design_1_i/Sevbittwo_0/U0/count_reg_reg[8]_i_2_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.662 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.662    design_1_i/Sevbittwo_0/U0/count_reg_reg[12]_i_2_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.901 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[13]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.901    design_1_i/Sevbittwo_0/U0/count_reg_reg[14]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.845    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y23         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[14]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    15.193    design_1_i/Sevbittwo_0/U0/count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sevbittwo_0/U0/count_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 1.670ns (61.057%)  route 1.065ns (38.943%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     5.146    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/Q
                         net (fo=1, routed)           0.493     6.095    design_1_i/Sevbittwo_0/U0/count_reg_reg_n_0_[0]
    SLICE_X65Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.219 r  design_1_i/Sevbittwo_0/U0/count_reg[0]_i_2/O
                         net (fo=2, routed)           0.572     6.791    design_1_i/Sevbittwo_0/U0/count_reg[0]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.428 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.428    design_1_i/Sevbittwo_0/U0/count_reg_reg[4]_i_2_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.545 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.545    design_1_i/Sevbittwo_0/U0/count_reg_reg[8]_i_2_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.662 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.662    design_1_i/Sevbittwo_0/U0/count_reg_reg[12]_i_2_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.881 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[13]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.881    design_1_i/Sevbittwo_0/U0/count_reg_reg[12]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.845    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y23         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[12]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    15.193    design_1_i/Sevbittwo_0/U0/count_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.325ns  (required time - arrival time)
  Source:                 design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sevbittwo_0/U0/count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 1.657ns (60.871%)  route 1.065ns (39.129%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     5.146    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/Q
                         net (fo=1, routed)           0.493     6.095    design_1_i/Sevbittwo_0/U0/count_reg_reg_n_0_[0]
    SLICE_X65Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.219 r  design_1_i/Sevbittwo_0/U0/count_reg[0]_i_2/O
                         net (fo=2, routed)           0.572     6.791    design_1_i/Sevbittwo_0/U0/count_reg[0]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.428 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.428    design_1_i/Sevbittwo_0/U0/count_reg_reg[4]_i_2_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.545 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.545    design_1_i/Sevbittwo_0/U0/count_reg_reg[8]_i_2_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.868 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[9]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.868    design_1_i/Sevbittwo_0/U0/count_reg_reg[9]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.505    14.846    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y22         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[9]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    15.194    design_1_i/Sevbittwo_0/U0/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.868    
  -------------------------------------------------------------------
                         slack                                  7.325    

Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sevbittwo_0/U0/count_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 1.649ns (60.755%)  route 1.065ns (39.245%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     5.146    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/Q
                         net (fo=1, routed)           0.493     6.095    design_1_i/Sevbittwo_0/U0/count_reg_reg_n_0_[0]
    SLICE_X65Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.219 r  design_1_i/Sevbittwo_0/U0/count_reg[0]_i_2/O
                         net (fo=2, routed)           0.572     6.791    design_1_i/Sevbittwo_0/U0/count_reg[0]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.428 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.428    design_1_i/Sevbittwo_0/U0/count_reg_reg[4]_i_2_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.545 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.545    design_1_i/Sevbittwo_0/U0/count_reg_reg[8]_i_2_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.860 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[9]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/Sevbittwo_0/U0/count_reg_reg[11]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.505    14.846    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y22         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[11]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    15.194    design_1_i/Sevbittwo_0/U0/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.860    
  -------------------------------------------------------------------
                         slack                                  7.333    

Slack (MET) :             7.409ns  (required time - arrival time)
  Source:                 design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sevbittwo_0/U0/count_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 1.573ns (59.625%)  route 1.065ns (40.375%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.625     5.146    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/Q
                         net (fo=1, routed)           0.493     6.095    design_1_i/Sevbittwo_0/U0/count_reg_reg_n_0_[0]
    SLICE_X65Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.219 r  design_1_i/Sevbittwo_0/U0/count_reg[0]_i_2/O
                         net (fo=2, routed)           0.572     6.791    design_1_i/Sevbittwo_0/U0/count_reg[0]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.428 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.428    design_1_i/Sevbittwo_0/U0/count_reg_reg[4]_i_2_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.545 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.545    design_1_i/Sevbittwo_0/U0/count_reg_reg[8]_i_2_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.784 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[9]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.784    design_1_i/Sevbittwo_0/U0/count_reg_reg[10]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.505    14.846    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y22         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[10]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    15.194    design_1_i/Sevbittwo_0/U0/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  7.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/Sevbittwo_0/U0/count_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sevbittwo_0/U0/count_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y22         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[10]/Q
                         net (fo=1, routed)           0.114     1.747    design_1_i/Sevbittwo_0/U0/count_reg_reg_n_0_[10]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[9]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.857    design_1_i/Sevbittwo_0/U0/count_reg_reg[10]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     1.980    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y22         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[10]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    design_1_i/Sevbittwo_0/U0/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/Sevbittwo_0/U0/count_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sevbittwo_0/U0/count_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y23         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[14]/Q
                         net (fo=1, routed)           0.114     1.745    design_1_i/Sevbittwo_0/U0/count_reg_reg_n_0_[14]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.855 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[13]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.855    design_1_i/Sevbittwo_0/U0/count_reg_reg[14]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y23         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[14]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    design_1_i/Sevbittwo_0/U0/count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/Sevbittwo_0/U0/count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sevbittwo_0/U0/count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y21         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[6]/Q
                         net (fo=1, routed)           0.114     1.747    design_1_i/Sevbittwo_0/U0/count_reg_reg_n_0_[6]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[5]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.857    design_1_i/Sevbittwo_0/U0/count_reg_reg[6]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.854     1.981    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y21         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[6]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    design_1_i/Sevbittwo_0/U0/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/Sevbittwo_0/U0/count_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sevbittwo_0/U0/count_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y22         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[10]/Q
                         net (fo=1, routed)           0.114     1.747    design_1_i/Sevbittwo_0/U0/count_reg_reg_n_0_[10]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.893 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[9]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.893    design_1_i/Sevbittwo_0/U0/count_reg_reg[11]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     1.980    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y22         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    design_1_i/Sevbittwo_0/U0/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/Sevbittwo_0/U0/count_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sevbittwo_0/U0/count_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y23         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[14]/Q
                         net (fo=1, routed)           0.114     1.745    design_1_i/Sevbittwo_0/U0/count_reg_reg_n_0_[14]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.891 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[13]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.891    design_1_i/Sevbittwo_0/U0/count_reg_reg[15]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y23         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    design_1_i/Sevbittwo_0/U0/count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/Sevbittwo_0/U0/count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sevbittwo_0/U0/count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y21         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[6]/Q
                         net (fo=1, routed)           0.114     1.747    design_1_i/Sevbittwo_0/U0/count_reg_reg_n_0_[6]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.893 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[5]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.893    design_1_i/Sevbittwo_0/U0/count_reg_reg[7]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.854     1.981    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y21         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[7]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    design_1_i/Sevbittwo_0/U0/count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.586     1.469    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/Q
                         net (fo=1, routed)           0.156     1.766    design_1_i/Sevbittwo_0/U0/count_reg_reg_n_0_[0]
    SLICE_X65Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.811 r  design_1_i/Sevbittwo_0/U0/count_reg[0]_i_2/O
                         net (fo=2, routed)           0.000     1.811    design_1_i/Sevbittwo_0/U0/count_reg[0]_i_2_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.881 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[0]_i_1_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.881    design_1_i/Sevbittwo_0/U0/count_reg_reg[0]_i_1_n_0
    SLICE_X65Y20         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.855     1.982    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    design_1_i/Sevbittwo_0/U0/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/Sevbittwo_0/U0/count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sevbittwo_0/U0/count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.586     1.469    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y20         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[3]/Q
                         net (fo=1, routed)           0.173     1.806    design_1_i/Sevbittwo_0/U0/count_reg_reg_n_0_[3]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.915 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[1]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.915    design_1_i/Sevbittwo_0/U0/count_reg_reg[3]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.855     1.982    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y20         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     1.603    design_1_i/Sevbittwo_0/U0/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 design_1_i/Sevbittwo_0/U0/count_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sevbittwo_0/U0/count_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y24         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[16]/Q
                         net (fo=1, routed)           0.170     1.800    design_1_i/Sevbittwo_0/U0/count_reg_reg_n_0_[16]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.915 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[17]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.915    design_1_i/Sevbittwo_0/U0/count_reg_reg[16]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y24         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[16]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    design_1_i/Sevbittwo_0/U0/count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 design_1_i/Sevbittwo_0/U0/count_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Sevbittwo_0/U0/count_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y23         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[12]/Q
                         net (fo=1, routed)           0.170     1.801    design_1_i/Sevbittwo_0/U0/count_reg_reg_n_0_[12]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.916 r  design_1_i/Sevbittwo_0/U0/count_reg_reg[13]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.916    design_1_i/Sevbittwo_0/U0/count_reg_reg[12]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    design_1_i/Sevbittwo_0/U0/clk
    SLICE_X64Y23         FDRE                                         r  design_1_i/Sevbittwo_0/U0/count_reg_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    design_1_i/Sevbittwo_0/U0/count_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   design_1_i/Sevbittwo_0/U0/count_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   design_1_i/Sevbittwo_0/U0/count_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   design_1_i/Sevbittwo_0/U0/count_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   design_1_i/Sevbittwo_0/U0/count_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   design_1_i/Sevbittwo_0/U0/count_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   design_1_i/Sevbittwo_0/U0/count_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   design_1_i/Sevbittwo_0/U0/count_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   design_1_i/Sevbittwo_0/U0/count_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   design_1_i/Sevbittwo_0/U0/count_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   design_1_i/Sevbittwo_0/U0/count_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   design_1_i/Sevbittwo_0/U0/count_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   design_1_i/Sevbittwo_0/U0/count_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   design_1_i/Sevbittwo_0/U0/count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   design_1_i/Sevbittwo_0/U0/count_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   design_1_i/Sevbittwo_0/U0/count_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   design_1_i/Sevbittwo_0/U0/count_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   design_1_i/Sevbittwo_0/U0/count_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   design_1_i/Sevbittwo_0/U0/count_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   design_1_i/Sevbittwo_0/U0/count_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   design_1_i/Sevbittwo_0/U0/count_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   design_1_i/Sevbittwo_0/U0/count_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   design_1_i/Sevbittwo_0/U0/count_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   design_1_i/Sevbittwo_0/U0/count_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   design_1_i/Sevbittwo_0/U0/count_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   design_1_i/Sevbittwo_0/U0/count_reg_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   design_1_i/Sevbittwo_0/U0/count_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   design_1_i/Sevbittwo_0/U0/count_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   design_1_i/Sevbittwo_0/U0/count_reg_reg[8]/C



