{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<a href=\"https://github.com/pe8sutd/Colab_DSL_Practice/blob/main/Simulation/simT03_CmodA7_UART_ADC.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "vscode": {
     "languageId": "plaintext"
    }
   },
   "outputs": [],
   "source": [
    "print(\"[INFO]: Init Verilog Environment\")\n",
    "!pip install git+https://github.com/pe8sutd/eda4u &> /dev/null\n",
    "!git clone https://github.com/pe8sutd/eda4u &> /dev/null\n",
    "%load_ext plugin"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Drv_MCP3202\n",
    "## Description:\n",
    " * This Verilog module implements an SPI interface for the MCP3202 Analog-to-Digital Converter (ADC).\n",
    " * It manages the communication process through a finite state machine (FSM) to read analog data and convert it to a digital format.\n",
    "## Port\n",
    "### Inputs:\n",
    " * - rstn: Active low reset signal.\n",
    " * - clk: Clock signal.\n",
    " * - ap_ready: Signal indicating the application is ready for data processing.\n",
    " * - mode: 2-bit input to select the ADC channel and configuration.\n",
    " *          localparam  SINGLE_CHAN0   = 2'b10; - CHANNEL 0;\n",
    " *          localparam  SINGLE_CHAN1   = 2'b11; - CHANNEL 1;\n",
    " *          localparam  DIFFER_CHAN01  = 2'b00;  - DIFFERENTIAL CHANNEL 01\n",
    " *          localparam  DIFFER_CHAN10  = 2'b01;  - DIFFERENTIAL CHANNEL 10\n",
    " * - port_din: Serial data input from the ADC.\n",
    "\n",
    "### Outputs:\n",
    " * - ap_vaild: Signal that indicates valid data is available.\n",
    " * - data: 12-bit output holding the ADC conversion result.\n",
    " * - port_dout: Serial data output to the ADC.\n",
    " * - port_clk: Clock signal for the ADC.\n",
    " * - port_cs: Chip select signal for the ADC, active low.\n",
    "\n",
    "## Functionality:\n",
    " * - The module configures the ADC based on the mode input.\n",
    " * - It uses an FSM to control the SPI communication process, including sending control bits, reading the ADC data, and signaling when new data is available.\n",
    " * - The ADC conversion result is made available as a 12-bit output.\n",
    " * - The module ensures synchronization with the external ADC device through careful management of clock and control signals.\n",
    "\n",
    " ## Implementation Details:\n",
    " * - The Data_Transmit wire is used to send control signals to the ADC.\n",
    " * - The Data_Receive register captures the ADC output.\n",
    " * - The FSM transitions through several states (IDLE, WRITE, READ, STOP) to manage the entire data transfer process.\n",
    " * - The cnter_writ and cnter_read registers are used to track progress through the transmit and receive phases, respectively.\n",
    "\n",
    " ## FSM Status Graph\n",
    " ![SPI_FSM_Status](./figure/T03_FSM_SPI.png)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "vscode": {
     "languageId": "plaintext"
    }
   },
   "outputs": [],
   "source": [
    "%%verilog\n",
    "\n",
    "module drv_mcp3202(\n",
    "    input rstn,\n",
    "    input clk,\n",
    "    input   ap_ready,\n",
    "    output  reg ap_vaild,\n",
    "    input   [1:0] mode,\n",
    "    output  [11:0] data,\n",
    "\n",
    "    input   port_din,\n",
    "    output  reg port_dout,\n",
    "    output  port_clk,\n",
    "    output  reg port_cs\n",
    ");\n",
    "\n",
    "wire    [3:0]      Data_Transmit; // 4 bits CONTROL;\n",
    "reg     [12:0]     Data_Receive;  // 1 bit NULL + 12 bits DATA;\n",
    "\n",
    "assign Data_Transmit[3]    = 1'b1;\n",
    "assign Data_Transmit[0]    = 1'b1;\n",
    "assign Data_Transmit[2:1] = mode;\n",
    "\n",
    "reg [1:0]   fsm_statu,fsm_next;\n",
    "localparam FSM_IDLE = 2'b00;\n",
    "localparam FSM_WRIT = 2'b10;\n",
    "localparam FSM_READ = 2'b11;\n",
    "localparam FSM_STOP = 2'b01;\n",
    "\n",
    "reg [1:0] cnter_writ;\n",
    "reg [3:0] cnter_read;\n",
    "\n",
    "//FSM statu transfer;\n",
    "always @(posedge clk, negedge rstn) begin\n",
    "    if (!rstn)  fsm_statu <= FSM_IDLE;\n",
    "    else        fsm_statu <= fsm_next;\n",
    "end\n",
    "\n",
    "//FSM Transfer Condition;\n",
    "always @(*)begin\n",
    "    if(!rstn) fsm_next <= FSM_IDLE;\n",
    "    else begin\n",
    "        case (fsm_statu)\n",
    "            FSM_IDLE : fsm_next <= (ap_ready)? FSM_WRIT : FSM_IDLE;\n",
    "            FSM_WRIT : fsm_next <= (2'd0 == cnter_writ)? FSM_READ : FSM_WRIT;\n",
    "            FSM_READ : fsm_next <= (2'd0 == cnter_read)? FSM_STOP : FSM_READ;\n",
    "            FSM_STOP : fsm_next <= (!ap_ready)? FSM_STOP : FSM_IDLE;\n",
    "            default  : fsm_next <= FSM_IDLE;\n",
    "        endcase\n",
    "    end\n",
    "end\n",
    "\n",
    "//FSM Output - SPI Write Data\n",
    "always @(negedge rstn,negedge clk)begin\n",
    "    if (!rstn) begin\n",
    "        cnter_writ  <= 2'd3;\n",
    "        port_dout   <= 1'b1;\n",
    "        port_cs     <= 1'b1;\n",
    "    end else begin\n",
    "        case (fsm_statu)\n",
    "            FSM_IDLE : begin\n",
    "                cnter_writ  <= 2'd3;\n",
    "                port_dout   <= 1'b1;\n",
    "                port_cs     <= 1'b1;\n",
    "            end\n",
    "            FSM_WRIT : begin\n",
    "                port_cs     <= 1'b0;\n",
    "                port_dout   <= Data_Transmit[cnter_writ];\n",
    "                cnter_writ  <= cnter_writ - 1'b1;\n",
    "            end\n",
    "            FSM_READ : begin\n",
    "                port_cs     <= 1'b0;\n",
    "                port_dout   <= 1'b1;\n",
    "            end\n",
    "            FSM_STOP : port_cs     <= 1'b1;\n",
    "            default  : ;\n",
    "        endcase\n",
    "    end\n",
    "end\n",
    "\n",
    "//FSM Output - SPI Read  Data\n",
    "always @(negedge rstn,posedge clk)begin\n",
    "    if (!rstn) begin\n",
    "        cnter_read  <= 4'd13;\n",
    "        Data_Receive <= 13'h00;\n",
    "        ap_vaild = 1'b0;\n",
    "    end else begin\n",
    "        case (fsm_statu)\n",
    "            FSM_IDLE : begin\n",
    "                ap_vaild = 1'b0;\n",
    "                cnter_read  <= 4'd13;\n",
    "            end\n",
    "            FSM_WRIT : begin\n",
    "                Data_Receive <= 13'h00;\n",
    "            end\n",
    "            FSM_READ : begin\n",
    "                cnter_read <= cnter_read - 1'b1;\n",
    "                Data_Receive[cnter_read] <= port_din;\n",
    "            end\n",
    "            FSM_STOP : ap_vaild = 1'b1;\n",
    "            default  : ;\n",
    "        endcase\n",
    "    end\n",
    "end\n",
    "\n",
    "assign port_clk = clk | port_cs;\n",
    "assign data = Data_Receive[11:0];\n",
    "\n",
    "endmodule\n",
    "\n",
    "module drv_mcp3202_tb();\n",
    "\n",
    "reg     rstn;\n",
    "reg     clk;\n",
    "reg     ap_ready;\n",
    "wire    ap_vaild;\n",
    "reg     [1:0] mode;\n",
    "wire    [11:0] data;\n",
    "reg     port_din;\n",
    "wire    port_dout;\n",
    "wire    port_clk;\n",
    "wire    port_cs;\n",
    "reg     CLK1Hz;\n",
    "\n",
    "drv_mcp3202 drv_mcp3202_dut(rstn,clk,ap_ready,ap_vaild,mode,data,port_din,port_dout,port_clk,port_cs);\n",
    "\n",
    "always #2  clk = ~ clk;\n",
    "\n",
    "    // Test stimulus\n",
    "    initial begin\n",
    "        $dumpfile(\"drv_mcp3202_tb.vcd\");\n",
    "        $dumpvars;\n",
    "    end\n",
    "\n",
    "integer index;\n",
    "initial begin\n",
    "    rstn = 0;\n",
    "    clk = 0;\n",
    "    ap_ready = 0;\n",
    "    mode = 2'b00;\n",
    "    port_din = 1'b0;\n",
    "    CLK1Hz = 1'b0;\n",
    "    #3 rstn = 1;\n",
    "    #4 ap_ready = 1;\n",
    "    #20 ; //Wait Write 40 unit time;\n",
    "    for (index = 0; index < 13; index = index + 1) #10 port_din = ($random%2);\n",
    "\n",
    "    #4 ap_ready = 1;\n",
    "    #20 ; //Wait Write 40 unit time;\n",
    "    for (index = 0; index < 13; index = index + 1) #10 port_din = ($random%2);\n",
    "    #5 $stop;\n",
    "    $dumpoff;\n",
    "    #10 $finish;\n",
    "end\n",
    "\n",
    "\n",
    "\n",
    "endmodule"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "%%waveform drv_mcp3202_tb.vcd\n",
    "\n",
    "sign_list = [\"drv_mcp3202_tb.rstn\",\"drv_mcp3202_tb.clk\",\"drv_mcp3202_tb.ap_ready\",\"drv_mcp3202_tb.ap_vaild\",\"drv_mcp3202_tb.mode\",\"drv_mcp3202_tb.data\",\"drv_mcp3202_tb.port_din\",\"drv_mcp3202_tb.port_dout\",\"drv_mcp3202_tb.port_clk\",\"drv_mcp3202_tb.port_cs\"]\n",
    "\n",
    "time_begin = 0\n",
    "time_end = 300\n",
    "base = 'bin' # bin, dec, dec2, hex, octal"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# UART Tx with Parity Check\n",
    "## Description\n",
    "Implements a UART transmitter with optional parity bit functionality. This module encodes and transmits data over a serial line using the UART protocol. It supports transmitting data with start, stop, and optional parity bits, and signals the completion of transmission.\n",
    "\n",
    "## Port\n",
    "### Inputs:\n",
    "* **clk**: System clock signal for synchronizing the transmission process (Baud Rate).\n",
    "* **ap_rstn**: Asynchronous, active low reset signal to initialize or reset the module's internal states.\n",
    "* **ap_ready**: Input signal indicating readiness to start data transmission. When high, transmission begins.\n",
    "* **pairty**: Input signal to enable (when high) or disable (when low) parity bit generation and transmission.\n",
    "* **data**: 8-bit data input to be transmitted over UART.\n",
    "\n",
    "### Outputs:\n",
    "* **ap_vaild**: Output signal that indicates the completion of a data transmission cycle.\n",
    "* **tx**: Serial output transmitting the encoded data along with start, stop, and optional parity bits.\n",
    "\n",
    "## Local Parameters:\n",
    "* **FSM_IDLE**, **FSM_STAR**, **FSM_TRSF**, **FSM_PARI**, **FSM_STOP**: Represent the states of the finite state machine (FSM) controlling the UART transmission process, from idle, through start bit, data transmission, optional parity bit, and stop bit.\n",
    "\n",
    "## Internal Registers:\n",
    "* **fsm_statu**: Holds the current state of the FSM.\n",
    "* **fsm_next**: Determines the next state of the FSM based on the current state and input signals.\n",
    "* **cnter**: Counter used during the data transmission state to index through the data bits.\n",
    "\n",
    "## Behavioral Blocks:\n",
    "1. **fsm statu transfer**: Sequential logic block that updates the current state of the FSM on each positive clock edge or on negative edge of ap_rstn. Resets to FSM_IDLE on reset.\n",
    "2. **fsm conditional transfer**: Combinatorial logic block that determines the next state of the FSM based on current conditions like ap_ready signal, counter value, and parity configuration.\n",
    "3. **fsm - output**: Sequential logic block that performs actions based on the current FSM state, including setting the tx output according to the data bits, generating a parity bit if enabled, and indicating the end of transmission through ap_vaild signal. Also handles the initialization of internal signals on reset.\n",
    "\n",
    "## FSM Status Graph\n",
    "![UART_FSM](./figure/T03_FSM_UART.png)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "vscode": {
     "languageId": "plaintext"
    }
   },
   "outputs": [],
   "source": [
    "%%verilog\n",
    "\n",
    "//--my 2 inputs and gate--//\n",
    "module drv_uart_tx(\n",
    "    input   clk,\n",
    "    input   ap_rstn,\n",
    "    input   ap_ready,\n",
    "    output  reg ap_vaild,\n",
    "    output  reg tx,\n",
    "    input   pairty,\n",
    "    input  [7:0] data\n",
    ");\n",
    "\n",
    "localparam  FSM_IDLE = 3'b000,\n",
    "            FSM_STAR = 3'b001,\n",
    "            FSM_TRSF = 3'b010,\n",
    "            FSM_PARI = 3'b011,\n",
    "            FSM_STOP = 3'b100;\n",
    "\n",
    "reg [2:0] fsm_statu;\n",
    "reg [2:0] fsm_next;\n",
    "reg [2:0] cnter;\n",
    "\n",
    "//fsm statu transfer;\n",
    "always @(posedge clk, negedge ap_rstn) begin\n",
    "    if (!ap_rstn)begin\n",
    "        fsm_statu <= FSM_IDLE;\n",
    "    end else begin\n",
    "        fsm_statu <= fsm_next;\n",
    "    end\n",
    "end\n",
    "\n",
    "//fsm conditional transfer;\n",
    "always @(*)begin\n",
    "    if(!ap_rstn)begin\n",
    "        fsm_next <= FSM_IDLE;\n",
    "    end else begin\n",
    "        case(fsm_statu)\n",
    "            FSM_IDLE:begin\n",
    "                fsm_next <= (ap_ready) ? FSM_STAR : FSM_IDLE;\n",
    "            end\n",
    "            FSM_STAR: fsm_next <= FSM_TRSF;\n",
    "            FSM_TRSF:begin\n",
    "                fsm_next <= (cnter == 3'h7) ? (pairty?FSM_PARI:FSM_STOP) : FSM_TRSF;\n",
    "            end\n",
    "            FSM_PARI: fsm_next <= FSM_STOP;\n",
    "            FSM_STOP:begin\n",
    "                fsm_next <= (!ap_ready) ? FSM_IDLE : FSM_STOP;\n",
    "            end\n",
    "            default: fsm_next <= FSM_IDLE;\n",
    "        endcase\n",
    "    end\n",
    "end\n",
    "\n",
    "//fsm - output\n",
    "always @(posedge clk, negedge ap_rstn)begin\n",
    "    if(!ap_rstn)begin\n",
    "        ap_vaild <= 1'b0;\n",
    "        tx <= 1'b1;\n",
    "        cnter <= 3'h0;\n",
    "    end else begin\n",
    "        case (fsm_statu)\n",
    "            FSM_IDLE: begin\n",
    "                tx <= 1'b1;\n",
    "                ap_vaild <= 1'b0;\n",
    "            end\n",
    "            FSM_STAR: begin\n",
    "                tx <= 1'b0;\n",
    "                cnter <= 3'h0;\n",
    "            end\n",
    "            FSM_TRSF: begin\n",
    "                tx <= data[cnter];\n",
    "                cnter <= cnter + 1'b1;\n",
    "            end\n",
    "            FSM_PARI: tx <= (^data); //Parity Check - ODD Check;\n",
    "            FSM_STOP: begin\n",
    "                tx <= 1'b1;         //Stop Bit;\n",
    "                ap_vaild <= 1'b1;\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "end\n",
    "\n",
    "endmodule\n",
    "//-----//\n",
    "\n",
    "//-----//\n",
    "module tb_uart_tx();\n",
    "\n",
    "reg         dut_clk        ;\n",
    "reg         dut_ap_rstn    ;\n",
    "reg         dut_ap_ready  ;\n",
    "reg         dut_pairty    ;\n",
    "reg   [7:0] dut_data      ;\n",
    "\n",
    "wire  dut_ap_vaild    ;\n",
    "wire  dut_tx          ;\n",
    "\n",
    "drv_uart_tx uart_tx_dut(\n",
    "    .clk(dut_clk),\n",
    "    .ap_rstn(dut_ap_rstn),\n",
    "    .ap_ready(dut_ap_ready),\n",
    "    .ap_vaild(dut_ap_vaild),\n",
    "    .tx(dut_tx),\n",
    "    .pairty(dut_pairty),\n",
    "    .data(dut_data)\n",
    ");\n",
    "\n",
    "\n",
    "    // Test stimulus\n",
    "    initial begin\n",
    "        $dumpfile(\"tb_uart_tx.vcd\");\n",
    "        $dumpvars;\n",
    "    end\n",
    "\n",
    "    //Generate Clock;\n",
    "    initial begin\n",
    "        dut_clk <= 1'b0;\n",
    "        forever begin\n",
    "          #1 dut_clk <= ~dut_clk;\n",
    "         end\n",
    "    end\n",
    "\n",
    "    initial begin\n",
    "       // Initialize all input signal;\n",
    "       dut_ap_rstn <= 1'b0;\n",
    "       dut_ap_ready <= 1'b0;\n",
    "       dut_pairty <= 1'b0;\n",
    "       dut_data <= 8'b01010111; //ASCII Code\n",
    "       #2 dut_ap_rstn <= 1'b1;\n",
    "\n",
    "       // Start Uart Tx Event\n",
    "       #4 dut_ap_ready <= 1'b1;\n",
    "       // Finish Uart Tx;\n",
    "       #26 dut_ap_ready <= 1'b0;\n",
    "\n",
    "       // Start Another Uart Tx Event\n",
    "        #4 dut_ap_ready <= 1'b1;\n",
    "        dut_data <= 8'b0000_1110;\n",
    "        // Finish Uart Tx;\n",
    "        #26 dut_ap_ready <= 1'b0;\n",
    "        #10         $dumpoff;\n",
    "                    $finish();\n",
    "    end\n",
    "\n",
    "endmodule"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "vscode": {
     "languageId": "plaintext"
    }
   },
   "outputs": [],
   "source": [
    "%%waveform tb_uart_tx.vcd\n",
    "\n",
    "sign_list = [\"tb_uart_tx.dut_clk\",\"tb_uart_tx.dut_ap_rstn\",\"tb_uart_tx.dut_ap_ready\", \"tb_uart_tx.dut_pairty\", \"tb_uart_tx.dut_data\", \"tb_uart_tx.dut_ap_vaild\",\"tb_uart_tx.dut_tx\"]\n",
    "\n",
    "time_begin = 0\n",
    "time_end = 60\n",
    "base = 'bin' # bin, dec, dec2, hex, octal"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
