{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662386123643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662386123643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 05 16:55:23 2022 " "Processing started: Mon Sep 05 16:55:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662386123643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662386123643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exam_2016 -c Q1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Exam_2016 -c Q1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662386123643 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662386123927 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662386123927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q2-one " "Found design unit 1: Q2-one" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662386131265 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q2 " "Found entity 1: Q2" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662386131265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662386131265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GshiftRegister-one " "Found design unit 1: GshiftRegister-one" {  } { { "GshiftRegister.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/GshiftRegister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662386131265 ""} { "Info" "ISGN_ENTITY_NAME" "1 GshiftRegister " "Found entity 1: GshiftRegister" {  } { { "GshiftRegister.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/GshiftRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662386131265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662386131265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RshiftRegister-one " "Found design unit 1: RshiftRegister-one" {  } { { "RshiftRegister.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/RshiftRegister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662386131265 ""} { "Info" "ISGN_ENTITY_NAME" "1 RshiftRegister " "Found entity 1: RshiftRegister" {  } { { "RshiftRegister.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/RshiftRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662386131265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662386131265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder7Segment-one " "Found design unit 1: Decoder7Segment-one" {  } { { "Decoder7Segment.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Decoder7Segment.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662386131265 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder7Segment " "Found entity 1: Decoder7Segment" {  } { { "Decoder7Segment.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Decoder7Segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662386131265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662386131265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file diff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Diff-one " "Found design unit 1: Diff-one" {  } { { "Diff.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Diff.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662386131265 ""} { "Info" "ISGN_ENTITY_NAME" "1 Diff " "Found entity 1: Diff" {  } { { "Diff.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Diff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662386131265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662386131265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q1-one " "Found design unit 1: Q1-one" {  } { { "Q1.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662386131265 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q1 " "Found entity 1: Q1" {  } { { "Q1.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662386131265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662386131265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPF-one " "Found design unit 1: LPF-one" {  } { { "LPF.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/LPF.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662386131280 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPF " "Found entity 1: LPF" {  } { { "LPF.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/LPF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662386131280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662386131280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Generator-one " "Found design unit 1: Generator-one" {  } { { "Generator.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Generator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662386131280 ""} { "Info" "ISGN_ENTITY_NAME" "1 Generator " "Found entity 1: Generator" {  } { { "Generator.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662386131280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662386131280 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Q2 " "Elaborating entity \"Q2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662386131296 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..8\] Q2.vhd(9) " "Using initial value X (don't care) for net \"LEDR\[17..8\]\" at Q2.vhd(9)" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662386131296 "|Q2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[8\] Q2.vhd(10) " "Using initial value X (don't care) for net \"LEDG\[8\]\" at Q2.vhd(10)" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662386131296 "|Q2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GshiftRegister GshiftRegister:U1 " "Elaborating entity \"GshiftRegister\" for hierarchy \"GshiftRegister:U1\"" {  } { { "Q2.vhd" "U1" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662386131296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RshiftRegister RshiftRegister:U2 " "Elaborating entity \"RshiftRegister\" for hierarchy \"RshiftRegister:U2\"" {  } { { "Q2.vhd" "U2" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662386131296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Diff Diff:U3 " "Elaborating entity \"Diff\" for hierarchy \"Diff:U3\"" {  } { { "Q2.vhd" "U3" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662386131296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder7Segment Decoder7Segment:U4 " "Elaborating entity \"Decoder7Segment\" for hierarchy \"Decoder7Segment:U4\"" {  } { { "Q2.vhd" "U4" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662386131296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPF LPF:U5 " "Elaborating entity \"LPF\" for hierarchy \"LPF:U5\"" {  } { { "Q2.vhd" "U5" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662386131296 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iclk LPF.vhd(25) " "VHDL Process Statement warning at LPF.vhd(25): signal \"iclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LPF.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/LPF.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662386131296 "|LPF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generator LPF:U5\|Generator:U " "Elaborating entity \"Generator\" for hierarchy \"LPF:U5\|Generator:U\"" {  } { { "LPF.vhd" "U" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/LPF.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662386131296 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662386131652 "|Q2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662386131652 "|Q2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662386131652 "|Q2|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662386131652 "|Q2|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662386131652 "|Q2|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662386131652 "|Q2|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662386131652 "|Q2|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662386131652 "|Q2|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662386131652 "|Q2|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662386131652 "|Q2|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662386131652 "|Q2|LEDG[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1662386131652 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662386131699 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662386131979 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662386131979 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662386132016 "|Q2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662386132016 "|Q2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662386132016 "|Q2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662386132016 "|Q2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662386132016 "|Q2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662386132016 "|Q2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662386132016 "|Q2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662386132016 "|Q2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662386132016 "|Q2|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662386132016 "|Q2|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662386132016 "|Q2|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662386132016 "|Q2|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662386132016 "|Q2|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662386132016 "|Q2|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662386132016 "|Q2|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662386132016 "|Q2|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662386132016 "|Q2|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662386132016 "|Q2|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2016/Synthesis - Quartus/Q2.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662386132016 "|Q2|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1662386132016 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662386132016 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662386132016 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662386132016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662386132016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662386132029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 05 16:55:32 2022 " "Processing ended: Mon Sep 05 16:55:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662386132029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662386132029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662386132029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662386132029 ""}
