
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//logger_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a10 <.init>:
  401a10:	stp	x29, x30, [sp, #-16]!
  401a14:	mov	x29, sp
  401a18:	bl	401fa0 <ferror@plt+0x60>
  401a1c:	ldp	x29, x30, [sp], #16
  401a20:	ret

Disassembly of section .plt:

0000000000401a30 <memcpy@plt-0x20>:
  401a30:	stp	x16, x30, [sp, #-16]!
  401a34:	adrp	x16, 418000 <ferror@plt+0x160c0>
  401a38:	ldr	x17, [x16, #4088]
  401a3c:	add	x16, x16, #0xff8
  401a40:	br	x17
  401a44:	nop
  401a48:	nop
  401a4c:	nop

0000000000401a50 <memcpy@plt>:
  401a50:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401a54:	ldr	x17, [x16]
  401a58:	add	x16, x16, #0x0
  401a5c:	br	x17

0000000000401a60 <memmove@plt>:
  401a60:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401a64:	ldr	x17, [x16, #8]
  401a68:	add	x16, x16, #0x8
  401a6c:	br	x17

0000000000401a70 <gai_strerror@plt>:
  401a70:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401a74:	ldr	x17, [x16, #16]
  401a78:	add	x16, x16, #0x10
  401a7c:	br	x17

0000000000401a80 <_exit@plt>:
  401a80:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401a84:	ldr	x17, [x16, #24]
  401a88:	add	x16, x16, #0x18
  401a8c:	br	x17

0000000000401a90 <freeaddrinfo@plt>:
  401a90:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401a94:	ldr	x17, [x16, #32]
  401a98:	add	x16, x16, #0x20
  401a9c:	br	x17

0000000000401aa0 <strtok@plt>:
  401aa0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401aa4:	ldr	x17, [x16, #40]
  401aa8:	add	x16, x16, #0x28
  401aac:	br	x17

0000000000401ab0 <strtoul@plt>:
  401ab0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401ab4:	ldr	x17, [x16, #48]
  401ab8:	add	x16, x16, #0x30
  401abc:	br	x17

0000000000401ac0 <strlen@plt>:
  401ac0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401ac4:	ldr	x17, [x16, #56]
  401ac8:	add	x16, x16, #0x38
  401acc:	br	x17

0000000000401ad0 <fputs@plt>:
  401ad0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401ad4:	ldr	x17, [x16, #64]
  401ad8:	add	x16, x16, #0x40
  401adc:	br	x17

0000000000401ae0 <exit@plt>:
  401ae0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401ae4:	ldr	x17, [x16, #72]
  401ae8:	add	x16, x16, #0x48
  401aec:	br	x17

0000000000401af0 <dup@plt>:
  401af0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401af4:	ldr	x17, [x16, #80]
  401af8:	add	x16, x16, #0x50
  401afc:	br	x17

0000000000401b00 <strtoimax@plt>:
  401b00:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401b04:	ldr	x17, [x16, #88]
  401b08:	add	x16, x16, #0x58
  401b0c:	br	x17

0000000000401b10 <strtod@plt>:
  401b10:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401b14:	ldr	x17, [x16, #96]
  401b18:	add	x16, x16, #0x60
  401b1c:	br	x17

0000000000401b20 <geteuid@plt>:
  401b20:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401b24:	ldr	x17, [x16, #104]
  401b28:	add	x16, x16, #0x68
  401b2c:	br	x17

0000000000401b30 <strftime@plt>:
  401b30:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401b34:	ldr	x17, [x16, #112]
  401b38:	add	x16, x16, #0x70
  401b3c:	br	x17

0000000000401b40 <__cxa_atexit@plt>:
  401b40:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401b44:	ldr	x17, [x16, #120]
  401b48:	add	x16, x16, #0x78
  401b4c:	br	x17

0000000000401b50 <fputc@plt>:
  401b50:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401b54:	ldr	x17, [x16, #128]
  401b58:	add	x16, x16, #0x80
  401b5c:	br	x17

0000000000401b60 <kill@plt>:
  401b60:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401b64:	ldr	x17, [x16, #136]
  401b68:	add	x16, x16, #0x88
  401b6c:	br	x17

0000000000401b70 <snprintf@plt>:
  401b70:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401b74:	ldr	x17, [x16, #144]
  401b78:	add	x16, x16, #0x90
  401b7c:	br	x17

0000000000401b80 <localeconv@plt>:
  401b80:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401b84:	ldr	x17, [x16, #152]
  401b88:	add	x16, x16, #0x98
  401b8c:	br	x17

0000000000401b90 <stpcpy@plt>:
  401b90:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401b94:	ldr	x17, [x16, #160]
  401b98:	add	x16, x16, #0xa0
  401b9c:	br	x17

0000000000401ba0 <fileno@plt>:
  401ba0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401ba4:	ldr	x17, [x16, #168]
  401ba8:	add	x16, x16, #0xa8
  401bac:	br	x17

0000000000401bb0 <localtime@plt>:
  401bb0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401bb4:	ldr	x17, [x16, #176]
  401bb8:	add	x16, x16, #0xb0
  401bbc:	br	x17

0000000000401bc0 <fclose@plt>:
  401bc0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401bc4:	ldr	x17, [x16, #184]
  401bc8:	add	x16, x16, #0xb8
  401bcc:	br	x17

0000000000401bd0 <getpid@plt>:
  401bd0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401bd4:	ldr	x17, [x16, #192]
  401bd8:	add	x16, x16, #0xc0
  401bdc:	br	x17

0000000000401be0 <fopen@plt>:
  401be0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401be4:	ldr	x17, [x16, #200]
  401be8:	add	x16, x16, #0xc8
  401bec:	br	x17

0000000000401bf0 <malloc@plt>:
  401bf0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401bf4:	ldr	x17, [x16, #208]
  401bf8:	add	x16, x16, #0xd0
  401bfc:	br	x17

0000000000401c00 <ntp_gettimex@plt>:
  401c00:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401c04:	ldr	x17, [x16, #216]
  401c08:	add	x16, x16, #0xd8
  401c0c:	br	x17

0000000000401c10 <strncmp@plt>:
  401c10:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401c14:	ldr	x17, [x16, #224]
  401c18:	add	x16, x16, #0xe0
  401c1c:	br	x17

0000000000401c20 <bindtextdomain@plt>:
  401c20:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401c24:	ldr	x17, [x16, #232]
  401c28:	add	x16, x16, #0xe8
  401c2c:	br	x17

0000000000401c30 <__libc_start_main@plt>:
  401c30:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401c34:	ldr	x17, [x16, #240]
  401c38:	add	x16, x16, #0xf0
  401c3c:	br	x17

0000000000401c40 <fgetc@plt>:
  401c40:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401c44:	ldr	x17, [x16, #248]
  401c48:	add	x16, x16, #0xf8
  401c4c:	br	x17

0000000000401c50 <gettimeofday@plt>:
  401c50:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401c54:	ldr	x17, [x16, #256]
  401c58:	add	x16, x16, #0x100
  401c5c:	br	x17

0000000000401c60 <sendmsg@plt>:
  401c60:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401c64:	ldr	x17, [x16, #264]
  401c68:	add	x16, x16, #0x108
  401c6c:	br	x17

0000000000401c70 <calloc@plt>:
  401c70:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401c74:	ldr	x17, [x16, #272]
  401c78:	add	x16, x16, #0x110
  401c7c:	br	x17

0000000000401c80 <strcasecmp@plt>:
  401c80:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401c84:	ldr	x17, [x16, #280]
  401c88:	add	x16, x16, #0x118
  401c8c:	br	x17

0000000000401c90 <realloc@plt>:
  401c90:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401c94:	ldr	x17, [x16, #288]
  401c98:	add	x16, x16, #0x120
  401c9c:	br	x17

0000000000401ca0 <strdup@plt>:
  401ca0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401ca4:	ldr	x17, [x16, #296]
  401ca8:	add	x16, x16, #0x128
  401cac:	br	x17

0000000000401cb0 <close@plt>:
  401cb0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401cb4:	ldr	x17, [x16, #304]
  401cb8:	add	x16, x16, #0x130
  401cbc:	br	x17

0000000000401cc0 <__gmon_start__@plt>:
  401cc0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401cc4:	ldr	x17, [x16, #312]
  401cc8:	add	x16, x16, #0x138
  401ccc:	br	x17

0000000000401cd0 <strtoumax@plt>:
  401cd0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401cd4:	ldr	x17, [x16, #320]
  401cd8:	add	x16, x16, #0x140
  401cdc:	br	x17

0000000000401ce0 <abort@plt>:
  401ce0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401ce4:	ldr	x17, [x16, #328]
  401ce8:	add	x16, x16, #0x148
  401cec:	br	x17

0000000000401cf0 <textdomain@plt>:
  401cf0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401cf4:	ldr	x17, [x16, #336]
  401cf8:	add	x16, x16, #0x150
  401cfc:	br	x17

0000000000401d00 <getopt_long@plt>:
  401d00:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401d04:	ldr	x17, [x16, #344]
  401d08:	add	x16, x16, #0x158
  401d0c:	br	x17

0000000000401d10 <strcmp@plt>:
  401d10:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401d14:	ldr	x17, [x16, #352]
  401d18:	add	x16, x16, #0x160
  401d1c:	br	x17

0000000000401d20 <getpwuid@plt>:
  401d20:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401d24:	ldr	x17, [x16, #360]
  401d28:	add	x16, x16, #0x168
  401d2c:	br	x17

0000000000401d30 <warn@plt>:
  401d30:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401d34:	ldr	x17, [x16, #368]
  401d38:	add	x16, x16, #0x170
  401d3c:	br	x17

0000000000401d40 <__ctype_b_loc@plt>:
  401d40:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401d44:	ldr	x17, [x16, #376]
  401d48:	add	x16, x16, #0x178
  401d4c:	br	x17

0000000000401d50 <strtol@plt>:
  401d50:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401d54:	ldr	x17, [x16, #384]
  401d58:	add	x16, x16, #0x180
  401d5c:	br	x17

0000000000401d60 <getline@plt>:
  401d60:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401d64:	ldr	x17, [x16, #392]
  401d68:	add	x16, x16, #0x188
  401d6c:	br	x17

0000000000401d70 <free@plt>:
  401d70:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401d74:	ldr	x17, [x16, #400]
  401d78:	add	x16, x16, #0x190
  401d7c:	br	x17

0000000000401d80 <getchar@plt>:
  401d80:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401d84:	ldr	x17, [x16, #408]
  401d88:	add	x16, x16, #0x198
  401d8c:	br	x17

0000000000401d90 <vasprintf@plt>:
  401d90:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401d94:	ldr	x17, [x16, #416]
  401d98:	add	x16, x16, #0x1a0
  401d9c:	br	x17

0000000000401da0 <freopen@plt>:
  401da0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401da4:	ldr	x17, [x16, #424]
  401da8:	add	x16, x16, #0x1a8
  401dac:	br	x17

0000000000401db0 <connect@plt>:
  401db0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401db4:	ldr	x17, [x16, #432]
  401db8:	add	x16, x16, #0x1b0
  401dbc:	br	x17

0000000000401dc0 <strndup@plt>:
  401dc0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401dc4:	ldr	x17, [x16, #440]
  401dc8:	add	x16, x16, #0x1b8
  401dcc:	br	x17

0000000000401dd0 <strspn@plt>:
  401dd0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401dd4:	ldr	x17, [x16, #448]
  401dd8:	add	x16, x16, #0x1c0
  401ddc:	br	x17

0000000000401de0 <strchr@plt>:
  401de0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401de4:	ldr	x17, [x16, #456]
  401de8:	add	x16, x16, #0x1c8
  401dec:	br	x17

0000000000401df0 <socket@plt>:
  401df0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401df4:	ldr	x17, [x16, #464]
  401df8:	add	x16, x16, #0x1d0
  401dfc:	br	x17

0000000000401e00 <fflush@plt>:
  401e00:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401e04:	ldr	x17, [x16, #472]
  401e08:	add	x16, x16, #0x1d8
  401e0c:	br	x17

0000000000401e10 <strcpy@plt>:
  401e10:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401e14:	ldr	x17, [x16, #480]
  401e18:	add	x16, x16, #0x1e0
  401e1c:	br	x17

0000000000401e20 <warnx@plt>:
  401e20:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401e24:	ldr	x17, [x16, #488]
  401e28:	add	x16, x16, #0x1e8
  401e2c:	br	x17

0000000000401e30 <getaddrinfo@plt>:
  401e30:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401e34:	ldr	x17, [x16, #496]
  401e38:	add	x16, x16, #0x1f0
  401e3c:	br	x17

0000000000401e40 <memchr@plt>:
  401e40:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401e44:	ldr	x17, [x16, #504]
  401e48:	add	x16, x16, #0x1f8
  401e4c:	br	x17

0000000000401e50 <sysconf@plt>:
  401e50:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401e54:	ldr	x17, [x16, #512]
  401e58:	add	x16, x16, #0x200
  401e5c:	br	x17

0000000000401e60 <gethostname@plt>:
  401e60:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401e64:	ldr	x17, [x16, #520]
  401e68:	add	x16, x16, #0x208
  401e6c:	br	x17

0000000000401e70 <sd_journal_sendv@plt>:
  401e70:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401e74:	ldr	x17, [x16, #528]
  401e78:	add	x16, x16, #0x210
  401e7c:	br	x17

0000000000401e80 <dcgettext@plt>:
  401e80:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401e84:	ldr	x17, [x16, #536]
  401e88:	add	x16, x16, #0x218
  401e8c:	br	x17

0000000000401e90 <writev@plt>:
  401e90:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401e94:	ldr	x17, [x16, #544]
  401e98:	add	x16, x16, #0x220
  401e9c:	br	x17

0000000000401ea0 <sd_booted@plt>:
  401ea0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401ea4:	ldr	x17, [x16, #552]
  401ea8:	add	x16, x16, #0x228
  401eac:	br	x17

0000000000401eb0 <errx@plt>:
  401eb0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401eb4:	ldr	x17, [x16, #560]
  401eb8:	add	x16, x16, #0x230
  401ebc:	br	x17

0000000000401ec0 <strcspn@plt>:
  401ec0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401ec4:	ldr	x17, [x16, #568]
  401ec8:	add	x16, x16, #0x238
  401ecc:	br	x17

0000000000401ed0 <printf@plt>:
  401ed0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401ed4:	ldr	x17, [x16, #576]
  401ed8:	add	x16, x16, #0x240
  401edc:	br	x17

0000000000401ee0 <__assert_fail@plt>:
  401ee0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401ee4:	ldr	x17, [x16, #584]
  401ee8:	add	x16, x16, #0x248
  401eec:	br	x17

0000000000401ef0 <__errno_location@plt>:
  401ef0:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401ef4:	ldr	x17, [x16, #592]
  401ef8:	add	x16, x16, #0x250
  401efc:	br	x17

0000000000401f00 <getlogin@plt>:
  401f00:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401f04:	ldr	x17, [x16, #600]
  401f08:	add	x16, x16, #0x258
  401f0c:	br	x17

0000000000401f10 <fprintf@plt>:
  401f10:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401f14:	ldr	x17, [x16, #608]
  401f18:	add	x16, x16, #0x260
  401f1c:	br	x17

0000000000401f20 <err@plt>:
  401f20:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401f24:	ldr	x17, [x16, #616]
  401f28:	add	x16, x16, #0x268
  401f2c:	br	x17

0000000000401f30 <setlocale@plt>:
  401f30:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401f34:	ldr	x17, [x16, #624]
  401f38:	add	x16, x16, #0x270
  401f3c:	br	x17

0000000000401f40 <ferror@plt>:
  401f40:	adrp	x16, 419000 <ferror@plt+0x170c0>
  401f44:	ldr	x17, [x16, #632]
  401f48:	add	x16, x16, #0x278
  401f4c:	br	x17

Disassembly of section .text:

0000000000401f50 <.text>:
  401f50:	mov	x29, #0x0                   	// #0
  401f54:	mov	x30, #0x0                   	// #0
  401f58:	mov	x5, x0
  401f5c:	ldr	x1, [sp]
  401f60:	add	x2, sp, #0x8
  401f64:	mov	x6, sp
  401f68:	movz	x0, #0x0, lsl #48
  401f6c:	movk	x0, #0x0, lsl #32
  401f70:	movk	x0, #0x40, lsl #16
  401f74:	movk	x0, #0x20a0
  401f78:	movz	x3, #0x0, lsl #48
  401f7c:	movk	x3, #0x0, lsl #32
  401f80:	movk	x3, #0x40, lsl #16
  401f84:	movk	x3, #0x6c28
  401f88:	movz	x4, #0x0, lsl #48
  401f8c:	movk	x4, #0x0, lsl #32
  401f90:	movk	x4, #0x40, lsl #16
  401f94:	movk	x4, #0x6ca8
  401f98:	bl	401c30 <__libc_start_main@plt>
  401f9c:	bl	401ce0 <abort@plt>
  401fa0:	adrp	x0, 418000 <ferror@plt+0x160c0>
  401fa4:	ldr	x0, [x0, #4064]
  401fa8:	cbz	x0, 401fb0 <ferror@plt+0x70>
  401fac:	b	401cc0 <__gmon_start__@plt>
  401fb0:	ret
  401fb4:	adrp	x0, 419000 <ferror@plt+0x170c0>
  401fb8:	add	x0, x0, #0x4d8
  401fbc:	adrp	x1, 419000 <ferror@plt+0x170c0>
  401fc0:	add	x1, x1, #0x4d8
  401fc4:	cmp	x0, x1
  401fc8:	b.eq	401ffc <ferror@plt+0xbc>  // b.none
  401fcc:	stp	x29, x30, [sp, #-32]!
  401fd0:	mov	x29, sp
  401fd4:	adrp	x0, 406000 <ferror@plt+0x40c0>
  401fd8:	ldr	x0, [x0, #3288]
  401fdc:	str	x0, [sp, #24]
  401fe0:	mov	x1, x0
  401fe4:	cbz	x1, 401ff4 <ferror@plt+0xb4>
  401fe8:	adrp	x0, 419000 <ferror@plt+0x170c0>
  401fec:	add	x0, x0, #0x4d8
  401ff0:	blr	x1
  401ff4:	ldp	x29, x30, [sp], #32
  401ff8:	ret
  401ffc:	ret
  402000:	adrp	x0, 419000 <ferror@plt+0x170c0>
  402004:	add	x0, x0, #0x4d8
  402008:	adrp	x1, 419000 <ferror@plt+0x170c0>
  40200c:	add	x1, x1, #0x4d8
  402010:	sub	x0, x0, x1
  402014:	lsr	x1, x0, #63
  402018:	add	x0, x1, x0, asr #3
  40201c:	cmp	xzr, x0, asr #1
  402020:	b.eq	402058 <ferror@plt+0x118>  // b.none
  402024:	stp	x29, x30, [sp, #-32]!
  402028:	mov	x29, sp
  40202c:	asr	x1, x0, #1
  402030:	adrp	x0, 406000 <ferror@plt+0x40c0>
  402034:	ldr	x0, [x0, #3296]
  402038:	str	x0, [sp, #24]
  40203c:	mov	x2, x0
  402040:	cbz	x2, 402050 <ferror@plt+0x110>
  402044:	adrp	x0, 419000 <ferror@plt+0x170c0>
  402048:	add	x0, x0, #0x4d8
  40204c:	blr	x2
  402050:	ldp	x29, x30, [sp], #32
  402054:	ret
  402058:	ret
  40205c:	adrp	x0, 419000 <ferror@plt+0x170c0>
  402060:	ldrb	w0, [x0, #1288]
  402064:	cbnz	w0, 402088 <ferror@plt+0x148>
  402068:	stp	x29, x30, [sp, #-16]!
  40206c:	mov	x29, sp
  402070:	bl	401fb4 <ferror@plt+0x74>
  402074:	adrp	x0, 419000 <ferror@plt+0x170c0>
  402078:	mov	w1, #0x1                   	// #1
  40207c:	strb	w1, [x0, #1288]
  402080:	ldp	x29, x30, [sp], #16
  402084:	ret
  402088:	ret
  40208c:	stp	x29, x30, [sp, #-16]!
  402090:	mov	x29, sp
  402094:	bl	402000 <ferror@plt+0xc0>
  402098:	ldp	x29, x30, [sp], #16
  40209c:	ret
  4020a0:	sub	sp, sp, #0xe0
  4020a4:	mov	x9, #0xffff000dffffffff    	// #-281414847168513
  4020a8:	stp	x20, x19, [sp, #208]
  4020ac:	mov	x19, x1
  4020b0:	movi	v0.2d, #0x0
  4020b4:	movk	x9, #0x0, lsl #48
  4020b8:	mov	w10, #0x6                   	// #6
  4020bc:	adrp	x1, 407000 <ferror@plt+0x50c0>
  4020c0:	mov	w20, w0
  4020c4:	mov	x8, sp
  4020c8:	stp	q0, q0, [sp]
  4020cc:	str	x9, [sp]
  4020d0:	mov	w9, #0x400                 	// #1024
  4020d4:	stp	q0, q0, [sp, #64]
  4020d8:	str	w10, [sp, #64]
  4020dc:	mov	w10, #0x70                  	// #112
  4020e0:	add	x1, x1, #0x88e
  4020e4:	mov	w0, #0x6                   	// #6
  4020e8:	stp	x29, x30, [sp, #128]
  4020ec:	stp	x28, x27, [sp, #144]
  4020f0:	stp	x26, x25, [sp, #160]
  4020f4:	stp	x24, x23, [sp, #176]
  4020f8:	stp	x22, x21, [sp, #192]
  4020fc:	add	x29, sp, #0x80
  402100:	stp	q0, q0, [sp, #96]
  402104:	stp	q0, q0, [sp, #32]
  402108:	str	x9, [sp, #72]
  40210c:	add	x23, x8, #0x60
  402110:	add	x24, x8, #0x50
  402114:	strb	w10, [sp, #120]
  402118:	bl	401f30 <setlocale@plt>
  40211c:	adrp	x21, 407000 <ferror@plt+0x50c0>
  402120:	add	x21, x21, #0x2dd
  402124:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402128:	add	x1, x1, #0x2e8
  40212c:	mov	x0, x21
  402130:	bl	401c20 <bindtextdomain@plt>
  402134:	mov	x0, x21
  402138:	bl	401cf0 <textdomain@plt>
  40213c:	bl	40261c <ferror@plt+0x6dc>
  402140:	stp	x24, x24, [sp, #80]
  402144:	stp	x23, x23, [sp, #96]
  402148:	adrp	x23, 407000 <ferror@plt+0x50c0>
  40214c:	adrp	x24, 406000 <ferror@plt+0x40c0>
  402150:	adrp	x27, 406000 <ferror@plt+0x40c0>
  402154:	mov	w26, wzr
  402158:	mov	x22, xzr
  40215c:	mov	w21, #0x2                   	// #2
  402160:	add	x23, x23, #0x2fa
  402164:	add	x24, x24, #0xe00
  402168:	add	x27, x27, #0xce8
  40216c:	adrp	x28, 419000 <ferror@plt+0x170c0>
  402170:	b	40217c <ferror@plt+0x23c>
  402174:	bl	401bd0 <getpid@plt>
  402178:	str	w0, [sp, #8]
  40217c:	mov	w0, w20
  402180:	mov	x1, x19
  402184:	mov	x2, x23
  402188:	mov	x3, x24
  40218c:	mov	x4, xzr
  402190:	bl	401d00 <getopt_long@plt>
  402194:	add	w8, w0, #0x1
  402198:	cmp	w8, #0x8b
  40219c:	b.hi	402520 <ferror@plt+0x5e0>  // b.pmore
  4021a0:	adr	x9, 402174 <ferror@plt+0x234>
  4021a4:	ldrh	w10, [x27, x8, lsl #1]
  4021a8:	add	x9, x9, x10, lsl #2
  4021ac:	br	x9
  4021b0:	adrp	x8, 419000 <ferror@plt+0x170c0>
  4021b4:	ldr	x8, [x8, #1248]
  4021b8:	str	x8, [sp, #56]
  4021bc:	b	40217c <ferror@plt+0x23c>
  4021c0:	ldrh	w8, [sp, #120]
  4021c4:	orr	w8, w8, #0x8
  4021c8:	strh	w8, [sp, #120]
  4021cc:	b	40217c <ferror@plt+0x23c>
  4021d0:	adrp	x8, 402000 <ferror@plt+0xc0>
  4021d4:	add	x8, x8, #0x714
  4021d8:	str	x8, [sp, #112]
  4021dc:	b	40217c <ferror@plt+0x23c>
  4021e0:	ldrh	w8, [sp, #120]
  4021e4:	orr	w8, w8, #0x4
  4021e8:	strh	w8, [sp, #120]
  4021ec:	b	40217c <ferror@plt+0x23c>
  4021f0:	mov	w8, #0x2                   	// #2
  4021f4:	str	w8, [sp, #64]
  4021f8:	b	40217c <ferror@plt+0x23c>
  4021fc:	adrp	x8, 419000 <ferror@plt+0x170c0>
  402200:	ldr	x0, [x8, #1248]
  402204:	bl	402b80 <ferror@plt+0xc40>
  402208:	mov	w21, w0
  40220c:	b	40217c <ferror@plt+0x23c>
  402210:	adrp	x8, 419000 <ferror@plt+0x170c0>
  402214:	ldr	x25, [x8, #1248]
  402218:	adrp	x1, 407000 <ferror@plt+0x50c0>
  40221c:	add	x1, x1, #0x32b
  402220:	mov	w2, #0x5                   	// #5
  402224:	mov	x0, xzr
  402228:	bl	401e80 <dcgettext@plt>
  40222c:	mov	x1, x0
  402230:	mov	x0, x25
  402234:	bl	405478 <ferror@plt+0x3538>
  402238:	str	x0, [sp, #72]
  40223c:	b	40217c <ferror@plt+0x23c>
  402240:	adrp	x8, 419000 <ferror@plt+0x170c0>
  402244:	ldr	x25, [x8, #1248]
  402248:	cbz	x25, 402174 <ferror@plt+0x234>
  40224c:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402250:	add	x1, x1, #0x318
  402254:	mov	w2, #0x5                   	// #5
  402258:	mov	x0, xzr
  40225c:	bl	401e80 <dcgettext@plt>
  402260:	mov	x1, x0
  402264:	mov	x0, x25
  402268:	bl	4053d8 <ferror@plt+0x3498>
  40226c:	str	w0, [sp, #8]
  402270:	b	40217c <ferror@plt+0x23c>
  402274:	adrp	x25, 419000 <ferror@plt+0x170c0>
  402278:	ldr	x0, [x25, #1248]
  40227c:	bl	402bfc <ferror@plt+0xcbc>
  402280:	cbz	w0, 40258c <ferror@plt+0x64c>
  402284:	mov	x0, sp
  402288:	bl	402e00 <ferror@plt+0xec0>
  40228c:	ldr	x1, [x25, #1248]
  402290:	bl	402d60 <ferror@plt+0xe20>
  402294:	b	40217c <ferror@plt+0x23c>
  402298:	ldrh	w8, [sp, #120]
  40229c:	orr	w8, w8, #0x80
  4022a0:	strh	w8, [sp, #120]
  4022a4:	b	40217c <ferror@plt+0x23c>
  4022a8:	adrp	x8, 419000 <ferror@plt+0x170c0>
  4022ac:	ldr	x25, [x8, #1248]
  4022b0:	mov	w1, #0x20                  	// #32
  4022b4:	mov	x0, x25
  4022b8:	bl	401de0 <strchr@plt>
  4022bc:	cbnz	x0, 4025a8 <ferror@plt+0x668>
  4022c0:	str	x25, [sp, #32]
  4022c4:	b	40217c <ferror@plt+0x23c>
  4022c8:	adrp	x8, 419000 <ferror@plt+0x170c0>
  4022cc:	ldr	x0, [x8, #1248]
  4022d0:	bl	402638 <ferror@plt+0x6f8>
  4022d4:	str	w0, [sp, #4]
  4022d8:	b	40217c <ferror@plt+0x23c>
  4022dc:	mov	w8, #0x4                   	// #4
  4022e0:	str	w8, [sp, #64]
  4022e4:	b	40217c <ferror@plt+0x23c>
  4022e8:	adrp	x25, 419000 <ferror@plt+0x170c0>
  4022ec:	adrp	x8, 419000 <ferror@plt+0x170c0>
  4022f0:	ldr	x0, [x25, #1248]
  4022f4:	ldr	x2, [x8, #1272]
  4022f8:	adrp	x1, 407000 <ferror@plt+0x50c0>
  4022fc:	add	x1, x1, #0x586
  402300:	bl	401da0 <freopen@plt>
  402304:	mov	w26, #0x1                   	// #1
  402308:	cbnz	x0, 40217c <ferror@plt+0x23c>
  40230c:	b	4025c8 <ferror@plt+0x688>
  402310:	adrp	x8, 419000 <ferror@plt+0x170c0>
  402314:	ldr	x8, [x8, #1248]
  402318:	str	x8, [sp, #24]
  40231c:	b	40217c <ferror@plt+0x23c>
  402320:	adrp	x8, 419000 <ferror@plt+0x170c0>
  402324:	ldr	x8, [x8, #1248]
  402328:	str	x8, [sp, #48]
  40232c:	b	40217c <ferror@plt+0x23c>
  402330:	ldr	x25, [x28, #1248]
  402334:	mov	x0, x25
  402338:	bl	402e08 <ferror@plt+0xec8>
  40233c:	cbz	w0, 4025d4 <ferror@plt+0x694>
  402340:	mov	x0, sp
  402344:	bl	402e00 <ferror@plt+0xec0>
  402348:	mov	x1, x25
  40234c:	bl	402eb0 <ferror@plt+0xf70>
  402350:	b	40217c <ferror@plt+0x23c>
  402354:	adrp	x25, 419000 <ferror@plt+0x170c0>
  402358:	ldr	x0, [x25, #1248]
  40235c:	cbz	x0, 4023cc <ferror@plt+0x48c>
  402360:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402364:	add	x1, x1, #0x586
  402368:	bl	401be0 <fopen@plt>
  40236c:	mov	x22, x0
  402370:	cbnz	x0, 40217c <ferror@plt+0x23c>
  402374:	b	4025f8 <ferror@plt+0x6b8>
  402378:	ldrh	w8, [sp, #120]
  40237c:	orr	w8, w8, #0x2
  402380:	strh	w8, [sp, #120]
  402384:	b	40217c <ferror@plt+0x23c>
  402388:	adrp	x8, 419000 <ferror@plt+0x170c0>
  40238c:	ldr	x1, [x8, #1248]
  402390:	adrp	x8, 402000 <ferror@plt+0xc0>
  402394:	add	x8, x8, #0x7cc
  402398:	str	x8, [sp, #112]
  40239c:	cbz	x1, 40217c <ferror@plt+0x23c>
  4023a0:	mov	x0, sp
  4023a4:	bl	402a80 <ferror@plt+0xb40>
  4023a8:	b	40217c <ferror@plt+0x23c>
  4023ac:	ldrh	w8, [sp, #120]
  4023b0:	orr	w8, w8, #0x100
  4023b4:	strh	w8, [sp, #120]
  4023b8:	b	40217c <ferror@plt+0x23c>
  4023bc:	adrp	x8, 419000 <ferror@plt+0x170c0>
  4023c0:	ldr	x8, [x8, #1248]
  4023c4:	str	x8, [sp, #40]
  4023c8:	b	40217c <ferror@plt+0x23c>
  4023cc:	adrp	x8, 419000 <ferror@plt+0x170c0>
  4023d0:	ldr	x22, [x8, #1272]
  4023d4:	b	40217c <ferror@plt+0x23c>
  4023d8:	adrp	x8, 419000 <ferror@plt+0x170c0>
  4023dc:	ldrsw	x23, [x8, #1256]
  4023e0:	sub	w20, w20, w23
  4023e4:	cbz	w26, 402404 <ferror@plt+0x4c4>
  4023e8:	cbz	w20, 402404 <ferror@plt+0x4c4>
  4023ec:	adrp	x1, 407000 <ferror@plt+0x50c0>
  4023f0:	add	x1, x1, #0x402
  4023f4:	mov	w2, #0x5                   	// #5
  4023f8:	mov	x0, xzr
  4023fc:	bl	401e80 <dcgettext@plt>
  402400:	bl	401e20 <warnx@plt>
  402404:	mov	x0, sp
  402408:	cbz	x22, 402440 <ferror@plt+0x500>
  40240c:	mov	x1, x22
  402410:	bl	4032f8 <ferror@plt+0x13b8>
  402414:	adrp	x8, 419000 <ferror@plt+0x170c0>
  402418:	ldr	x8, [x8, #1272]
  40241c:	mov	w19, w0
  402420:	cmp	x8, x22
  402424:	b.eq	402430 <ferror@plt+0x4f0>  // b.none
  402428:	mov	x0, x22
  40242c:	bl	401bc0 <fclose@plt>
  402430:	cbz	w19, 4024fc <ferror@plt+0x5bc>
  402434:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402438:	add	x1, x1, #0x449
  40243c:	b	4025b0 <ferror@plt+0x670>
  402440:	bl	402e00 <ferror@plt+0xec0>
  402444:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402448:	add	x1, x1, #0x46d
  40244c:	bl	40355c <ferror@plt+0x161c>
  402450:	cbz	w0, 402460 <ferror@plt+0x520>
  402454:	ldrh	w8, [sp, #120]
  402458:	and	w8, w8, #0xffffffdf
  40245c:	strh	w8, [sp, #120]
  402460:	cmp	w21, #0x2
  402464:	b.eq	40248c <ferror@plt+0x54c>  // b.none
  402468:	cmp	w21, #0x1
  40246c:	b.eq	402480 <ferror@plt+0x540>  // b.none
  402470:	cbnz	w21, 402618 <ferror@plt+0x6d8>
  402474:	ldrh	w8, [sp, #120]
  402478:	and	w8, w8, #0xfffffffe
  40247c:	b	4024c8 <ferror@plt+0x588>
  402480:	ldrh	w8, [sp, #120]
  402484:	orr	w8, w8, #0x1
  402488:	b	4024c8 <ferror@plt+0x588>
  40248c:	ldrh	w8, [sp, #120]
  402490:	mov	w9, #0xa                   	// #10
  402494:	tst	w8, w9
  402498:	cset	w9, ne  // ne = any
  40249c:	and	w8, w8, #0xfffe
  4024a0:	orr	w8, w8, w9
  4024a4:	strh	w8, [sp, #120]
  4024a8:	bl	401ea0 <sd_booted@plt>
  4024ac:	ldrh	w8, [sp, #120]
  4024b0:	cmp	w0, #0x0
  4024b4:	cset	w9, ne  // ne = any
  4024b8:	and	w10, w8, #0x1
  4024bc:	orr	w9, w10, w9
  4024c0:	and	w8, w8, #0xfffe
  4024c4:	orr	w8, w9, w8
  4024c8:	mov	x0, sp
  4024cc:	strh	w8, [sp, #120]
  4024d0:	bl	4035c4 <ferror@plt+0x1684>
  4024d4:	cmp	w20, #0x1
  4024d8:	b.lt	4024ec <ferror@plt+0x5ac>  // b.tstop
  4024dc:	add	x1, x19, x23, lsl #3
  4024e0:	mov	x0, sp
  4024e4:	bl	403630 <ferror@plt+0x16f0>
  4024e8:	b	4024f4 <ferror@plt+0x5b4>
  4024ec:	mov	x0, sp
  4024f0:	bl	40373c <ferror@plt+0x17fc>
  4024f4:	mov	x0, sp
  4024f8:	bl	403954 <ferror@plt+0x1a14>
  4024fc:	ldp	x20, x19, [sp, #208]
  402500:	ldp	x22, x21, [sp, #192]
  402504:	ldp	x24, x23, [sp, #176]
  402508:	ldp	x26, x25, [sp, #160]
  40250c:	ldp	x28, x27, [sp, #144]
  402510:	ldp	x29, x30, [sp, #128]
  402514:	mov	w0, wzr
  402518:	add	sp, sp, #0xe0
  40251c:	ret
  402520:	adrp	x8, 419000 <ferror@plt+0x170c0>
  402524:	ldr	x19, [x8, #1240]
  402528:	adrp	x1, 407000 <ferror@plt+0x50c0>
  40252c:	add	x1, x1, #0x3db
  402530:	mov	w2, #0x5                   	// #5
  402534:	mov	x0, xzr
  402538:	bl	401e80 <dcgettext@plt>
  40253c:	adrp	x8, 419000 <ferror@plt+0x170c0>
  402540:	ldr	x2, [x8, #1280]
  402544:	mov	x1, x0
  402548:	mov	x0, x19
  40254c:	bl	401f10 <fprintf@plt>
  402550:	mov	w0, #0x1                   	// #1
  402554:	bl	401ae0 <exit@plt>
  402558:	adrp	x1, 407000 <ferror@plt+0x50c0>
  40255c:	add	x1, x1, #0x3bd
  402560:	mov	w2, #0x5                   	// #5
  402564:	mov	x0, xzr
  402568:	bl	401e80 <dcgettext@plt>
  40256c:	adrp	x8, 419000 <ferror@plt+0x170c0>
  402570:	ldr	x1, [x8, #1280]
  402574:	adrp	x2, 407000 <ferror@plt+0x50c0>
  402578:	add	x2, x2, #0x3c9
  40257c:	bl	401ed0 <printf@plt>
  402580:	mov	w0, wzr
  402584:	bl	401ae0 <exit@plt>
  402588:	bl	402f54 <ferror@plt+0x1014>
  40258c:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402590:	add	x1, x1, #0x374
  402594:	mov	w2, #0x5                   	// #5
  402598:	mov	x0, xzr
  40259c:	bl	401e80 <dcgettext@plt>
  4025a0:	ldr	x2, [x25, #1248]
  4025a4:	b	4025ec <ferror@plt+0x6ac>
  4025a8:	adrp	x1, 407000 <ferror@plt+0x50c0>
  4025ac:	add	x1, x1, #0x348
  4025b0:	mov	w2, #0x5                   	// #5
  4025b4:	mov	x0, xzr
  4025b8:	bl	401e80 <dcgettext@plt>
  4025bc:	mov	x1, x0
  4025c0:	mov	w0, #0x1                   	// #1
  4025c4:	bl	401eb0 <errx@plt>
  4025c8:	adrp	x1, 407000 <ferror@plt+0x50c0>
  4025cc:	add	x1, x1, #0x310
  4025d0:	b	402600 <ferror@plt+0x6c0>
  4025d4:	adrp	x1, 407000 <ferror@plt+0x50c0>
  4025d8:	add	x1, x1, #0x395
  4025dc:	mov	w2, #0x5                   	// #5
  4025e0:	mov	x0, xzr
  4025e4:	bl	401e80 <dcgettext@plt>
  4025e8:	ldr	x2, [x28, #1248]
  4025ec:	mov	x1, x0
  4025f0:	mov	w0, #0x1                   	// #1
  4025f4:	bl	401eb0 <errx@plt>
  4025f8:	adrp	x1, 407000 <ferror@plt+0x50c0>
  4025fc:	add	x1, x1, #0x365
  402600:	mov	w2, #0x5                   	// #5
  402604:	bl	401e80 <dcgettext@plt>
  402608:	ldr	x2, [x25, #1248]
  40260c:	mov	x1, x0
  402610:	mov	w0, #0x1                   	// #1
  402614:	bl	401f20 <err@plt>
  402618:	bl	401ce0 <abort@plt>
  40261c:	stp	x29, x30, [sp, #-16]!
  402620:	adrp	x0, 403000 <ferror@plt+0x10c0>
  402624:	add	x0, x0, #0x9ac
  402628:	mov	x29, sp
  40262c:	bl	406cb0 <ferror@plt+0x4d70>
  402630:	ldp	x29, x30, [sp], #16
  402634:	ret
  402638:	stp	x29, x30, [sp, #-48]!
  40263c:	str	x21, [sp, #16]
  402640:	stp	x20, x19, [sp, #32]
  402644:	mov	x29, sp
  402648:	cbz	x0, 4026c4 <ferror@plt+0x784>
  40264c:	mov	w1, #0x2e                  	// #46
  402650:	mov	x19, x0
  402654:	bl	401de0 <strchr@plt>
  402658:	cbz	x0, 402684 <ferror@plt+0x744>
  40265c:	adrp	x1, 419000 <ferror@plt+0x170c0>
  402660:	mov	x21, x0
  402664:	strb	wzr, [x0]
  402668:	add	x1, x1, #0x360
  40266c:	mov	x0, x19
  402670:	bl	403a94 <ferror@plt+0x1b54>
  402674:	tbnz	w0, #31, 4026f0 <ferror@plt+0x7b0>
  402678:	mov	w20, w0
  40267c:	add	x19, x21, #0x1
  402680:	b	402688 <ferror@plt+0x748>
  402684:	mov	w20, #0x8                   	// #8
  402688:	adrp	x1, 419000 <ferror@plt+0x170c0>
  40268c:	add	x1, x1, #0x290
  402690:	mov	x0, x19
  402694:	bl	403a94 <ferror@plt+0x1b54>
  402698:	tbnz	w0, #31, 4026e4 <ferror@plt+0x7a4>
  40269c:	and	w8, w20, #0x3f8
  4026a0:	cmp	w20, #0x0
  4026a4:	mov	w9, #0x8                   	// #8
  4026a8:	ldp	x20, x19, [sp, #32]
  4026ac:	ldr	x21, [sp, #16]
  4026b0:	csel	w8, w9, w8, eq  // eq = none
  4026b4:	bfxil	w8, w0, #0, #3
  4026b8:	mov	w0, w8
  4026bc:	ldp	x29, x30, [sp], #48
  4026c0:	ret
  4026c4:	adrp	x0, 407000 <ferror@plt+0x50c0>
  4026c8:	adrp	x1, 407000 <ferror@plt+0x50c0>
  4026cc:	adrp	x3, 407000 <ferror@plt+0x50c0>
  4026d0:	add	x0, x0, #0x4c5
  4026d4:	add	x1, x1, #0x485
  4026d8:	add	x3, x3, #0x499
  4026dc:	mov	w2, #0xdd                  	// #221
  4026e0:	bl	401ee0 <__assert_fail@plt>
  4026e4:	adrp	x1, 407000 <ferror@plt+0x50c0>
  4026e8:	add	x1, x1, #0x4c7
  4026ec:	b	4026f8 <ferror@plt+0x7b8>
  4026f0:	adrp	x1, 407000 <ferror@plt+0x50c0>
  4026f4:	add	x1, x1, #0x4ad
  4026f8:	mov	w2, #0x5                   	// #5
  4026fc:	mov	x0, xzr
  402700:	bl	401e80 <dcgettext@plt>
  402704:	mov	x1, x0
  402708:	mov	w0, #0x1                   	// #1
  40270c:	mov	x2, x19
  402710:	bl	401eb0 <errx@plt>
  402714:	sub	sp, sp, #0x50
  402718:	stp	x29, x30, [sp, #32]
  40271c:	stp	x22, x21, [sp, #48]
  402720:	stp	x20, x19, [sp, #64]
  402724:	strb	wzr, [sp]
  402728:	ldr	w3, [x0, #8]
  40272c:	mov	x19, x0
  402730:	add	x29, sp, #0x20
  402734:	cbz	w3, 40274c <ferror@plt+0x80c>
  402738:	adrp	x2, 407000 <ferror@plt+0x50c0>
  40273c:	add	x2, x2, #0x4e1
  402740:	mov	x0, sp
  402744:	mov	w1, #0x1e                  	// #30
  402748:	bl	401b70 <snprintf@plt>
  40274c:	bl	403b6c <ferror@plt+0x1c2c>
  402750:	cbz	x0, 40276c <ferror@plt+0x82c>
  402754:	mov	w1, #0x2e                  	// #46
  402758:	mov	x20, x0
  40275c:	bl	401de0 <strchr@plt>
  402760:	cbz	x0, 40277c <ferror@plt+0x83c>
  402764:	strb	wzr, [x0]
  402768:	b	40277c <ferror@plt+0x83c>
  40276c:	adrp	x0, 407000 <ferror@plt+0x50c0>
  402770:	add	x0, x0, #0x4e6
  402774:	bl	403bc8 <ferror@plt+0x1c88>
  402778:	mov	x20, x0
  40277c:	ldr	w21, [x19, #4]
  402780:	add	x22, x19, #0x10
  402784:	bl	403c94 <ferror@plt+0x1d54>
  402788:	ldr	x5, [x19, #24]
  40278c:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402790:	adrp	x3, 419000 <ferror@plt+0x170c0>
  402794:	add	x1, x1, #0x4e8
  402798:	add	x3, x3, #0x50c
  40279c:	mov	x6, sp
  4027a0:	mov	x0, x22
  4027a4:	mov	w2, w21
  4027a8:	mov	x4, x20
  4027ac:	bl	403c14 <ferror@plt+0x1cd4>
  4027b0:	mov	x0, x20
  4027b4:	bl	401d70 <free@plt>
  4027b8:	ldp	x20, x19, [sp, #64]
  4027bc:	ldp	x22, x21, [sp, #48]
  4027c0:	ldp	x29, x30, [sp, #32]
  4027c4:	add	sp, sp, #0x50
  4027c8:	ret
  4027cc:	sub	sp, sp, #0xa0
  4027d0:	stp	x29, x30, [sp, #96]
  4027d4:	str	x23, [sp, #112]
  4027d8:	stp	x22, x21, [sp, #128]
  4027dc:	stp	x20, x19, [sp, #144]
  4027e0:	ldp	x21, x8, [x0, #24]
  4027e4:	adrp	x9, 407000 <ferror@plt+0x50c0>
  4027e8:	add	x9, x9, #0x4e6
  4027ec:	mov	x20, x0
  4027f0:	cmp	x8, #0x0
  4027f4:	csel	x0, x9, x8, eq  // eq = none
  4027f8:	add	x29, sp, #0x60
  4027fc:	bl	403bc8 <ferror@plt+0x1c88>
  402800:	ldrb	w8, [x20, #120]
  402804:	mov	x19, x0
  402808:	tbnz	w8, #4, 402838 <ferror@plt+0x8f8>
  40280c:	adrp	x0, 407000 <ferror@plt+0x50c0>
  402810:	add	x0, x0, #0x4e6
  402814:	bl	403bc8 <ferror@plt+0x1c88>
  402818:	str	x0, [x29, #24]
  40281c:	ldrb	w8, [x20, #120]
  402820:	tbnz	w8, #6, 4028a0 <ferror@plt+0x960>
  402824:	adrp	x0, 407000 <ferror@plt+0x50c0>
  402828:	add	x0, x0, #0x4e6
  40282c:	bl	403bc8 <ferror@plt+0x1c88>
  402830:	mov	x22, x0
  402834:	b	4028cc <ferror@plt+0x98c>
  402838:	sub	x0, x29, #0x10
  40283c:	mov	x1, xzr
  402840:	bl	401c50 <gettimeofday@plt>
  402844:	sub	x0, x29, #0x10
  402848:	bl	401bb0 <localtime@plt>
  40284c:	cbz	x0, 402a40 <ferror@plt+0xb00>
  402850:	adrp	x2, 407000 <ferror@plt+0x50c0>
  402854:	mov	x3, x0
  402858:	add	x2, x2, #0x5c5
  40285c:	add	x0, sp, #0x8
  402860:	mov	w1, #0x40                  	// #64
  402864:	add	x22, sp, #0x8
  402868:	bl	401b30 <strftime@plt>
  40286c:	add	x8, x0, x22
  402870:	ldurb	w9, [x8, #-2]
  402874:	ldurb	w10, [x8, #-3]
  402878:	ldur	x2, [x29, #-8]
  40287c:	mov	w11, #0x3a                  	// #58
  402880:	add	x0, x29, #0x18
  402884:	add	x1, sp, #0x8
  402888:	sturb	w9, [x8, #-1]
  40288c:	sturb	w10, [x8, #-2]
  402890:	sturb	w11, [x8, #-3]
  402894:	bl	403c14 <ferror@plt+0x1cd4>
  402898:	ldrb	w8, [x20, #120]
  40289c:	tbz	w8, #6, 402824 <ferror@plt+0x8e4>
  4028a0:	bl	403b6c <ferror@plt+0x1c2c>
  4028a4:	mov	x22, x0
  4028a8:	cbnz	x0, 4028bc <ferror@plt+0x97c>
  4028ac:	adrp	x0, 407000 <ferror@plt+0x50c0>
  4028b0:	add	x0, x0, #0x4e6
  4028b4:	bl	403bc8 <ferror@plt+0x1c88>
  4028b8:	mov	x22, x0
  4028bc:	mov	x0, x22
  4028c0:	bl	401ac0 <strlen@plt>
  4028c4:	cmp	x0, #0x100
  4028c8:	b.cs	402a5c <ferror@plt+0xb1c>  // b.hs, b.nlast
  4028cc:	ldr	x0, [x20, #24]
  4028d0:	bl	401ac0 <strlen@plt>
  4028d4:	cmp	x0, #0x31
  4028d8:	b.cs	402a1c <ferror@plt+0xadc>  // b.hs, b.nlast
  4028dc:	ldr	w2, [x20, #8]
  4028e0:	cbz	w2, 4028f8 <ferror@plt+0x9b8>
  4028e4:	adrp	x1, 407000 <ferror@plt+0x50c0>
  4028e8:	add	x1, x1, #0x622
  4028ec:	sub	x0, x29, #0x10
  4028f0:	bl	403c14 <ferror@plt+0x1cd4>
  4028f4:	b	402908 <ferror@plt+0x9c8>
  4028f8:	adrp	x0, 407000 <ferror@plt+0x50c0>
  4028fc:	add	x0, x0, #0x4e6
  402900:	bl	403bc8 <ferror@plt+0x1c88>
  402904:	stur	x0, [x29, #-16]
  402908:	mov	x0, x20
  40290c:	bl	403d54 <ferror@plt+0x1e14>
  402910:	ldrb	w8, [x20, #120]
  402914:	tbz	w8, #5, 402990 <ferror@plt+0xa50>
  402918:	adrp	x1, 407000 <ferror@plt+0x50c0>
  40291c:	add	x1, x1, #0x46d
  402920:	mov	x23, x0
  402924:	bl	40355c <ferror@plt+0x161c>
  402928:	cbnz	w0, 402990 <ferror@plt+0xa50>
  40292c:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402930:	add	x1, x1, #0x46d
  402934:	mov	x0, x23
  402938:	bl	402d60 <ferror@plt+0xe20>
  40293c:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402940:	add	x1, x1, #0x625
  402944:	mov	x0, x23
  402948:	bl	402eb0 <ferror@plt+0xf70>
  40294c:	add	x0, sp, #0x8
  402950:	bl	401c00 <ntp_gettimex@plt>
  402954:	cbz	w0, 40296c <ferror@plt+0xa2c>
  402958:	adrp	x1, 407000 <ferror@plt+0x50c0>
  40295c:	add	x1, x1, #0x651
  402960:	mov	x0, x23
  402964:	bl	403d5c <ferror@plt+0x1e1c>
  402968:	b	402990 <ferror@plt+0xa50>
  40296c:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402970:	add	x1, x1, #0x631
  402974:	mov	x0, x23
  402978:	bl	402eb0 <ferror@plt+0xf70>
  40297c:	ldr	x2, [sp, #24]
  402980:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402984:	add	x1, x1, #0x63e
  402988:	mov	x0, x23
  40298c:	bl	403d5c <ferror@plt+0x1e1c>
  402990:	mov	x0, x20
  402994:	bl	403e5c <ferror@plt+0x1f1c>
  402998:	mov	x23, x0
  40299c:	cbnz	x0, 4029b0 <ferror@plt+0xa70>
  4029a0:	adrp	x0, 407000 <ferror@plt+0x50c0>
  4029a4:	add	x0, x0, #0x4e6
  4029a8:	bl	403bc8 <ferror@plt+0x1c88>
  4029ac:	mov	x23, x0
  4029b0:	ldr	w2, [x20, #4]
  4029b4:	ldr	x3, [x29, #24]
  4029b8:	ldur	x6, [x29, #-16]
  4029bc:	adrp	x1, 407000 <ferror@plt+0x50c0>
  4029c0:	add	x0, x20, #0x10
  4029c4:	add	x1, x1, #0x65e
  4029c8:	mov	x4, x22
  4029cc:	mov	x5, x21
  4029d0:	mov	x7, x19
  4029d4:	str	x23, [sp]
  4029d8:	bl	403c14 <ferror@plt+0x1cd4>
  4029dc:	ldr	x0, [x29, #24]
  4029e0:	bl	401d70 <free@plt>
  4029e4:	mov	x0, x22
  4029e8:	bl	401d70 <free@plt>
  4029ec:	ldur	x0, [x29, #-16]
  4029f0:	bl	401d70 <free@plt>
  4029f4:	mov	x0, x19
  4029f8:	bl	401d70 <free@plt>
  4029fc:	mov	x0, x23
  402a00:	bl	401d70 <free@plt>
  402a04:	ldp	x20, x19, [sp, #144]
  402a08:	ldp	x22, x21, [sp, #128]
  402a0c:	ldr	x23, [sp, #112]
  402a10:	ldp	x29, x30, [sp, #96]
  402a14:	add	sp, sp, #0xa0
  402a18:	ret
  402a1c:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402a20:	add	x1, x1, #0x60d
  402a24:	mov	w2, #0x5                   	// #5
  402a28:	mov	x0, xzr
  402a2c:	bl	401e80 <dcgettext@plt>
  402a30:	ldr	x2, [x20, #24]
  402a34:	mov	x1, x0
  402a38:	mov	w0, #0x1                   	// #1
  402a3c:	bl	401eb0 <errx@plt>
  402a40:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402a44:	add	x1, x1, #0x5e0
  402a48:	mov	w2, #0x5                   	// #5
  402a4c:	bl	401e80 <dcgettext@plt>
  402a50:	mov	x1, x0
  402a54:	mov	w0, #0x1                   	// #1
  402a58:	bl	401f20 <err@plt>
  402a5c:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402a60:	add	x1, x1, #0x5f3
  402a64:	mov	w2, #0x5                   	// #5
  402a68:	mov	x0, xzr
  402a6c:	bl	401e80 <dcgettext@plt>
  402a70:	mov	x1, x0
  402a74:	mov	w0, #0x1                   	// #1
  402a78:	mov	x2, x22
  402a7c:	bl	401eb0 <errx@plt>
  402a80:	stp	x29, x30, [sp, #-80]!
  402a84:	mov	x8, x1
  402a88:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402a8c:	stp	x20, x19, [sp, #64]
  402a90:	mov	x19, x0
  402a94:	add	x1, x1, #0x6f9
  402a98:	mov	x0, x8
  402a9c:	str	x25, [sp, #16]
  402aa0:	stp	x24, x23, [sp, #32]
  402aa4:	stp	x22, x21, [sp, #48]
  402aa8:	mov	x29, sp
  402aac:	bl	401aa0 <strtok@plt>
  402ab0:	cbz	x0, 402b68 <ferror@plt+0xc28>
  402ab4:	adrp	x20, 407000 <ferror@plt+0x50c0>
  402ab8:	adrp	x21, 407000 <ferror@plt+0x50c0>
  402abc:	adrp	x22, 407000 <ferror@plt+0x50c0>
  402ac0:	adrp	x23, 407000 <ferror@plt+0x50c0>
  402ac4:	adrp	x24, 407000 <ferror@plt+0x50c0>
  402ac8:	mov	x25, x0
  402acc:	add	x20, x20, #0x6fb
  402ad0:	add	x21, x21, #0x6f9
  402ad4:	add	x22, x22, #0x702
  402ad8:	add	x23, x23, #0x707
  402adc:	add	x24, x24, #0x70e
  402ae0:	b	402b04 <ferror@plt+0xbc4>
  402ae4:	ldrh	w8, [x19, #120]
  402ae8:	and	w8, w8, #0xffffffcf
  402aec:	strh	w8, [x19, #120]
  402af0:	mov	x0, xzr
  402af4:	mov	x1, x21
  402af8:	bl	401aa0 <strtok@plt>
  402afc:	mov	x25, x0
  402b00:	cbz	x0, 402b68 <ferror@plt+0xc28>
  402b04:	mov	x0, x25
  402b08:	mov	x1, x20
  402b0c:	bl	401d10 <strcmp@plt>
  402b10:	cbz	w0, 402ae4 <ferror@plt+0xba4>
  402b14:	mov	x0, x25
  402b18:	mov	x1, x22
  402b1c:	bl	401d10 <strcmp@plt>
  402b20:	cbz	w0, 402b50 <ferror@plt+0xc10>
  402b24:	mov	x0, x25
  402b28:	mov	x1, x23
  402b2c:	bl	401d10 <strcmp@plt>
  402b30:	cbz	w0, 402b5c <ferror@plt+0xc1c>
  402b34:	mov	w2, #0x5                   	// #5
  402b38:	mov	x0, xzr
  402b3c:	mov	x1, x24
  402b40:	bl	401e80 <dcgettext@plt>
  402b44:	mov	x1, x25
  402b48:	bl	401e20 <warnx@plt>
  402b4c:	b	402af0 <ferror@plt+0xbb0>
  402b50:	ldrh	w8, [x19, #120]
  402b54:	and	w8, w8, #0xffffffdf
  402b58:	b	402aec <ferror@plt+0xbac>
  402b5c:	ldrh	w8, [x19, #120]
  402b60:	and	w8, w8, #0xffffffbf
  402b64:	b	402aec <ferror@plt+0xbac>
  402b68:	ldp	x20, x19, [sp, #64]
  402b6c:	ldp	x22, x21, [sp, #48]
  402b70:	ldp	x24, x23, [sp, #32]
  402b74:	ldr	x25, [sp, #16]
  402b78:	ldp	x29, x30, [sp], #80
  402b7c:	ret
  402b80:	stp	x29, x30, [sp, #-32]!
  402b84:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402b88:	add	x1, x1, #0x733
  402b8c:	str	x19, [sp, #16]
  402b90:	mov	x29, sp
  402b94:	mov	x19, x0
  402b98:	bl	401d10 <strcmp@plt>
  402b9c:	cbz	w0, 402bf0 <ferror@plt+0xcb0>
  402ba0:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402ba4:	add	x1, x1, #0xec8
  402ba8:	mov	x0, x19
  402bac:	bl	401d10 <strcmp@plt>
  402bb0:	cbz	w0, 402bec <ferror@plt+0xcac>
  402bb4:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402bb8:	add	x1, x1, #0x737
  402bbc:	mov	x0, x19
  402bc0:	bl	401d10 <strcmp@plt>
  402bc4:	cbz	w0, 402be4 <ferror@plt+0xca4>
  402bc8:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402bcc:	add	x1, x1, #0x73c
  402bd0:	mov	w2, #0x5                   	// #5
  402bd4:	mov	x0, xzr
  402bd8:	bl	401e80 <dcgettext@plt>
  402bdc:	mov	x1, x19
  402be0:	bl	401e20 <warnx@plt>
  402be4:	mov	w0, #0x2                   	// #2
  402be8:	b	402bf0 <ferror@plt+0xcb0>
  402bec:	mov	w0, #0x1                   	// #1
  402bf0:	ldr	x19, [sp, #16]
  402bf4:	ldp	x29, x30, [sp], #32
  402bf8:	ret
  402bfc:	stp	x29, x30, [sp, #-64]!
  402c00:	mov	w1, #0x40                  	// #64
  402c04:	str	x23, [sp, #16]
  402c08:	stp	x22, x21, [sp, #32]
  402c0c:	stp	x20, x19, [sp, #48]
  402c10:	mov	x29, sp
  402c14:	mov	x19, x0
  402c18:	bl	401de0 <strchr@plt>
  402c1c:	cbz	x0, 402ca0 <ferror@plt+0xd60>
  402c20:	mov	x20, x0
  402c24:	cmp	x0, x19
  402c28:	b.eq	402d48 <ferror@plt+0xe08>  // b.none
  402c2c:	mov	x21, x20
  402c30:	ldrb	w8, [x21, #1]!
  402c34:	cbz	w8, 402d48 <ferror@plt+0xe08>
  402c38:	ldrb	w8, [x21]
  402c3c:	cbz	w8, 402cec <ferror@plt+0xdac>
  402c40:	add	x1, x29, #0x18
  402c44:	mov	x0, x21
  402c48:	bl	404d1c <ferror@plt+0x2ddc>
  402c4c:	cbz	w0, 402c64 <ferror@plt+0xd24>
  402c50:	mov	w8, #0x2                   	// #2
  402c54:	cbnz	w8, 402ce4 <ferror@plt+0xda4>
  402c58:	ldrb	w8, [x21, #1]!
  402c5c:	cbnz	w8, 402c40 <ferror@plt+0xd00>
  402c60:	b	402cec <ferror@plt+0xdac>
  402c64:	ldr	x9, [x29, #24]
  402c68:	mov	w8, #0x1                   	// #1
  402c6c:	cbz	x9, 402c54 <ferror@plt+0xd14>
  402c70:	cmp	x9, x21
  402c74:	b.eq	402c54 <ferror@plt+0xd14>  // b.none
  402c78:	ldrb	w8, [x9]
  402c7c:	cmp	w8, #0x2e
  402c80:	b.ne	402c98 <ferror@plt+0xd58>  // b.any
  402c84:	ldrb	w8, [x9, #1]
  402c88:	cmp	w8, #0x0
  402c8c:	cset	w8, eq  // eq = none
  402c90:	csel	x21, x21, x9, eq  // eq = none
  402c94:	b	402c54 <ferror@plt+0xd14>
  402c98:	mov	w8, #0x1                   	// #1
  402c9c:	b	402c54 <ferror@plt+0xd14>
  402ca0:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402ca4:	add	x1, x1, #0x46d
  402ca8:	mov	x0, x19
  402cac:	bl	401d10 <strcmp@plt>
  402cb0:	cbz	w0, 402d40 <ferror@plt+0xe00>
  402cb4:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402cb8:	add	x1, x1, #0x769
  402cbc:	mov	x0, x19
  402cc0:	bl	401d10 <strcmp@plt>
  402cc4:	cbz	w0, 402d40 <ferror@plt+0xe00>
  402cc8:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402ccc:	add	x1, x1, #0x770
  402cd0:	mov	x0, x19
  402cd4:	bl	401d10 <strcmp@plt>
  402cd8:	cmp	w0, #0x0
  402cdc:	cset	w0, eq  // eq = none
  402ce0:	b	402d4c <ferror@plt+0xe0c>
  402ce4:	cmp	w8, #0x2
  402ce8:	b.ne	402d48 <ferror@plt+0xe08>  // b.any
  402cec:	cmp	x20, x19
  402cf0:	b.ls	402d40 <ferror@plt+0xe00>  // b.plast
  402cf4:	mov	x22, #0x1                   	// #1
  402cf8:	movk	x22, #0x4800, lsl #16
  402cfc:	mov	w21, #0x1                   	// #1
  402d00:	movk	x22, #0x200, lsl #48
  402d04:	ldrb	w23, [x19]
  402d08:	sub	w8, w23, #0x22
  402d0c:	cmp	w8, #0x39
  402d10:	b.hi	402d20 <ferror@plt+0xde0>  // b.pmore
  402d14:	lsl	x8, x21, x8
  402d18:	tst	x8, x22
  402d1c:	b.ne	402d48 <ferror@plt+0xe08>  // b.any
  402d20:	bl	401d40 <__ctype_b_loc@plt>
  402d24:	ldr	x8, [x0]
  402d28:	ldrh	w8, [x8, x23, lsl #1]
  402d2c:	tst	w8, #0x3
  402d30:	b.ne	402d48 <ferror@plt+0xe08>  // b.any
  402d34:	add	x19, x19, #0x1
  402d38:	cmp	x20, x19
  402d3c:	b.ne	402d04 <ferror@plt+0xdc4>  // b.any
  402d40:	mov	w0, #0x1                   	// #1
  402d44:	b	402d4c <ferror@plt+0xe0c>
  402d48:	mov	w0, wzr
  402d4c:	ldp	x20, x19, [sp, #48]
  402d50:	ldp	x22, x21, [sp, #32]
  402d54:	ldr	x23, [sp, #16]
  402d58:	ldp	x29, x30, [sp], #64
  402d5c:	ret
  402d60:	stp	x29, x30, [sp, #-48]!
  402d64:	stp	x22, x21, [sp, #16]
  402d68:	stp	x20, x19, [sp, #32]
  402d6c:	mov	x29, sp
  402d70:	cbz	x1, 402dbc <ferror@plt+0xe7c>
  402d74:	mov	x19, x1
  402d78:	mov	x20, x0
  402d7c:	bl	40355c <ferror@plt+0x161c>
  402d80:	cbnz	w0, 402ddc <ferror@plt+0xe9c>
  402d84:	bl	404058 <ferror@plt+0x2118>
  402d88:	add	x22, x0, #0x10
  402d8c:	mov	x21, x0
  402d90:	stp	x22, x22, [x0, #16]
  402d94:	mov	x0, x19
  402d98:	bl	403bc8 <ferror@plt+0x1c88>
  402d9c:	str	x0, [x21]
  402da0:	mov	x0, x22
  402da4:	mov	x1, x20
  402da8:	bl	40408c <ferror@plt+0x214c>
  402dac:	ldp	x20, x19, [sp, #32]
  402db0:	ldp	x22, x21, [sp, #16]
  402db4:	ldp	x29, x30, [sp], #48
  402db8:	ret
  402dbc:	adrp	x0, 407000 <ferror@plt+0x50c0>
  402dc0:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402dc4:	adrp	x3, 407000 <ferror@plt+0x50c0>
  402dc8:	add	x0, x0, #0x328
  402dcc:	add	x1, x1, #0x485
  402dd0:	add	x3, x3, #0x775
  402dd4:	mov	w2, #0x253                 	// #595
  402dd8:	bl	401ee0 <__assert_fail@plt>
  402ddc:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402de0:	add	x1, x1, #0x7b3
  402de4:	mov	w2, #0x5                   	// #5
  402de8:	mov	x0, xzr
  402dec:	bl	401e80 <dcgettext@plt>
  402df0:	mov	x1, x0
  402df4:	mov	w0, #0x1                   	// #1
  402df8:	mov	x2, x19
  402dfc:	bl	401eb0 <errx@plt>
  402e00:	add	x0, x0, #0x50
  402e04:	ret
  402e08:	stp	x29, x30, [sp, #-48]!
  402e0c:	mov	w1, #0x3d                  	// #61
  402e10:	str	x21, [sp, #16]
  402e14:	stp	x20, x19, [sp, #32]
  402e18:	mov	x29, sp
  402e1c:	mov	x19, x0
  402e20:	bl	401de0 <strchr@plt>
  402e24:	mov	x20, x0
  402e28:	mov	w1, #0x22                  	// #34
  402e2c:	mov	x0, x19
  402e30:	bl	401de0 <strchr@plt>
  402e34:	mov	x21, x0
  402e38:	cbz	x0, 402e58 <ferror@plt+0xf18>
  402e3c:	add	x0, x21, #0x1
  402e40:	mov	w1, #0x22                  	// #34
  402e44:	bl	401de0 <strchr@plt>
  402e48:	mov	x8, x0
  402e4c:	mov	w0, wzr
  402e50:	cbnz	x20, 402e64 <ferror@plt+0xf24>
  402e54:	b	402ea0 <ferror@plt+0xf60>
  402e58:	mov	x8, xzr
  402e5c:	mov	w0, wzr
  402e60:	cbz	x20, 402ea0 <ferror@plt+0xf60>
  402e64:	cbz	x21, 402ea0 <ferror@plt+0xf60>
  402e68:	cbz	x8, 402ea0 <ferror@plt+0xf60>
  402e6c:	add	x9, x20, #0x1
  402e70:	cmp	x9, x21
  402e74:	mov	w0, wzr
  402e78:	b.ne	402ea0 <ferror@plt+0xf60>  // b.any
  402e7c:	cmp	x20, x19
  402e80:	b.ls	402ea0 <ferror@plt+0xf60>  // b.plast
  402e84:	cmp	x20, x21
  402e88:	b.cs	402ea0 <ferror@plt+0xf60>  // b.hs, b.nlast
  402e8c:	cmp	x21, x8
  402e90:	b.cs	402ea0 <ferror@plt+0xf60>  // b.hs, b.nlast
  402e94:	ldrb	w8, [x8, #1]
  402e98:	cmp	w8, #0x0
  402e9c:	cset	w0, eq  // eq = none
  402ea0:	ldp	x20, x19, [sp, #32]
  402ea4:	ldr	x21, [sp, #16]
  402ea8:	ldp	x29, x30, [sp], #48
  402eac:	ret
  402eb0:	stp	x29, x30, [sp, #-32]!
  402eb4:	stp	x20, x19, [sp, #16]
  402eb8:	mov	x29, sp
  402ebc:	mov	x19, x1
  402ec0:	mov	x20, x0
  402ec4:	bl	403f04 <ferror@plt+0x1fc4>
  402ec8:	cbnz	w0, 402f08 <ferror@plt+0xfc8>
  402ecc:	cbz	x19, 402f2c <ferror@plt+0xfec>
  402ed0:	cbz	x20, 402ee8 <ferror@plt+0xfa8>
  402ed4:	ldr	x8, [x20, #8]
  402ed8:	cmp	x8, x20
  402edc:	b.eq	402ee8 <ferror@plt+0xfa8>  // b.none
  402ee0:	sub	x8, x8, #0x10
  402ee4:	b	402eec <ferror@plt+0xfac>
  402ee8:	mov	x8, xzr
  402eec:	add	x0, x8, #0x8
  402ef0:	mov	x1, x19
  402ef4:	bl	4065c8 <ferror@plt+0x4688>
  402ef8:	cbnz	w0, 402f4c <ferror@plt+0x100c>
  402efc:	ldp	x20, x19, [sp, #16]
  402f00:	ldp	x29, x30, [sp], #32
  402f04:	ret
  402f08:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402f0c:	add	x1, x1, #0x7d9
  402f10:	mov	w2, #0x5                   	// #5
  402f14:	mov	x0, xzr
  402f18:	bl	401e80 <dcgettext@plt>
  402f1c:	mov	x1, x0
  402f20:	mov	w0, #0x1                   	// #1
  402f24:	mov	x2, x19
  402f28:	bl	401eb0 <errx@plt>
  402f2c:	adrp	x0, 407000 <ferror@plt+0x50c0>
  402f30:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402f34:	adrp	x3, 407000 <ferror@plt+0x50c0>
  402f38:	add	x0, x0, #0x2ce
  402f3c:	add	x1, x1, #0x485
  402f40:	add	x3, x3, #0x805
  402f44:	mov	w2, #0x266                 	// #614
  402f48:	bl	401ee0 <__assert_fail@plt>
  402f4c:	mov	w0, #0x26b                 	// #619
  402f50:	bl	403f14 <ferror@plt+0x1fd4>
  402f54:	stp	x29, x30, [sp, #-32]!
  402f58:	adrp	x8, 419000 <ferror@plt+0x170c0>
  402f5c:	str	x19, [sp, #16]
  402f60:	ldr	x19, [x8, #1264]
  402f64:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402f68:	add	x1, x1, #0x846
  402f6c:	mov	w2, #0x5                   	// #5
  402f70:	mov	x0, xzr
  402f74:	mov	x29, sp
  402f78:	bl	401e80 <dcgettext@plt>
  402f7c:	mov	x1, x19
  402f80:	bl	401ad0 <fputs@plt>
  402f84:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402f88:	add	x1, x1, #0x84f
  402f8c:	mov	w2, #0x5                   	// #5
  402f90:	mov	x0, xzr
  402f94:	bl	401e80 <dcgettext@plt>
  402f98:	adrp	x8, 419000 <ferror@plt+0x170c0>
  402f9c:	ldr	x2, [x8, #1280]
  402fa0:	mov	x1, x0
  402fa4:	mov	x0, x19
  402fa8:	bl	401f10 <fprintf@plt>
  402fac:	mov	w0, #0xa                   	// #10
  402fb0:	mov	x1, x19
  402fb4:	bl	401b50 <fputc@plt>
  402fb8:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402fbc:	add	x1, x1, #0x86a
  402fc0:	mov	w2, #0x5                   	// #5
  402fc4:	mov	x0, xzr
  402fc8:	bl	401e80 <dcgettext@plt>
  402fcc:	mov	x1, x19
  402fd0:	bl	401ad0 <fputs@plt>
  402fd4:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402fd8:	add	x1, x1, #0x88f
  402fdc:	mov	w2, #0x5                   	// #5
  402fe0:	mov	x0, xzr
  402fe4:	bl	401e80 <dcgettext@plt>
  402fe8:	mov	x1, x19
  402fec:	bl	401ad0 <fputs@plt>
  402ff0:	adrp	x1, 407000 <ferror@plt+0x50c0>
  402ff4:	add	x1, x1, #0x89a
  402ff8:	mov	w2, #0x5                   	// #5
  402ffc:	mov	x0, xzr
  403000:	bl	401e80 <dcgettext@plt>
  403004:	mov	x1, x19
  403008:	bl	401ad0 <fputs@plt>
  40300c:	adrp	x1, 407000 <ferror@plt+0x50c0>
  403010:	add	x1, x1, #0x8d2
  403014:	mov	w2, #0x5                   	// #5
  403018:	mov	x0, xzr
  40301c:	bl	401e80 <dcgettext@plt>
  403020:	mov	x1, x19
  403024:	bl	401ad0 <fputs@plt>
  403028:	adrp	x1, 407000 <ferror@plt+0x50c0>
  40302c:	add	x1, x1, #0x916
  403030:	mov	w2, #0x5                   	// #5
  403034:	mov	x0, xzr
  403038:	bl	401e80 <dcgettext@plt>
  40303c:	mov	x1, x19
  403040:	bl	401ad0 <fputs@plt>
  403044:	adrp	x1, 407000 <ferror@plt+0x50c0>
  403048:	add	x1, x1, #0x94f
  40304c:	mov	w2, #0x5                   	// #5
  403050:	mov	x0, xzr
  403054:	bl	401e80 <dcgettext@plt>
  403058:	mov	x1, x19
  40305c:	bl	401ad0 <fputs@plt>
  403060:	adrp	x1, 407000 <ferror@plt+0x50c0>
  403064:	add	x1, x1, #0x997
  403068:	mov	w2, #0x5                   	// #5
  40306c:	mov	x0, xzr
  403070:	bl	401e80 <dcgettext@plt>
  403074:	mov	x1, x19
  403078:	bl	401ad0 <fputs@plt>
  40307c:	adrp	x1, 407000 <ferror@plt+0x50c0>
  403080:	add	x1, x1, #0x9d9
  403084:	mov	w2, #0x5                   	// #5
  403088:	mov	x0, xzr
  40308c:	bl	401e80 <dcgettext@plt>
  403090:	mov	x1, x19
  403094:	bl	401ad0 <fputs@plt>
  403098:	adrp	x1, 407000 <ferror@plt+0x50c0>
  40309c:	add	x1, x1, #0xa1a
  4030a0:	mov	w2, #0x5                   	// #5
  4030a4:	mov	x0, xzr
  4030a8:	bl	401e80 <dcgettext@plt>
  4030ac:	mov	x1, x19
  4030b0:	bl	401ad0 <fputs@plt>
  4030b4:	adrp	x1, 407000 <ferror@plt+0x50c0>
  4030b8:	add	x1, x1, #0xa50
  4030bc:	mov	w2, #0x5                   	// #5
  4030c0:	mov	x0, xzr
  4030c4:	bl	401e80 <dcgettext@plt>
  4030c8:	mov	x1, x19
  4030cc:	bl	401ad0 <fputs@plt>
  4030d0:	adrp	x1, 407000 <ferror@plt+0x50c0>
  4030d4:	add	x1, x1, #0xa9b
  4030d8:	mov	w2, #0x5                   	// #5
  4030dc:	mov	x0, xzr
  4030e0:	bl	401e80 <dcgettext@plt>
  4030e4:	mov	x1, x19
  4030e8:	bl	401ad0 <fputs@plt>
  4030ec:	adrp	x1, 407000 <ferror@plt+0x50c0>
  4030f0:	add	x1, x1, #0xadf
  4030f4:	mov	w2, #0x5                   	// #5
  4030f8:	mov	x0, xzr
  4030fc:	bl	401e80 <dcgettext@plt>
  403100:	mov	x1, x19
  403104:	bl	401ad0 <fputs@plt>
  403108:	adrp	x1, 407000 <ferror@plt+0x50c0>
  40310c:	add	x1, x1, #0xb1c
  403110:	mov	w2, #0x5                   	// #5
  403114:	mov	x0, xzr
  403118:	bl	401e80 <dcgettext@plt>
  40311c:	mov	x1, x19
  403120:	bl	401ad0 <fputs@plt>
  403124:	adrp	x1, 407000 <ferror@plt+0x50c0>
  403128:	add	x1, x1, #0xb55
  40312c:	mov	w2, #0x5                   	// #5
  403130:	mov	x0, xzr
  403134:	bl	401e80 <dcgettext@plt>
  403138:	mov	x1, x19
  40313c:	bl	401ad0 <fputs@plt>
  403140:	adrp	x1, 407000 <ferror@plt+0x50c0>
  403144:	add	x1, x1, #0xb93
  403148:	mov	w2, #0x5                   	// #5
  40314c:	mov	x0, xzr
  403150:	bl	401e80 <dcgettext@plt>
  403154:	mov	x1, x19
  403158:	bl	401ad0 <fputs@plt>
  40315c:	adrp	x1, 407000 <ferror@plt+0x50c0>
  403160:	add	x1, x1, #0xbd6
  403164:	mov	w2, #0x5                   	// #5
  403168:	mov	x0, xzr
  40316c:	bl	401e80 <dcgettext@plt>
  403170:	mov	x1, x19
  403174:	bl	401ad0 <fputs@plt>
  403178:	adrp	x1, 407000 <ferror@plt+0x50c0>
  40317c:	add	x1, x1, #0xbfe
  403180:	mov	w2, #0x5                   	// #5
  403184:	mov	x0, xzr
  403188:	bl	401e80 <dcgettext@plt>
  40318c:	mov	x1, x19
  403190:	bl	401ad0 <fputs@plt>
  403194:	adrp	x1, 407000 <ferror@plt+0x50c0>
  403198:	add	x1, x1, #0xc26
  40319c:	mov	w2, #0x5                   	// #5
  4031a0:	mov	x0, xzr
  4031a4:	bl	401e80 <dcgettext@plt>
  4031a8:	mov	x1, x19
  4031ac:	bl	401ad0 <fputs@plt>
  4031b0:	adrp	x1, 407000 <ferror@plt+0x50c0>
  4031b4:	add	x1, x1, #0xc66
  4031b8:	mov	w2, #0x5                   	// #5
  4031bc:	mov	x0, xzr
  4031c0:	bl	401e80 <dcgettext@plt>
  4031c4:	mov	x1, x19
  4031c8:	bl	401ad0 <fputs@plt>
  4031cc:	adrp	x1, 407000 <ferror@plt+0x50c0>
  4031d0:	add	x1, x1, #0xcfc
  4031d4:	mov	w2, #0x5                   	// #5
  4031d8:	mov	x0, xzr
  4031dc:	bl	401e80 <dcgettext@plt>
  4031e0:	mov	x1, x19
  4031e4:	bl	401ad0 <fputs@plt>
  4031e8:	adrp	x1, 407000 <ferror@plt+0x50c0>
  4031ec:	add	x1, x1, #0xd32
  4031f0:	mov	w2, #0x5                   	// #5
  4031f4:	mov	x0, xzr
  4031f8:	bl	401e80 <dcgettext@plt>
  4031fc:	mov	x1, x19
  403200:	bl	401ad0 <fputs@plt>
  403204:	adrp	x1, 407000 <ferror@plt+0x50c0>
  403208:	add	x1, x1, #0xd70
  40320c:	mov	w2, #0x5                   	// #5
  403210:	mov	x0, xzr
  403214:	bl	401e80 <dcgettext@plt>
  403218:	mov	x1, x19
  40321c:	bl	401ad0 <fputs@plt>
  403220:	adrp	x1, 407000 <ferror@plt+0x50c0>
  403224:	add	x1, x1, #0xda8
  403228:	mov	w2, #0x5                   	// #5
  40322c:	mov	x0, xzr
  403230:	bl	401e80 <dcgettext@plt>
  403234:	mov	x1, x19
  403238:	bl	401ad0 <fputs@plt>
  40323c:	adrp	x1, 407000 <ferror@plt+0x50c0>
  403240:	add	x1, x1, #0xddd
  403244:	mov	w2, #0x5                   	// #5
  403248:	mov	x0, xzr
  40324c:	bl	401e80 <dcgettext@plt>
  403250:	mov	x1, x19
  403254:	bl	401ad0 <fputs@plt>
  403258:	adrp	x1, 407000 <ferror@plt+0x50c0>
  40325c:	add	x1, x1, #0xe4d
  403260:	mov	w2, #0x5                   	// #5
  403264:	mov	x0, xzr
  403268:	bl	401e80 <dcgettext@plt>
  40326c:	mov	x1, x19
  403270:	bl	401ad0 <fputs@plt>
  403274:	mov	w0, #0xa                   	// #10
  403278:	mov	x1, x19
  40327c:	bl	401b50 <fputc@plt>
  403280:	adrp	x1, 407000 <ferror@plt+0x50c0>
  403284:	add	x1, x1, #0xe9a
  403288:	mov	w2, #0x5                   	// #5
  40328c:	mov	x0, xzr
  403290:	bl	401e80 <dcgettext@plt>
  403294:	adrp	x1, 407000 <ferror@plt+0x50c0>
  403298:	mov	x19, x0
  40329c:	add	x1, x1, #0xebb
  4032a0:	mov	w2, #0x5                   	// #5
  4032a4:	mov	x0, xzr
  4032a8:	bl	401e80 <dcgettext@plt>
  4032ac:	mov	x4, x0
  4032b0:	adrp	x0, 407000 <ferror@plt+0x50c0>
  4032b4:	adrp	x1, 407000 <ferror@plt+0x50c0>
  4032b8:	adrp	x3, 407000 <ferror@plt+0x50c0>
  4032bc:	add	x0, x0, #0xe7d
  4032c0:	add	x1, x1, #0xe8e
  4032c4:	add	x3, x3, #0xeac
  4032c8:	mov	x2, x19
  4032cc:	bl	401ed0 <printf@plt>
  4032d0:	adrp	x1, 407000 <ferror@plt+0x50c0>
  4032d4:	add	x1, x1, #0xecb
  4032d8:	mov	w2, #0x5                   	// #5
  4032dc:	mov	x0, xzr
  4032e0:	bl	401e80 <dcgettext@plt>
  4032e4:	adrp	x1, 407000 <ferror@plt+0x50c0>
  4032e8:	add	x1, x1, #0xee6
  4032ec:	bl	401ed0 <printf@plt>
  4032f0:	mov	w0, wzr
  4032f4:	bl	401ae0 <exit@plt>
  4032f8:	sub	sp, sp, #0x80
  4032fc:	stp	x29, x30, [sp, #32]
  403300:	stp	x22, x21, [sp, #96]
  403304:	add	x29, sp, #0x20
  403308:	mov	x21, x0
  40330c:	mov	w0, #0x80                  	// #128
  403310:	stp	x28, x27, [sp, #48]
  403314:	stp	x26, x25, [sp, #64]
  403318:	stp	x24, x23, [sp, #80]
  40331c:	stp	x20, x19, [sp, #112]
  403320:	mov	x22, x1
  403324:	stur	xzr, [x29, #-8]
  403328:	str	xzr, [sp, #16]
  40332c:	bl	403d18 <ferror@plt+0x1dd8>
  403330:	mov	x19, x0
  403334:	sub	x0, x29, #0x8
  403338:	add	x1, sp, #0x10
  40333c:	mov	x2, x22
  403340:	stur	xzr, [x29, #-8]
  403344:	bl	401d60 <getline@plt>
  403348:	cmn	x0, #0x1
  40334c:	b.eq	403478 <ferror@plt+0x1538>  // b.none
  403350:	adrp	x23, 407000 <ferror@plt+0x50c0>
  403354:	str	x21, [sp, #8]
  403358:	mov	x20, xzr
  40335c:	mov	w21, #0x8                   	// #8
  403360:	mov	w28, #0xffffffff            	// #-1
  403364:	add	x23, x23, #0xef0
  403368:	mov	w27, #0xa                   	// #10
  40336c:	add	x26, x19, w28, sxtw #4
  403370:	str	x21, [sp]
  403374:	add	x21, x26, #0x8
  403378:	ldur	x0, [x29, #-8]
  40337c:	bl	4040b8 <ferror@plt+0x2178>
  403380:	cbz	x0, 403470 <ferror@plt+0x1530>
  403384:	mov	x24, x0
  403388:	ldur	x0, [x29, #-8]
  40338c:	mov	w2, #0x8                   	// #8
  403390:	mov	x1, x23
  403394:	bl	401c10 <strncmp@plt>
  403398:	cmp	w0, #0x0
  40339c:	csel	w25, w28, w20, ne  // ne = any
  4033a0:	cbnz	w0, 403418 <ferror@plt+0x14d8>
  4033a4:	cmn	w28, #0x1
  4033a8:	b.eq	403418 <ferror@plt+0x14d8>  // b.none
  4033ac:	ldr	x8, [x21]
  4033b0:	ldr	x0, [x26]
  4033b4:	add	x8, x24, x8
  4033b8:	sub	x1, x8, #0x6
  4033bc:	bl	40411c <ferror@plt+0x21dc>
  4033c0:	str	x0, [x26]
  4033c4:	ldr	x8, [x21]
  4033c8:	ldur	x25, [x29, #-8]
  4033cc:	sub	x2, x24, #0x8
  4033d0:	add	x0, x0, x8
  4033d4:	add	x1, x25, #0x8
  4033d8:	strb	w27, [x0], #1
  4033dc:	bl	401a50 <memcpy@plt>
  4033e0:	mov	x0, x25
  4033e4:	bl	401d70 <free@plt>
  4033e8:	ldr	x8, [x21]
  4033ec:	sub	x0, x29, #0x8
  4033f0:	add	x1, sp, #0x10
  4033f4:	mov	x2, x22
  4033f8:	add	x8, x24, x8
  4033fc:	sub	x8, x8, #0x7
  403400:	str	x8, [x21]
  403404:	stur	xzr, [x29, #-8]
  403408:	bl	401d60 <getline@plt>
  40340c:	cmn	x0, #0x1
  403410:	b.ne	403378 <ferror@plt+0x1438>  // b.any
  403414:	b	403470 <ferror@plt+0x1530>
  403418:	ldr	x21, [sp]
  40341c:	cmp	x20, w21, uxtw
  403420:	b.ne	403440 <ferror@plt+0x1500>  // b.any
  403424:	cmp	w21, #0x201
  403428:	b.ge	403538 <ferror@plt+0x15f8>  // b.tcont
  40342c:	lsl	w21, w21, #1
  403430:	sbfiz	x1, x21, #4, #32
  403434:	mov	x0, x19
  403438:	bl	40411c <ferror@plt+0x21dc>
  40343c:	mov	x19, x0
  403440:	ldur	x8, [x29, #-8]
  403444:	add	x9, x19, x20, lsl #4
  403448:	sub	x0, x29, #0x8
  40344c:	add	x1, sp, #0x10
  403450:	mov	x2, x22
  403454:	add	x20, x20, #0x1
  403458:	stp	x8, x24, [x9]
  40345c:	stur	xzr, [x29, #-8]
  403460:	bl	401d60 <getline@plt>
  403464:	cmn	x0, #0x1
  403468:	mov	w28, w25
  40346c:	b.ne	40336c <ferror@plt+0x142c>  // b.any
  403470:	ldr	x21, [sp, #8]
  403474:	b	40347c <ferror@plt+0x153c>
  403478:	mov	w20, wzr
  40347c:	ldur	x0, [x29, #-8]
  403480:	bl	401d70 <free@plt>
  403484:	ldrb	w8, [x21, #120]
  403488:	tbnz	w8, #1, 4034a8 <ferror@plt+0x1568>
  40348c:	mov	x0, x19
  403490:	mov	w1, w20
  403494:	bl	401e70 <sd_journal_sendv@plt>
  403498:	mov	w22, w0
  40349c:	ldrb	w8, [x21, #120]
  4034a0:	tbnz	w8, #3, 4034b4 <ferror@plt+0x1574>
  4034a4:	b	4034bc <ferror@plt+0x157c>
  4034a8:	mov	w22, wzr
  4034ac:	ldrb	w8, [x21, #120]
  4034b0:	tbz	w8, #3, 4034bc <ferror@plt+0x157c>
  4034b4:	cmp	w20, #0x1
  4034b8:	b.ge	403508 <ferror@plt+0x15c8>  // b.tcont
  4034bc:	cmp	w20, #0x1
  4034c0:	b.lt	4034dc <ferror@plt+0x159c>  // b.tstop
  4034c4:	mov	w20, w20
  4034c8:	mov	x21, x19
  4034cc:	ldr	x0, [x21], #16
  4034d0:	bl	401d70 <free@plt>
  4034d4:	subs	x20, x20, #0x1
  4034d8:	b.ne	4034cc <ferror@plt+0x158c>  // b.any
  4034dc:	mov	x0, x19
  4034e0:	bl	401d70 <free@plt>
  4034e4:	mov	w0, w22
  4034e8:	ldp	x20, x19, [sp, #112]
  4034ec:	ldp	x22, x21, [sp, #96]
  4034f0:	ldp	x24, x23, [sp, #80]
  4034f4:	ldp	x26, x25, [sp, #64]
  4034f8:	ldp	x28, x27, [sp, #48]
  4034fc:	ldp	x29, x30, [sp, #32]
  403500:	add	sp, sp, #0x80
  403504:	ret
  403508:	adrp	x21, 407000 <ferror@plt+0x50c0>
  40350c:	mov	w23, w20
  403510:	adrp	x24, 419000 <ferror@plt+0x170c0>
  403514:	add	x21, x21, #0x3c5
  403518:	mov	x25, x19
  40351c:	ldr	x0, [x24, #1240]
  403520:	ldr	x2, [x25], #16
  403524:	mov	x1, x21
  403528:	bl	401f10 <fprintf@plt>
  40352c:	subs	x23, x23, #0x1
  403530:	b.eq	4034bc <ferror@plt+0x157c>  // b.none
  403534:	b	40351c <ferror@plt+0x15dc>
  403538:	adrp	x1, 407000 <ferror@plt+0x50c0>
  40353c:	add	x1, x1, #0xef9
  403540:	mov	w2, #0x5                   	// #5
  403544:	mov	x0, xzr
  403548:	bl	401e80 <dcgettext@plt>
  40354c:	mov	x1, x0
  403550:	mov	w0, #0x1                   	// #1
  403554:	mov	w2, #0x400                 	// #1024
  403558:	bl	401eb0 <errx@plt>
  40355c:	stp	x29, x30, [sp, #-48]!
  403560:	str	x21, [sp, #16]
  403564:	stp	x20, x19, [sp, #32]
  403568:	mov	x29, sp
  40356c:	cbz	x0, 403584 <ferror@plt+0x1644>
  403570:	mov	x19, x1
  403574:	mov	x20, x0
  403578:	bl	403f04 <ferror@plt+0x1fc4>
  40357c:	cbz	w0, 403594 <ferror@plt+0x1654>
  403580:	mov	w0, wzr
  403584:	ldp	x20, x19, [sp, #32]
  403588:	ldr	x21, [sp, #16]
  40358c:	ldp	x29, x30, [sp], #48
  403590:	ret
  403594:	ldr	x21, [x20]
  403598:	b	4035a0 <ferror@plt+0x1660>
  40359c:	ldr	x21, [x21]
  4035a0:	cmp	x21, x20
  4035a4:	b.eq	403580 <ferror@plt+0x1640>  // b.none
  4035a8:	ldur	x0, [x21, #-16]
  4035ac:	cbz	x0, 40359c <ferror@plt+0x165c>
  4035b0:	mov	x1, x19
  4035b4:	bl	401d10 <strcmp@plt>
  4035b8:	cbnz	w0, 40359c <ferror@plt+0x165c>
  4035bc:	mov	w0, #0x1                   	// #1
  4035c0:	b	403584 <ferror@plt+0x1644>
  4035c4:	stp	x29, x30, [sp, #-32]!
  4035c8:	str	x19, [sp, #16]
  4035cc:	mov	x29, sp
  4035d0:	mov	x19, x0
  4035d4:	bl	404158 <ferror@plt+0x2218>
  4035d8:	ldr	x8, [x19, #112]
  4035dc:	cbz	x8, 4035fc <ferror@plt+0x16bc>
  4035e0:	ldr	x8, [x19, #24]
  4035e4:	cbz	x8, 403624 <ferror@plt+0x16e4>
  4035e8:	mov	x0, x19
  4035ec:	bl	40427c <ferror@plt+0x233c>
  4035f0:	ldr	x19, [sp, #16]
  4035f4:	ldp	x29, x30, [sp], #32
  4035f8:	ret
  4035fc:	ldr	x8, [x19, #48]
  403600:	adrp	x9, 402000 <ferror@plt+0xc0>
  403604:	adrp	x10, 404000 <ferror@plt+0x20c0>
  403608:	add	x9, x9, #0x7cc
  40360c:	add	x10, x10, #0x1b4
  403610:	cmp	x8, #0x0
  403614:	csel	x8, x10, x9, eq  // eq = none
  403618:	str	x8, [x19, #112]
  40361c:	ldr	x8, [x19, #24]
  403620:	cbnz	x8, 4035e8 <ferror@plt+0x16a8>
  403624:	bl	404234 <ferror@plt+0x22f4>
  403628:	str	x0, [x19, #24]
  40362c:	b	4035e8 <ferror@plt+0x16a8>
  403630:	stp	x29, x30, [sp, #-80]!
  403634:	stp	x24, x23, [sp, #32]
  403638:	stp	x22, x21, [sp, #48]
  40363c:	stp	x20, x19, [sp, #64]
  403640:	ldr	x8, [x0, #72]
  403644:	mov	x19, x0
  403648:	str	x25, [sp, #16]
  40364c:	mov	x29, sp
  403650:	add	x0, x8, #0x1
  403654:	mov	x21, x1
  403658:	bl	403d18 <ferror@plt+0x1dd8>
  40365c:	ldr	x8, [x21]
  403660:	mov	x20, x0
  403664:	mov	x22, x0
  403668:	cbz	x8, 403708 <ferror@plt+0x17c8>
  40366c:	ldr	x9, [x19, #72]
  403670:	mov	w25, #0x20                  	// #32
  403674:	mov	x22, x20
  403678:	add	x9, x20, x9
  40367c:	sub	x24, x9, #0x1
  403680:	b	4036a0 <ferror@plt+0x1760>
  403684:	ldr	x9, [x21]
  403688:	mov	x0, x19
  40368c:	strb	wzr, [x9, x8]
  403690:	ldr	x1, [x21]
  403694:	bl	404630 <ferror@plt+0x26f0>
  403698:	ldr	x8, [x21, #8]!
  40369c:	cbz	x8, 403708 <ferror@plt+0x17c8>
  4036a0:	mov	x0, x8
  4036a4:	bl	401ac0 <strlen@plt>
  4036a8:	cmp	x22, x20
  4036ac:	mov	x23, x0
  4036b0:	b.eq	4036d0 <ferror@plt+0x1790>  // b.none
  4036b4:	add	x8, x22, x23
  4036b8:	cmp	x24, x8
  4036bc:	b.cs	4036d0 <ferror@plt+0x1790>  // b.hs, b.nlast
  4036c0:	mov	x0, x19
  4036c4:	mov	x1, x20
  4036c8:	bl	404630 <ferror@plt+0x26f0>
  4036cc:	mov	x22, x20
  4036d0:	ldr	x8, [x19, #72]
  4036d4:	cmp	x8, x23
  4036d8:	b.cc	403684 <ferror@plt+0x1744>  // b.lo, b.ul, b.last
  4036dc:	cmp	x22, x20
  4036e0:	b.eq	4036e8 <ferror@plt+0x17a8>  // b.none
  4036e4:	strb	w25, [x22], #1
  4036e8:	ldr	x1, [x21]
  4036ec:	mov	x0, x22
  4036f0:	mov	x2, x23
  4036f4:	bl	401a60 <memmove@plt>
  4036f8:	add	x22, x22, x23
  4036fc:	strb	wzr, [x22]
  403700:	ldr	x8, [x21, #8]!
  403704:	cbnz	x8, 4036a0 <ferror@plt+0x1760>
  403708:	cmp	x22, x20
  40370c:	b.eq	40371c <ferror@plt+0x17dc>  // b.none
  403710:	mov	x0, x19
  403714:	mov	x1, x20
  403718:	bl	404630 <ferror@plt+0x26f0>
  40371c:	mov	x0, x20
  403720:	bl	401d70 <free@plt>
  403724:	ldp	x20, x19, [sp, #64]
  403728:	ldp	x22, x21, [sp, #48]
  40372c:	ldp	x24, x23, [sp, #32]
  403730:	ldr	x25, [sp, #16]
  403734:	ldp	x29, x30, [sp], #80
  403738:	ret
  40373c:	sub	sp, sp, #0x70
  403740:	stp	x29, x30, [sp, #16]
  403744:	stp	x28, x27, [sp, #32]
  403748:	stp	x26, x25, [sp, #48]
  40374c:	stp	x24, x23, [sp, #64]
  403750:	stp	x22, x21, [sp, #80]
  403754:	stp	x20, x19, [sp, #96]
  403758:	mov	x19, x0
  40375c:	ldr	w8, [x0, #4]
  403760:	ldr	x20, [x0, #72]
  403764:	ldr	x0, [x0, #16]
  403768:	add	x29, sp, #0x10
  40376c:	str	w8, [sp, #8]
  403770:	bl	401ac0 <strlen@plt>
  403774:	sub	x24, x20, x0
  403778:	add	x0, x24, #0x4
  40377c:	bl	403d18 <ferror@plt+0x1dd8>
  403780:	mov	x20, x0
  403784:	bl	401d80 <getchar@plt>
  403788:	cmn	w0, #0x1
  40378c:	b.eq	40392c <ferror@plt+0x19ec>  // b.none
  403790:	ldr	w8, [sp, #8]
  403794:	mov	w21, w0
  403798:	mov	w28, #0x1                   	// #1
  40379c:	mov	w26, #0xa                   	// #10
  4037a0:	stur	w8, [x29, #-4]
  4037a4:	b	4037b0 <ferror@plt+0x1870>
  4037a8:	cmn	w21, #0x1
  4037ac:	b.eq	40392c <ferror@plt+0x19ec>  // b.none
  4037b0:	cmp	w21, #0x3c
  4037b4:	mov	x22, xzr
  4037b8:	b.ne	4038c8 <ferror@plt+0x1988>  // b.any
  4037bc:	ldrh	w8, [x19, #120]
  4037c0:	tbz	w8, #2, 4038c8 <ferror@plt+0x1988>
  4037c4:	mov	w8, #0x3c                  	// #60
  4037c8:	strb	w8, [x20]
  4037cc:	bl	401d40 <__ctype_b_loc@plt>
  4037d0:	ldr	x23, [x0]
  4037d4:	mov	x22, x0
  4037d8:	bl	401d80 <getchar@plt>
  4037dc:	ldrh	w8, [x23, w0, sxtw #1]
  4037e0:	mov	w21, w0
  4037e4:	tbnz	w8, #11, 4037f4 <ferror@plt+0x18b4>
  4037e8:	mov	w25, wzr
  4037ec:	mov	w23, #0x1                   	// #1
  4037f0:	b	403828 <ferror@plt+0x18e8>
  4037f4:	mov	w25, wzr
  4037f8:	mov	w23, #0x1                   	// #1
  4037fc:	strb	w21, [x20, x23]
  403800:	ldr	x27, [x22]
  403804:	madd	w8, w25, w26, w21
  403808:	add	x23, x23, #0x1
  40380c:	sub	w25, w8, #0x30
  403810:	bl	401d80 <getchar@plt>
  403814:	cmp	w25, #0xbf
  403818:	mov	w21, w0
  40381c:	b.gt	403828 <ferror@plt+0x18e8>
  403820:	ldrh	w8, [x27, w21, sxtw #1]
  403824:	tbnz	w8, #11, 4037fc <ferror@plt+0x18bc>
  403828:	cmn	w21, #0x1
  40382c:	b.eq	403844 <ferror@plt+0x1904>  // b.none
  403830:	cmp	w21, #0xa
  403834:	b.eq	403844 <ferror@plt+0x1904>  // b.none
  403838:	add	x8, x23, #0x1
  40383c:	strb	w21, [x20, x23]
  403840:	mov	x23, x8
  403844:	cmp	w21, #0x3e
  403848:	cset	w9, eq  // eq = none
  40384c:	cmp	w25, #0xc0
  403850:	orr	w8, w25, #0x8
  403854:	cset	w10, cc  // cc = lo, ul, last
  403858:	cmp	w25, #0x8
  40385c:	csel	w8, w8, w25, lt  // lt = tstop
  403860:	tst	w10, w9
  403864:	ldr	w9, [sp, #8]
  403868:	csel	x22, xzr, x23, ne  // ne = any
  40386c:	csel	w25, w8, w9, ne  // ne = any
  403870:	ldur	w8, [x29, #-4]
  403874:	str	w25, [x19, #4]
  403878:	cmp	w25, w8
  40387c:	b.eq	403898 <ferror@plt+0x1958>  // b.none
  403880:	ldr	x0, [x19, #16]
  403884:	ldr	x23, [x19, #72]
  403888:	bl	401ac0 <strlen@plt>
  40388c:	mov	w28, wzr
  403890:	sub	x24, x23, x0
  403894:	stur	w25, [x29, #-4]
  403898:	cmn	w21, #0x1
  40389c:	b.eq	4038c8 <ferror@plt+0x1988>  // b.none
  4038a0:	cmp	w21, #0xa
  4038a4:	b.eq	4038c8 <ferror@plt+0x1988>  // b.none
  4038a8:	bl	401d80 <getchar@plt>
  4038ac:	mov	w21, w0
  4038b0:	b	4038c8 <ferror@plt+0x1988>
  4038b4:	add	x23, x22, #0x1
  4038b8:	strb	w21, [x20, x22]
  4038bc:	bl	401d80 <getchar@plt>
  4038c0:	mov	w21, w0
  4038c4:	mov	x22, x23
  4038c8:	cmn	w21, #0x1
  4038cc:	b.eq	4038e0 <ferror@plt+0x19a0>  // b.none
  4038d0:	cmp	w21, #0xa
  4038d4:	b.eq	4038e0 <ferror@plt+0x19a0>  // b.none
  4038d8:	cmp	x22, x24
  4038dc:	b.cc	4038b4 <ferror@plt+0x1974>  // b.lo, b.ul, b.last
  4038e0:	strb	wzr, [x20, x22]
  4038e4:	cbnz	x22, 4038fc <ferror@plt+0x19bc>
  4038e8:	ldrb	w8, [x19, #120]
  4038ec:	tbz	w8, #7, 4038fc <ferror@plt+0x19bc>
  4038f0:	cmp	w21, #0xa
  4038f4:	b.ne	4037a8 <ferror@plt+0x1868>  // b.any
  4038f8:	b	403920 <ferror@plt+0x19e0>
  4038fc:	cbnz	w28, 403908 <ferror@plt+0x19c8>
  403900:	mov	x0, x19
  403904:	bl	40427c <ferror@plt+0x233c>
  403908:	mov	x0, x19
  40390c:	mov	x1, x20
  403910:	bl	404630 <ferror@plt+0x26f0>
  403914:	mov	w28, wzr
  403918:	cmp	w21, #0xa
  40391c:	b.ne	4037a8 <ferror@plt+0x1868>  // b.any
  403920:	bl	401d80 <getchar@plt>
  403924:	mov	w21, w0
  403928:	b	4037a8 <ferror@plt+0x1868>
  40392c:	mov	x0, x20
  403930:	bl	401d70 <free@plt>
  403934:	ldp	x20, x19, [sp, #96]
  403938:	ldp	x22, x21, [sp, #80]
  40393c:	ldp	x24, x23, [sp, #64]
  403940:	ldp	x26, x25, [sp, #48]
  403944:	ldp	x28, x27, [sp, #32]
  403948:	ldp	x29, x30, [sp, #16]
  40394c:	add	sp, sp, #0x70
  403950:	ret
  403954:	stp	x29, x30, [sp, #-32]!
  403958:	str	x19, [sp, #16]
  40395c:	mov	x19, x0
  403960:	ldr	w0, [x0]
  403964:	mov	x29, sp
  403968:	cmn	w0, #0x1
  40396c:	b.eq	403978 <ferror@plt+0x1a38>  // b.none
  403970:	bl	401cb0 <close@plt>
  403974:	cbnz	w0, 40398c <ferror@plt+0x1a4c>
  403978:	ldr	x0, [x19, #16]
  40397c:	bl	401d70 <free@plt>
  403980:	ldr	x19, [sp, #16]
  403984:	ldp	x29, x30, [sp], #32
  403988:	ret
  40398c:	adrp	x1, 408000 <ferror@plt+0x60c0>
  403990:	add	x1, x1, #0x2a
  403994:	mov	w2, #0x5                   	// #5
  403998:	mov	x0, xzr
  40399c:	bl	401e80 <dcgettext@plt>
  4039a0:	mov	x1, x0
  4039a4:	mov	w0, #0x1                   	// #1
  4039a8:	bl	401f20 <err@plt>
  4039ac:	stp	x29, x30, [sp, #-32]!
  4039b0:	adrp	x8, 419000 <ferror@plt+0x170c0>
  4039b4:	ldr	x0, [x8, #1264]
  4039b8:	str	x19, [sp, #16]
  4039bc:	mov	x29, sp
  4039c0:	bl	403a28 <ferror@plt+0x1ae8>
  4039c4:	cbz	w0, 4039d8 <ferror@plt+0x1a98>
  4039c8:	bl	401ef0 <__errno_location@plt>
  4039cc:	ldr	w8, [x0]
  4039d0:	cmp	w8, #0x20
  4039d4:	b.ne	4039f4 <ferror@plt+0x1ab4>  // b.any
  4039d8:	adrp	x8, 419000 <ferror@plt+0x170c0>
  4039dc:	ldr	x0, [x8, #1240]
  4039e0:	bl	403a28 <ferror@plt+0x1ae8>
  4039e4:	cbnz	w0, 403a14 <ferror@plt+0x1ad4>
  4039e8:	ldr	x19, [sp, #16]
  4039ec:	ldp	x29, x30, [sp], #32
  4039f0:	ret
  4039f4:	adrp	x1, 407000 <ferror@plt+0x50c0>
  4039f8:	add	x1, x1, #0x479
  4039fc:	mov	w2, #0x5                   	// #5
  403a00:	mov	x0, xzr
  403a04:	mov	w19, w8
  403a08:	bl	401e80 <dcgettext@plt>
  403a0c:	cbnz	w19, 403a1c <ferror@plt+0x1adc>
  403a10:	bl	401e20 <warnx@plt>
  403a14:	mov	w0, #0x1                   	// #1
  403a18:	bl	401a80 <_exit@plt>
  403a1c:	bl	401d30 <warn@plt>
  403a20:	mov	w0, #0x1                   	// #1
  403a24:	bl	401a80 <_exit@plt>
  403a28:	stp	x29, x30, [sp, #-32]!
  403a2c:	stp	x20, x19, [sp, #16]
  403a30:	mov	x29, sp
  403a34:	mov	x20, x0
  403a38:	bl	401ef0 <__errno_location@plt>
  403a3c:	mov	x19, x0
  403a40:	str	wzr, [x0]
  403a44:	mov	x0, x20
  403a48:	bl	401f40 <ferror@plt>
  403a4c:	cbnz	w0, 403a5c <ferror@plt+0x1b1c>
  403a50:	mov	x0, x20
  403a54:	bl	401e00 <fflush@plt>
  403a58:	cbz	w0, 403a74 <ferror@plt+0x1b34>
  403a5c:	ldr	w8, [x19]
  403a60:	cmp	w8, #0x9
  403a64:	csetm	w0, ne  // ne = any
  403a68:	ldp	x20, x19, [sp, #16]
  403a6c:	ldp	x29, x30, [sp], #32
  403a70:	ret
  403a74:	mov	x0, x20
  403a78:	bl	401ba0 <fileno@plt>
  403a7c:	tbnz	w0, #31, 403a5c <ferror@plt+0x1b1c>
  403a80:	bl	401af0 <dup@plt>
  403a84:	tbnz	w0, #31, 403a5c <ferror@plt+0x1b1c>
  403a88:	bl	401cb0 <close@plt>
  403a8c:	cbnz	w0, 403a5c <ferror@plt+0x1b1c>
  403a90:	b	403a68 <ferror@plt+0x1b28>
  403a94:	stp	x29, x30, [sp, #-48]!
  403a98:	str	x21, [sp, #16]
  403a9c:	stp	x20, x19, [sp, #32]
  403aa0:	mov	x29, sp
  403aa4:	cbz	x0, 403b14 <ferror@plt+0x1bd4>
  403aa8:	ldrsb	x21, [x0]
  403aac:	mov	x19, x0
  403ab0:	cbz	x21, 403b14 <ferror@plt+0x1bd4>
  403ab4:	mov	x20, x1
  403ab8:	bl	401d40 <__ctype_b_loc@plt>
  403abc:	ldr	x8, [x0]
  403ac0:	ldrh	w8, [x8, x21, lsl #1]
  403ac4:	tbnz	w8, #11, 403aec <ferror@plt+0x1bac>
  403ac8:	ldr	x1, [x20]
  403acc:	cbz	x1, 403b14 <ferror@plt+0x1bd4>
  403ad0:	add	x20, x20, #0x10
  403ad4:	mov	x0, x19
  403ad8:	bl	401c80 <strcasecmp@plt>
  403adc:	cbz	w0, 403b64 <ferror@plt+0x1c24>
  403ae0:	ldr	x1, [x20], #16
  403ae4:	cbnz	x1, 403ad4 <ferror@plt+0x1b94>
  403ae8:	b	403b14 <ferror@plt+0x1bd4>
  403aec:	str	xzr, [x29, #24]
  403af0:	bl	401ef0 <__errno_location@plt>
  403af4:	mov	x21, x0
  403af8:	str	wzr, [x0]
  403afc:	add	x1, x29, #0x18
  403b00:	mov	w2, #0xa                   	// #10
  403b04:	mov	x0, x19
  403b08:	bl	401d50 <strtol@plt>
  403b0c:	ldr	w8, [x21]
  403b10:	cbz	w8, 403b28 <ferror@plt+0x1be8>
  403b14:	mov	w0, #0xffffffff            	// #-1
  403b18:	ldp	x20, x19, [sp, #32]
  403b1c:	ldr	x21, [sp, #16]
  403b20:	ldp	x29, x30, [sp], #48
  403b24:	ret
  403b28:	ldr	x8, [x29, #24]
  403b2c:	cmp	x8, x19
  403b30:	b.eq	403b14 <ferror@plt+0x1bd4>  // b.none
  403b34:	cbz	x8, 403b40 <ferror@plt+0x1c00>
  403b38:	ldrb	w8, [x8]
  403b3c:	cbnz	w8, 403b14 <ferror@plt+0x1bd4>
  403b40:	ldr	x8, [x20]
  403b44:	cbz	x8, 403b14 <ferror@plt+0x1bd4>
  403b48:	add	x8, x20, #0x10
  403b4c:	ldur	w9, [x8, #-8]
  403b50:	cmp	w9, w0
  403b54:	b.eq	403b18 <ferror@plt+0x1bd8>  // b.none
  403b58:	ldr	x9, [x8], #16
  403b5c:	cbnz	x9, 403b4c <ferror@plt+0x1c0c>
  403b60:	b	403b14 <ferror@plt+0x1bd4>
  403b64:	ldur	w0, [x20, #-8]
  403b68:	b	403b18 <ferror@plt+0x1bd8>
  403b6c:	stp	x29, x30, [sp, #-48]!
  403b70:	str	x21, [sp, #16]
  403b74:	stp	x20, x19, [sp, #32]
  403b78:	mov	x29, sp
  403b7c:	bl	403cf4 <ferror@plt+0x1db4>
  403b80:	add	x21, x0, #0x1
  403b84:	mov	x20, x0
  403b88:	mov	x0, x21
  403b8c:	bl	403d18 <ferror@plt+0x1dd8>
  403b90:	mov	x1, x21
  403b94:	mov	x19, x0
  403b98:	bl	401e60 <gethostname@plt>
  403b9c:	cbz	w0, 403bb0 <ferror@plt+0x1c70>
  403ba0:	mov	x0, x19
  403ba4:	bl	401d70 <free@plt>
  403ba8:	mov	x19, xzr
  403bac:	b	403bb4 <ferror@plt+0x1c74>
  403bb0:	strb	wzr, [x19, x20]
  403bb4:	mov	x0, x19
  403bb8:	ldp	x20, x19, [sp, #32]
  403bbc:	ldr	x21, [sp, #16]
  403bc0:	ldp	x29, x30, [sp], #48
  403bc4:	ret
  403bc8:	stp	x29, x30, [sp, #-16]!
  403bcc:	mov	x29, sp
  403bd0:	cbz	x0, 403be4 <ferror@plt+0x1ca4>
  403bd4:	bl	401ca0 <strdup@plt>
  403bd8:	cbz	x0, 403c04 <ferror@plt+0x1cc4>
  403bdc:	ldp	x29, x30, [sp], #16
  403be0:	ret
  403be4:	adrp	x0, 407000 <ferror@plt+0x50c0>
  403be8:	adrp	x1, 407000 <ferror@plt+0x50c0>
  403bec:	adrp	x3, 407000 <ferror@plt+0x50c0>
  403bf0:	add	x0, x0, #0x51a
  403bf4:	add	x1, x1, #0x51e
  403bf8:	add	x3, x3, #0x531
  403bfc:	mov	w2, #0x4a                  	// #74
  403c00:	bl	401ee0 <__assert_fail@plt>
  403c04:	adrp	x1, 407000 <ferror@plt+0x50c0>
  403c08:	add	x1, x1, #0x54d
  403c0c:	mov	w0, #0x1                   	// #1
  403c10:	bl	401f20 <err@plt>
  403c14:	sub	sp, sp, #0x100
  403c18:	stp	x29, x30, [sp, #240]
  403c1c:	add	x29, sp, #0xf0
  403c20:	mov	x8, #0xffffffffffffffd0    	// #-48
  403c24:	mov	x9, sp
  403c28:	sub	x10, x29, #0x70
  403c2c:	movk	x8, #0xff80, lsl #32
  403c30:	add	x11, x29, #0x10
  403c34:	add	x9, x9, #0x80
  403c38:	add	x10, x10, #0x30
  403c3c:	stp	x9, x8, [x29, #-16]
  403c40:	stp	x11, x10, [x29, #-32]
  403c44:	stp	x2, x3, [x29, #-112]
  403c48:	stp	x4, x5, [x29, #-96]
  403c4c:	stp	x6, x7, [x29, #-80]
  403c50:	stp	q1, q2, [sp, #16]
  403c54:	str	q0, [sp]
  403c58:	ldp	q0, q1, [x29, #-32]
  403c5c:	sub	x2, x29, #0x40
  403c60:	stp	q3, q4, [sp, #48]
  403c64:	stp	q5, q6, [sp, #80]
  403c68:	str	q7, [sp, #112]
  403c6c:	stp	q0, q1, [x29, #-64]
  403c70:	bl	401d90 <vasprintf@plt>
  403c74:	tbnz	w0, #31, 403c84 <ferror@plt+0x1d44>
  403c78:	ldp	x29, x30, [sp, #240]
  403c7c:	add	sp, sp, #0x100
  403c80:	ret
  403c84:	adrp	x1, 407000 <ferror@plt+0x50c0>
  403c88:	add	x1, x1, #0x565
  403c8c:	mov	w0, #0x1                   	// #1
  403c90:	bl	401f20 <err@plt>
  403c94:	sub	sp, sp, #0x20
  403c98:	mov	x0, sp
  403c9c:	mov	x1, xzr
  403ca0:	stp	x29, x30, [sp, #16]
  403ca4:	add	x29, sp, #0x10
  403ca8:	bl	401c50 <gettimeofday@plt>
  403cac:	mov	x0, sp
  403cb0:	bl	401bb0 <localtime@plt>
  403cb4:	ldp	w4, w8, [x0, #12]
  403cb8:	adrp	x9, 407000 <ferror@plt+0x50c0>
  403cbc:	sxtw	x8, w8
  403cc0:	add	x9, x9, #0x120
  403cc4:	ldp	w6, w5, [x0, #4]
  403cc8:	ldr	x3, [x9, x8, lsl #3]
  403ccc:	ldr	w7, [x0]
  403cd0:	adrp	x0, 419000 <ferror@plt+0x170c0>
  403cd4:	adrp	x2, 407000 <ferror@plt+0x50c0>
  403cd8:	add	x0, x0, #0x50c
  403cdc:	add	x2, x2, #0x5ac
  403ce0:	mov	w1, #0x20                  	// #32
  403ce4:	bl	401b70 <snprintf@plt>
  403ce8:	ldp	x29, x30, [sp, #16]
  403cec:	add	sp, sp, #0x20
  403cf0:	ret
  403cf4:	stp	x29, x30, [sp, #-16]!
  403cf8:	mov	w0, #0xb4                  	// #180
  403cfc:	mov	x29, sp
  403d00:	bl	401e50 <sysconf@plt>
  403d04:	cmp	x0, #0x0
  403d08:	mov	w8, #0x40                  	// #64
  403d0c:	csel	x0, x0, x8, gt
  403d10:	ldp	x29, x30, [sp], #16
  403d14:	ret
  403d18:	stp	x29, x30, [sp, #-32]!
  403d1c:	str	x19, [sp, #16]
  403d20:	mov	x29, sp
  403d24:	mov	x19, x0
  403d28:	bl	401bf0 <malloc@plt>
  403d2c:	cbz	x19, 403d34 <ferror@plt+0x1df4>
  403d30:	cbz	x0, 403d40 <ferror@plt+0x1e00>
  403d34:	ldr	x19, [sp, #16]
  403d38:	ldp	x29, x30, [sp], #32
  403d3c:	ret
  403d40:	adrp	x1, 407000 <ferror@plt+0x50c0>
  403d44:	add	x1, x1, #0x500
  403d48:	mov	w0, #0x1                   	// #1
  403d4c:	mov	x2, x19
  403d50:	bl	401f20 <err@plt>
  403d54:	add	x0, x0, #0x60
  403d58:	ret
  403d5c:	sub	sp, sp, #0x120
  403d60:	stp	x29, x30, [sp, #240]
  403d64:	add	x29, sp, #0xf0
  403d68:	str	x28, [sp, #256]
  403d6c:	stp	x20, x19, [sp, #272]
  403d70:	mov	x19, x1
  403d74:	mov	x20, x0
  403d78:	stp	x2, x3, [x29, #-112]
  403d7c:	stp	x4, x5, [x29, #-96]
  403d80:	stp	x6, x7, [x29, #-80]
  403d84:	stp	q1, q2, [sp, #16]
  403d88:	stp	q3, q4, [sp, #48]
  403d8c:	str	q0, [sp]
  403d90:	stp	q5, q6, [sp, #80]
  403d94:	str	q7, [sp, #112]
  403d98:	bl	403f04 <ferror@plt+0x1fc4>
  403d9c:	cbnz	w0, 403e14 <ferror@plt+0x1ed4>
  403da0:	cbz	x19, 403e34 <ferror@plt+0x1ef4>
  403da4:	cbz	x20, 403dbc <ferror@plt+0x1e7c>
  403da8:	ldr	x8, [x20, #8]
  403dac:	cmp	x8, x20
  403db0:	b.eq	403dbc <ferror@plt+0x1e7c>  // b.none
  403db4:	sub	x8, x8, #0x10
  403db8:	b	403dc0 <ferror@plt+0x1e80>
  403dbc:	mov	x8, xzr
  403dc0:	mov	x9, #0xffffffffffffffd0    	// #-48
  403dc4:	mov	x11, sp
  403dc8:	sub	x12, x29, #0x70
  403dcc:	movk	x9, #0xff80, lsl #32
  403dd0:	add	x10, x29, #0x30
  403dd4:	add	x11, x11, #0x80
  403dd8:	add	x12, x12, #0x30
  403ddc:	stp	x11, x9, [x29, #-16]
  403de0:	stp	x10, x12, [x29, #-32]
  403de4:	ldp	q0, q1, [x29, #-32]
  403de8:	add	x0, x8, #0x8
  403dec:	sub	x2, x29, #0x40
  403df0:	mov	x1, x19
  403df4:	stp	q0, q1, [x29, #-64]
  403df8:	bl	406b78 <ferror@plt+0x4c38>
  403dfc:	cbnz	w0, 403e54 <ferror@plt+0x1f14>
  403e00:	ldp	x20, x19, [sp, #272]
  403e04:	ldr	x28, [sp, #256]
  403e08:	ldp	x29, x30, [sp, #240]
  403e0c:	add	sp, sp, #0x120
  403e10:	ret
  403e14:	adrp	x0, 407000 <ferror@plt+0x50c0>
  403e18:	adrp	x1, 407000 <ferror@plt+0x50c0>
  403e1c:	adrp	x3, 407000 <ferror@plt+0x50c0>
  403e20:	add	x0, x0, #0x677
  403e24:	add	x1, x1, #0x485
  403e28:	add	x3, x3, #0x687
  403e2c:	mov	w2, #0x274                 	// #628
  403e30:	bl	401ee0 <__assert_fail@plt>
  403e34:	adrp	x0, 407000 <ferror@plt+0x50c0>
  403e38:	adrp	x1, 407000 <ferror@plt+0x50c0>
  403e3c:	adrp	x3, 407000 <ferror@plt+0x50c0>
  403e40:	add	x0, x0, #0x6ce
  403e44:	add	x1, x1, #0x485
  403e48:	add	x3, x3, #0x687
  403e4c:	mov	w2, #0x275                 	// #629
  403e50:	bl	401ee0 <__assert_fail@plt>
  403e54:	mov	w0, #0x27d                 	// #637
  403e58:	bl	403f14 <ferror@plt+0x1fd4>
  403e5c:	stp	x29, x30, [sp, #-48]!
  403e60:	stp	x20, x19, [sp, #32]
  403e64:	add	x19, x0, #0x60
  403e68:	mov	x20, x0
  403e6c:	mov	x0, x19
  403e70:	str	x21, [sp, #16]
  403e74:	mov	x29, sp
  403e78:	bl	403f04 <ferror@plt+0x1fc4>
  403e7c:	cbz	w0, 403e88 <ferror@plt+0x1f48>
  403e80:	mov	x19, xzr
  403e84:	b	403e94 <ferror@plt+0x1f54>
  403e88:	mov	x0, x19
  403e8c:	bl	403f38 <ferror@plt+0x1ff8>
  403e90:	mov	x19, x0
  403e94:	add	x20, x20, #0x50
  403e98:	mov	x0, x20
  403e9c:	bl	403f04 <ferror@plt+0x1fc4>
  403ea0:	cbz	w0, 403eb0 <ferror@plt+0x1f70>
  403ea4:	mov	x20, xzr
  403ea8:	cbnz	x19, 403ec0 <ferror@plt+0x1f80>
  403eac:	b	403ee8 <ferror@plt+0x1fa8>
  403eb0:	mov	x0, x20
  403eb4:	bl	403f38 <ferror@plt+0x1ff8>
  403eb8:	mov	x20, x0
  403ebc:	cbz	x19, 403ee8 <ferror@plt+0x1fa8>
  403ec0:	cbz	x20, 403ee8 <ferror@plt+0x1fa8>
  403ec4:	mov	x0, x19
  403ec8:	mov	x1, x20
  403ecc:	bl	405f7c <ferror@plt+0x403c>
  403ed0:	mov	x21, x0
  403ed4:	mov	x0, x19
  403ed8:	bl	401d70 <free@plt>
  403edc:	mov	x0, x20
  403ee0:	bl	401d70 <free@plt>
  403ee4:	b	403ef0 <ferror@plt+0x1fb0>
  403ee8:	cmp	x19, #0x0
  403eec:	csel	x21, x19, x20, ne  // ne = any
  403ef0:	mov	x0, x21
  403ef4:	ldp	x20, x19, [sp, #32]
  403ef8:	ldr	x21, [sp, #16]
  403efc:	ldp	x29, x30, [sp], #48
  403f00:	ret
  403f04:	ldr	x8, [x0]
  403f08:	cmp	x8, x0
  403f0c:	cset	w0, eq  // eq = none
  403f10:	ret
  403f14:	stp	x29, x30, [sp, #-16]!
  403f18:	adrp	x1, 407000 <ferror@plt+0x50c0>
  403f1c:	adrp	x2, 407000 <ferror@plt+0x50c0>
  403f20:	mov	w3, w0
  403f24:	add	x1, x1, #0x6d2
  403f28:	add	x2, x2, #0x485
  403f2c:	mov	w0, #0x1                   	// #1
  403f30:	mov	x29, sp
  403f34:	bl	401f20 <err@plt>
  403f38:	stp	x29, x30, [sp, #-64]!
  403f3c:	stp	x22, x21, [sp, #32]
  403f40:	stp	x20, x19, [sp, #48]
  403f44:	str	x23, [sp, #16]
  403f48:	ldr	x23, [x0]
  403f4c:	mov	x29, sp
  403f50:	cmp	x23, x0
  403f54:	b.eq	403fa8 <ferror@plt+0x2068>  // b.none
  403f58:	mov	x19, x0
  403f5c:	mov	x20, xzr
  403f60:	b	403f70 <ferror@plt+0x2030>
  403f64:	ldr	x23, [x23]
  403f68:	cmp	x23, x19
  403f6c:	b.eq	403fac <ferror@plt+0x206c>  // b.none
  403f70:	sub	x0, x23, #0x10
  403f74:	bl	403fc4 <ferror@plt+0x2084>
  403f78:	cbz	x0, 403f64 <ferror@plt+0x2024>
  403f7c:	mov	x21, x0
  403f80:	mov	x0, x20
  403f84:	mov	x1, x21
  403f88:	bl	405f7c <ferror@plt+0x403c>
  403f8c:	mov	x22, x0
  403f90:	mov	x0, x20
  403f94:	bl	401d70 <free@plt>
  403f98:	mov	x0, x21
  403f9c:	bl	401d70 <free@plt>
  403fa0:	mov	x20, x22
  403fa4:	b	403f64 <ferror@plt+0x2024>
  403fa8:	mov	x20, xzr
  403fac:	mov	x0, x20
  403fb0:	ldp	x20, x19, [sp, #48]
  403fb4:	ldp	x22, x21, [sp, #32]
  403fb8:	ldr	x23, [sp, #16]
  403fbc:	ldp	x29, x30, [sp], #64
  403fc0:	ret
  403fc4:	sub	sp, sp, #0x30
  403fc8:	stp	x29, x30, [sp, #16]
  403fcc:	stp	x20, x19, [sp, #32]
  403fd0:	ldr	x19, [x0, #8]
  403fd4:	mov	x20, x0
  403fd8:	add	x29, sp, #0x10
  403fdc:	mov	x0, x19
  403fe0:	bl	40403c <ferror@plt+0x20fc>
  403fe4:	cbz	w0, 403ff0 <ferror@plt+0x20b0>
  403fe8:	mov	x0, xzr
  403fec:	b	40402c <ferror@plt+0x20ec>
  403ff0:	ldr	x20, [x20]
  403ff4:	adrp	x1, 407000 <ferror@plt+0x50c0>
  403ff8:	add	x1, x1, #0xfaa
  403ffc:	mov	x0, x19
  404000:	bl	406850 <ferror@plt+0x4910>
  404004:	mov	x19, x0
  404008:	adrp	x1, 407000 <ferror@plt+0x50c0>
  40400c:	add	x1, x1, #0x6f1
  404010:	add	x0, sp, #0x8
  404014:	mov	x2, x20
  404018:	mov	x3, x19
  40401c:	bl	403c14 <ferror@plt+0x1cd4>
  404020:	mov	x0, x19
  404024:	bl	401d70 <free@plt>
  404028:	ldr	x0, [sp, #8]
  40402c:	ldp	x20, x19, [sp, #32]
  404030:	ldp	x29, x30, [sp, #16]
  404034:	add	sp, sp, #0x30
  404038:	ret
  40403c:	cbz	x0, 404050 <ferror@plt+0x2110>
  404040:	ldr	x8, [x0]
  404044:	cmp	x8, #0x0
  404048:	cset	w0, eq  // eq = none
  40404c:	ret
  404050:	mov	w0, #0x1                   	// #1
  404054:	ret
  404058:	stp	x29, x30, [sp, #-16]!
  40405c:	mov	w0, #0x1                   	// #1
  404060:	mov	w1, #0x20                  	// #32
  404064:	mov	x29, sp
  404068:	bl	401c70 <calloc@plt>
  40406c:	cbz	x0, 404078 <ferror@plt+0x2138>
  404070:	ldp	x29, x30, [sp], #16
  404074:	ret
  404078:	adrp	x1, 407000 <ferror@plt+0x50c0>
  40407c:	add	x1, x1, #0x500
  404080:	mov	w0, #0x1                   	// #1
  404084:	mov	w2, #0x20                  	// #32
  404088:	bl	401f20 <err@plt>
  40408c:	stp	x29, x30, [sp, #-16]!
  404090:	mov	x2, x1
  404094:	ldr	x1, [x1, #8]
  404098:	mov	x29, sp
  40409c:	bl	4040a8 <ferror@plt+0x2168>
  4040a0:	ldp	x29, x30, [sp], #16
  4040a4:	ret
  4040a8:	str	x0, [x2, #8]
  4040ac:	stp	x2, x1, [x0]
  4040b0:	str	x0, [x1]
  4040b4:	ret
  4040b8:	cbz	x0, 404118 <ferror@plt+0x21d8>
  4040bc:	stp	x29, x30, [sp, #-48]!
  4040c0:	stp	x22, x21, [sp, #16]
  4040c4:	stp	x20, x19, [sp, #32]
  4040c8:	mov	x29, sp
  4040cc:	mov	x19, x0
  4040d0:	bl	401ac0 <strlen@plt>
  4040d4:	mov	x20, x0
  4040d8:	sub	x21, x19, #0x1
  4040dc:	cbz	x20, 404104 <ferror@plt+0x21c4>
  4040e0:	sub	x22, x20, #0x1
  4040e4:	bl	401d40 <__ctype_b_loc@plt>
  4040e8:	ldr	x8, [x0]
  4040ec:	ldrb	w9, [x21, x20]
  4040f0:	mov	x20, x22
  4040f4:	ldrh	w8, [x8, x9, lsl #1]
  4040f8:	tbnz	w8, #13, 4040dc <ferror@plt+0x219c>
  4040fc:	add	x0, x22, #0x1
  404100:	b	404108 <ferror@plt+0x21c8>
  404104:	mov	x0, xzr
  404108:	strb	wzr, [x19, x0]
  40410c:	ldp	x20, x19, [sp, #32]
  404110:	ldp	x22, x21, [sp, #16]
  404114:	ldp	x29, x30, [sp], #48
  404118:	ret
  40411c:	stp	x29, x30, [sp, #-32]!
  404120:	str	x19, [sp, #16]
  404124:	mov	x29, sp
  404128:	mov	x19, x1
  40412c:	bl	401c90 <realloc@plt>
  404130:	cbz	x19, 404138 <ferror@plt+0x21f8>
  404134:	cbz	x0, 404144 <ferror@plt+0x2204>
  404138:	ldr	x19, [sp, #16]
  40413c:	ldp	x29, x30, [sp], #32
  404140:	ret
  404144:	adrp	x1, 407000 <ferror@plt+0x50c0>
  404148:	add	x1, x1, #0x500
  40414c:	mov	w0, #0x1                   	// #1
  404150:	mov	x2, x19
  404154:	bl	401f20 <err@plt>
  404158:	stp	x29, x30, [sp, #-32]!
  40415c:	str	x19, [sp, #16]
  404160:	mov	x19, x0
  404164:	ldr	x0, [x0, #48]
  404168:	mov	x29, sp
  40416c:	cbz	x0, 404180 <ferror@plt+0x2240>
  404170:	ldr	x1, [x19, #56]
  404174:	add	x2, x19, #0x40
  404178:	bl	4042b0 <ferror@plt+0x2370>
  40417c:	b	4041a4 <ferror@plt+0x2264>
  404180:	ldr	x8, [x19, #40]
  404184:	cbnz	x8, 404194 <ferror@plt+0x2254>
  404188:	adrp	x8, 407000 <ferror@plt+0x50c0>
  40418c:	add	x8, x8, #0xf1b
  404190:	str	x8, [x19, #40]
  404194:	ldr	x1, [x19, #40]
  404198:	add	x2, x19, #0x40
  40419c:	mov	x0, x19
  4041a0:	bl	404480 <ferror@plt+0x2540>
  4041a4:	str	w0, [x19]
  4041a8:	ldr	x19, [sp, #16]
  4041ac:	ldp	x29, x30, [sp], #32
  4041b0:	ret
  4041b4:	sub	sp, sp, #0x50
  4041b8:	stp	x29, x30, [sp, #32]
  4041bc:	stp	x20, x19, [sp, #64]
  4041c0:	ldr	w3, [x0, #8]
  4041c4:	mov	x19, x0
  4041c8:	str	x21, [sp, #48]
  4041cc:	add	x29, sp, #0x20
  4041d0:	cbz	w3, 4041ec <ferror@plt+0x22ac>
  4041d4:	adrp	x2, 407000 <ferror@plt+0x50c0>
  4041d8:	add	x2, x2, #0x4e1
  4041dc:	mov	x0, sp
  4041e0:	mov	w1, #0x20                  	// #32
  4041e4:	bl	401b70 <snprintf@plt>
  4041e8:	b	4041f0 <ferror@plt+0x22b0>
  4041ec:	strb	wzr, [sp]
  4041f0:	ldr	w20, [x19, #4]
  4041f4:	add	x21, x19, #0x10
  4041f8:	bl	403c94 <ferror@plt+0x1d54>
  4041fc:	ldr	x4, [x19, #24]
  404200:	adrp	x1, 407000 <ferror@plt+0x50c0>
  404204:	adrp	x3, 419000 <ferror@plt+0x170c0>
  404208:	add	x1, x1, #0xf9e
  40420c:	add	x3, x3, #0x50c
  404210:	mov	x5, sp
  404214:	mov	x0, x21
  404218:	mov	w2, w20
  40421c:	bl	403c14 <ferror@plt+0x1cd4>
  404220:	ldp	x20, x19, [sp, #64]
  404224:	ldr	x21, [sp, #48]
  404228:	ldp	x29, x30, [sp, #32]
  40422c:	add	sp, sp, #0x50
  404230:	ret
  404234:	stp	x29, x30, [sp, #-16]!
  404238:	mov	x29, sp
  40423c:	bl	401f00 <getlogin@plt>
  404240:	cbz	x0, 404254 <ferror@plt+0x2314>
  404244:	ldrb	w8, [x0]
  404248:	cbz	w8, 404254 <ferror@plt+0x2314>
  40424c:	ldp	x29, x30, [sp], #16
  404250:	ret
  404254:	bl	401b20 <geteuid@plt>
  404258:	bl	401d20 <getpwuid@plt>
  40425c:	cbz	x0, 40426c <ferror@plt+0x232c>
  404260:	ldr	x0, [x0]
  404264:	ldp	x29, x30, [sp], #16
  404268:	ret
  40426c:	adrp	x0, 407000 <ferror@plt+0x50c0>
  404270:	add	x0, x0, #0xfac
  404274:	ldp	x29, x30, [sp], #16
  404278:	ret
  40427c:	stp	x29, x30, [sp, #-32]!
  404280:	str	x19, [sp, #16]
  404284:	mov	x19, x0
  404288:	ldr	x0, [x0, #16]
  40428c:	mov	x29, sp
  404290:	bl	401d70 <free@plt>
  404294:	ldr	x8, [x19, #112]
  404298:	mov	x0, x19
  40429c:	str	xzr, [x19, #16]
  4042a0:	blr	x8
  4042a4:	ldr	x19, [sp, #16]
  4042a8:	ldp	x29, x30, [sp], #32
  4042ac:	ret
  4042b0:	sub	sp, sp, #0xa0
  4042b4:	stp	x28, x27, [sp, #80]
  4042b8:	adrp	x27, 407000 <ferror@plt+0x50c0>
  4042bc:	stp	x26, x25, [sp, #96]
  4042c0:	stp	x22, x21, [sp, #128]
  4042c4:	stp	x20, x19, [sp, #144]
  4042c8:	mov	x21, x2
  4042cc:	mov	x22, x1
  4042d0:	mov	x19, x0
  4042d4:	mov	w26, wzr
  4042d8:	mov	w28, wzr
  4042dc:	mov	w25, #0xffffffff            	// #-1
  4042e0:	add	x27, x27, #0xf24
  4042e4:	mov	x20, x1
  4042e8:	stp	x29, x30, [sp, #64]
  4042ec:	stp	x24, x23, [sp, #112]
  4042f0:	add	x29, sp, #0x40
  4042f4:	b	404310 <ferror@plt+0x23d0>
  4042f8:	mov	x0, x8
  4042fc:	bl	401a90 <freeaddrinfo@plt>
  404300:	add	w26, w26, #0x1
  404304:	cmp	w26, #0x2
  404308:	cset	w28, eq  // eq = none
  40430c:	b.eq	4043dc <ferror@plt+0x249c>  // b.none
  404310:	movi	v0.2d, #0x0
  404314:	stp	q0, q0, [sp, #32]
  404318:	str	q0, [sp, #16]
  40431c:	cbnz	w26, 404340 <ferror@plt+0x2400>
  404320:	ldrb	w8, [x21]
  404324:	tbz	w8, #1, 404340 <ferror@plt+0x2400>
  404328:	adrp	x8, 407000 <ferror@plt+0x50c0>
  40432c:	cmp	x22, #0x0
  404330:	add	x8, x8, #0x1fa
  404334:	mov	w25, #0x2                   	// #2
  404338:	csel	x20, x8, x20, eq  // eq = none
  40433c:	str	w25, [sp, #24]
  404340:	cmp	w26, #0x1
  404344:	b.ne	404364 <ferror@plt+0x2424>  // b.any
  404348:	ldrb	w8, [x21]
  40434c:	tbz	w8, #2, 404364 <ferror@plt+0x2424>
  404350:	cmp	x22, #0x0
  404354:	mov	w8, #0x1                   	// #1
  404358:	csel	x20, x27, x20, eq  // eq = none
  40435c:	mov	w25, #0x4                   	// #4
  404360:	str	w8, [sp, #24]
  404364:	ldr	w8, [sp, #24]
  404368:	cbz	w8, 404300 <ferror@plt+0x23c0>
  40436c:	add	x2, sp, #0x10
  404370:	add	x3, sp, #0x8
  404374:	mov	x0, x19
  404378:	mov	x1, x20
  40437c:	str	wzr, [sp, #20]
  404380:	bl	401e30 <getaddrinfo@plt>
  404384:	cbnz	w0, 40441c <ferror@plt+0x24dc>
  404388:	ldr	x8, [sp, #8]
  40438c:	ldp	w0, w1, [x8, #4]
  404390:	ldr	w2, [x8, #12]
  404394:	bl	401df0 <socket@plt>
  404398:	ldr	x8, [sp, #8]
  40439c:	mov	w23, w0
  4043a0:	cmn	w0, #0x1
  4043a4:	b.eq	4042f8 <ferror@plt+0x23b8>  // b.none
  4043a8:	ldr	x1, [x8, #24]
  4043ac:	ldr	w2, [x8, #16]
  4043b0:	mov	w0, w23
  4043b4:	bl	401db0 <connect@plt>
  4043b8:	ldr	x8, [sp, #8]
  4043bc:	mov	w24, w0
  4043c0:	mov	x0, x8
  4043c4:	bl	401a90 <freeaddrinfo@plt>
  4043c8:	cmn	w24, #0x1
  4043cc:	b.ne	4043dc <ferror@plt+0x249c>  // b.any
  4043d0:	mov	w0, w23
  4043d4:	bl	401cb0 <close@plt>
  4043d8:	b	404300 <ferror@plt+0x23c0>
  4043dc:	tbnz	w28, #0, 404458 <ferror@plt+0x2518>
  4043e0:	cmp	w25, #0x1
  4043e4:	b.lt	4043f8 <ferror@plt+0x24b8>  // b.tstop
  4043e8:	ldr	w8, [x21]
  4043ec:	cmp	w25, w8
  4043f0:	b.eq	4043f8 <ferror@plt+0x24b8>  // b.none
  4043f4:	str	w25, [x21]
  4043f8:	mov	w0, w23
  4043fc:	ldp	x20, x19, [sp, #144]
  404400:	ldp	x22, x21, [sp, #128]
  404404:	ldp	x24, x23, [sp, #112]
  404408:	ldp	x26, x25, [sp, #96]
  40440c:	ldp	x28, x27, [sp, #80]
  404410:	ldp	x29, x30, [sp, #64]
  404414:	add	sp, sp, #0xa0
  404418:	ret
  40441c:	adrp	x1, 407000 <ferror@plt+0x50c0>
  404420:	mov	w23, w0
  404424:	add	x1, x1, #0xf30
  404428:	mov	w2, #0x5                   	// #5
  40442c:	mov	x0, xzr
  404430:	bl	401e80 <dcgettext@plt>
  404434:	mov	x21, x0
  404438:	mov	w0, w23
  40443c:	bl	401a70 <gai_strerror@plt>
  404440:	mov	x4, x0
  404444:	mov	w0, #0x1                   	// #1
  404448:	mov	x1, x21
  40444c:	mov	x2, x19
  404450:	mov	x3, x20
  404454:	bl	401eb0 <errx@plt>
  404458:	adrp	x1, 407000 <ferror@plt+0x50c0>
  40445c:	add	x1, x1, #0xf56
  404460:	mov	w2, #0x5                   	// #5
  404464:	mov	x0, xzr
  404468:	bl	401e80 <dcgettext@plt>
  40446c:	mov	x1, x0
  404470:	mov	w0, #0x1                   	// #1
  404474:	mov	x2, x19
  404478:	mov	x3, x20
  40447c:	bl	401eb0 <errx@plt>
  404480:	sub	sp, sp, #0x70
  404484:	str	x0, [sp, #8]
  404488:	mov	x0, x1
  40448c:	stp	x29, x30, [sp, #16]
  404490:	stp	x28, x27, [sp, #32]
  404494:	stp	x26, x25, [sp, #48]
  404498:	stp	x24, x23, [sp, #64]
  40449c:	stp	x22, x21, [sp, #80]
  4044a0:	stp	x20, x19, [sp, #96]
  4044a4:	add	x29, sp, #0x10
  4044a8:	mov	x20, x2
  4044ac:	mov	x19, x1
  4044b0:	bl	401ac0 <strlen@plt>
  4044b4:	cmp	x0, #0x6c
  4044b8:	b.cs	4045e8 <ferror@plt+0x26a8>  // b.hs, b.nlast
  4044bc:	adrp	x23, 419000 <ferror@plt+0x170c0>
  4044c0:	add	x23, x23, #0x52c
  4044c4:	mov	w8, #0x1                   	// #1
  4044c8:	mov	x0, x23
  4044cc:	strh	w8, [x0], #2
  4044d0:	mov	x1, x19
  4044d4:	bl	401e10 <strcpy@plt>
  4044d8:	mov	w26, #0x2                   	// #2
  4044dc:	mov	w22, #0xffffffff            	// #-1
  4044e0:	mov	w27, #0x4                   	// #4
  4044e4:	mov	w25, #0x2                   	// #2
  4044e8:	mov	w24, #0xffffffff            	// #-1
  4044ec:	cmp	w25, #0x2
  4044f0:	b.eq	404558 <ferror@plt+0x2618>  // b.none
  4044f4:	cbz	w25, 404594 <ferror@plt+0x2654>
  4044f8:	mov	w1, #0xffffffff            	// #-1
  4044fc:	subs	w28, w25, #0x1
  404500:	b.ne	404514 <ferror@plt+0x25d4>  // b.any
  404504:	ldr	w8, [x20]
  404508:	tst	w8, #0x4
  40450c:	csel	w24, w24, w27, eq  // eq = none
  404510:	csinc	w1, w1, wzr, eq  // eq = none
  404514:	cmn	w1, #0x1
  404518:	b.eq	40457c <ferror@plt+0x263c>  // b.none
  40451c:	mov	w0, #0x1                   	// #1
  404520:	mov	w2, wzr
  404524:	mov	w21, #0x1                   	// #1
  404528:	bl	401df0 <socket@plt>
  40452c:	mov	w22, w0
  404530:	cmn	w0, #0x1
  404534:	b.eq	404580 <ferror@plt+0x2640>  // b.none
  404538:	mov	w2, #0x6e                  	// #110
  40453c:	mov	w0, w22
  404540:	mov	x1, x23
  404544:	bl	401db0 <connect@plt>
  404548:	cmn	w0, #0x1
  40454c:	b.eq	404574 <ferror@plt+0x2634>  // b.none
  404550:	mov	w21, wzr
  404554:	b	404580 <ferror@plt+0x2640>
  404558:	ldr	w8, [x20]
  40455c:	tst	w8, #0x2
  404560:	csel	w24, w24, w26, eq  // eq = none
  404564:	csinv	w1, w26, wzr, ne  // ne = any
  404568:	subs	w28, w25, #0x1
  40456c:	b.eq	404504 <ferror@plt+0x25c4>  // b.none
  404570:	b	404514 <ferror@plt+0x25d4>
  404574:	mov	w0, w22
  404578:	bl	401cb0 <close@plt>
  40457c:	mov	w21, #0x1                   	// #1
  404580:	cbz	w21, 404594 <ferror@plt+0x2654>
  404584:	mov	w25, w28
  404588:	cmp	w25, #0x2
  40458c:	b.ne	4044f4 <ferror@plt+0x25b4>  // b.any
  404590:	b	404558 <ferror@plt+0x2618>
  404594:	cbz	w25, 4045b4 <ferror@plt+0x2674>
  404598:	cmp	w24, #0x1
  40459c:	b.lt	4045c4 <ferror@plt+0x2684>  // b.tstop
  4045a0:	ldr	w8, [x20]
  4045a4:	cmp	w24, w8
  4045a8:	b.eq	4045c4 <ferror@plt+0x2684>  // b.none
  4045ac:	str	w24, [x20]
  4045b0:	b	4045c4 <ferror@plt+0x2684>
  4045b4:	ldr	x8, [sp, #8]
  4045b8:	ldrb	w8, [x8, #120]
  4045bc:	tbnz	w8, #0, 40460c <ferror@plt+0x26cc>
  4045c0:	mov	w22, #0xffffffff            	// #-1
  4045c4:	mov	w0, w22
  4045c8:	ldp	x20, x19, [sp, #96]
  4045cc:	ldp	x22, x21, [sp, #80]
  4045d0:	ldp	x24, x23, [sp, #64]
  4045d4:	ldp	x26, x25, [sp, #48]
  4045d8:	ldp	x28, x27, [sp, #32]
  4045dc:	ldp	x29, x30, [sp, #16]
  4045e0:	add	sp, sp, #0x70
  4045e4:	ret
  4045e8:	adrp	x1, 407000 <ferror@plt+0x50c0>
  4045ec:	add	x1, x1, #0xf76
  4045f0:	mov	w2, #0x5                   	// #5
  4045f4:	mov	x0, xzr
  4045f8:	bl	401e80 <dcgettext@plt>
  4045fc:	mov	x1, x0
  404600:	mov	w0, #0x1                   	// #1
  404604:	mov	x2, x19
  404608:	bl	401eb0 <errx@plt>
  40460c:	adrp	x1, 407000 <ferror@plt+0x50c0>
  404610:	add	x1, x1, #0xf94
  404614:	mov	w2, #0x5                   	// #5
  404618:	mov	x0, xzr
  40461c:	bl	401e80 <dcgettext@plt>
  404620:	mov	x1, x0
  404624:	mov	w0, #0x1                   	// #1
  404628:	mov	x2, x19
  40462c:	bl	401f20 <err@plt>
  404630:	sub	sp, sp, #0xe0
  404634:	stp	x29, x30, [sp, #160]
  404638:	add	x29, sp, #0xa0
  40463c:	stp	x24, x23, [sp, #176]
  404640:	stp	x22, x21, [sp, #192]
  404644:	stp	x20, x19, [sp, #208]
  404648:	stur	xzr, [x29, #-72]
  40464c:	ldrb	w8, [x0, #120]
  404650:	mov	x19, x0
  404654:	mov	x21, x1
  404658:	tbnz	w8, #1, 404664 <ferror@plt+0x2724>
  40465c:	ldr	w8, [x19]
  404660:	tbnz	w8, #31, 404674 <ferror@plt+0x2734>
  404664:	ldrb	w8, [x19, #121]
  404668:	tbnz	w8, #0, 404684 <ferror@plt+0x2744>
  40466c:	mov	w20, wzr
  404670:	b	4046d0 <ferror@plt+0x2790>
  404674:	mov	x0, x19
  404678:	bl	4048a0 <ferror@plt+0x2960>
  40467c:	ldrb	w8, [x19, #121]
  404680:	tbz	w8, #0, 40466c <ferror@plt+0x272c>
  404684:	ldr	x0, [x19, #16]
  404688:	bl	401ac0 <strlen@plt>
  40468c:	mov	x20, x0
  404690:	mov	x0, x21
  404694:	bl	401ac0 <strlen@plt>
  404698:	adrp	x1, 407000 <ferror@plt+0x50c0>
  40469c:	add	x2, x0, x20
  4046a0:	add	x1, x1, #0xfb6
  4046a4:	sub	x0, x29, #0x48
  4046a8:	bl	403c14 <ferror@plt+0x1cd4>
  4046ac:	ldur	x8, [x29, #-72]
  4046b0:	stur	x8, [x29, #-64]
  4046b4:	cbz	w0, 4046c0 <ferror@plt+0x2780>
  4046b8:	sxtw	x0, w0
  4046bc:	b	4046c8 <ferror@plt+0x2788>
  4046c0:	ldur	x0, [x29, #-72]
  4046c4:	bl	401ac0 <strlen@plt>
  4046c8:	mov	w20, #0x1                   	// #1
  4046cc:	stur	x0, [x29, #-56]
  4046d0:	ldr	x0, [x19, #16]
  4046d4:	sub	x23, x29, #0x40
  4046d8:	add	x24, x23, w20, uxtw #4
  4046dc:	add	w22, w20, #0x1
  4046e0:	str	x0, [x24]
  4046e4:	bl	401ac0 <strlen@plt>
  4046e8:	str	x0, [x24, #8]
  4046ec:	add	x22, x23, w22, uxtw #4
  4046f0:	mov	x0, x21
  4046f4:	orr	w20, w20, #0x2
  4046f8:	str	x21, [x22]
  4046fc:	bl	401ac0 <strlen@plt>
  404700:	str	x0, [x22, #8]
  404704:	ldrh	w8, [x19, #120]
  404708:	tbnz	w8, #1, 4047e4 <ferror@plt+0x28a4>
  40470c:	ldr	w9, [x19]
  404710:	tbnz	w9, #31, 4047e4 <ferror@plt+0x28a4>
  404714:	movi	v0.2d, #0x0
  404718:	str	xzr, [sp, #80]
  40471c:	stp	q0, q0, [sp, #48]
  404720:	str	q0, [sp, #32]
  404724:	tbnz	w8, #8, 404754 <ferror@plt+0x2814>
  404728:	ldr	w8, [x19, #64]
  40472c:	cmp	w8, #0x4
  404730:	b.ne	404754 <ferror@plt+0x2814>  // b.any
  404734:	sub	x8, x29, #0x40
  404738:	adrp	x9, 407000 <ferror@plt+0x50c0>
  40473c:	add	w11, w20, #0x1
  404740:	add	x9, x9, #0x88d
  404744:	mov	w10, #0x1                   	// #1
  404748:	add	x8, x8, w20, uxtw #4
  40474c:	mov	w20, w11
  404750:	stp	x9, x10, [x8]
  404754:	sub	x8, x29, #0x40
  404758:	stp	x8, x20, [sp, #48]
  40475c:	ldr	w21, [x19, #8]
  404760:	cbz	w21, 4047b4 <ferror@plt+0x2874>
  404764:	ldr	x8, [x19, #48]
  404768:	cbnz	x8, 4047b4 <ferror@plt+0x2874>
  40476c:	bl	401bd0 <getpid@plt>
  404770:	cmp	w21, w0
  404774:	b.eq	4047b4 <ferror@plt+0x2874>  // b.none
  404778:	bl	401b20 <geteuid@plt>
  40477c:	cbnz	w0, 4047b4 <ferror@plt+0x2874>
  404780:	ldr	w0, [x19, #8]
  404784:	mov	w1, wzr
  404788:	bl	401b60 <kill@plt>
  40478c:	cbnz	w0, 4047b4 <ferror@plt+0x2874>
  404790:	mov	x11, #0x1                   	// #1
  404794:	mov	x8, sp
  404798:	mov	w9, #0x20                  	// #32
  40479c:	mov	w10, #0x1c                  	// #28
  4047a0:	movk	x11, #0x2, lsl #32
  4047a4:	stp	x8, x9, [sp, #64]
  4047a8:	stp	x10, x11, [sp]
  4047ac:	ldr	w8, [x19, #8]
  4047b0:	str	w8, [sp, #16]
  4047b4:	ldr	w0, [x19]
  4047b8:	add	x1, sp, #0x20
  4047bc:	mov	w2, #0x4000                	// #16384
  4047c0:	bl	401c60 <sendmsg@plt>
  4047c4:	tbz	x0, #63, 4047e4 <ferror@plt+0x28a4>
  4047c8:	mov	x0, x19
  4047cc:	bl	4048a0 <ferror@plt+0x2960>
  4047d0:	ldr	w0, [x19]
  4047d4:	add	x1, sp, #0x20
  4047d8:	mov	w2, #0x4000                	// #16384
  4047dc:	bl	401c60 <sendmsg@plt>
  4047e0:	tbnz	x0, #63, 40485c <ferror@plt+0x291c>
  4047e4:	ldrb	w8, [x19, #120]
  4047e8:	tbz	w8, #3, 40483c <ferror@plt+0x28fc>
  4047ec:	sub	x8, x29, #0x40
  4047f0:	add	x8, x8, w20, uxtw #4
  4047f4:	ldur	x8, [x8, #-16]
  4047f8:	ldrb	w8, [x8]
  4047fc:	cmp	w8, #0xa
  404800:	b.eq	40482c <ferror@plt+0x28ec>  // b.none
  404804:	cmp	w20, #0x4
  404808:	b.cs	404880 <ferror@plt+0x2940>  // b.hs, b.nlast
  40480c:	sub	x8, x29, #0x40
  404810:	adrp	x9, 407000 <ferror@plt+0x50c0>
  404814:	add	w11, w20, #0x1
  404818:	add	x9, x9, #0x88d
  40481c:	mov	w10, #0x1                   	// #1
  404820:	add	x8, x8, x20, lsl #4
  404824:	mov	w20, w11
  404828:	stp	x9, x10, [x8]
  40482c:	sub	x1, x29, #0x40
  404830:	mov	w0, #0x2                   	// #2
  404834:	mov	w2, w20
  404838:	bl	401e90 <writev@plt>
  40483c:	ldur	x0, [x29, #-72]
  404840:	bl	401d70 <free@plt>
  404844:	ldp	x20, x19, [sp, #208]
  404848:	ldp	x22, x21, [sp, #192]
  40484c:	ldp	x24, x23, [sp, #176]
  404850:	ldp	x29, x30, [sp, #160]
  404854:	add	sp, sp, #0xe0
  404858:	ret
  40485c:	adrp	x1, 408000 <ferror@plt+0x60c0>
  404860:	add	x1, x1, #0x16
  404864:	mov	w2, #0x5                   	// #5
  404868:	mov	x0, xzr
  40486c:	bl	401e80 <dcgettext@plt>
  404870:	bl	401d30 <warn@plt>
  404874:	ldrb	w8, [x19, #120]
  404878:	tbnz	w8, #3, 4047ec <ferror@plt+0x28ac>
  40487c:	b	40483c <ferror@plt+0x28fc>
  404880:	adrp	x0, 407000 <ferror@plt+0x50c0>
  404884:	adrp	x1, 407000 <ferror@plt+0x50c0>
  404888:	adrp	x3, 407000 <ferror@plt+0x50c0>
  40488c:	add	x0, x0, #0xfbb
  404890:	add	x1, x1, #0x485
  404894:	add	x3, x3, #0xfdc
  404898:	mov	w2, #0x217                 	// #535
  40489c:	bl	401ee0 <__assert_fail@plt>
  4048a0:	stp	x29, x30, [sp, #-32]!
  4048a4:	str	x19, [sp, #16]
  4048a8:	mov	x19, x0
  4048ac:	ldr	w0, [x0]
  4048b0:	mov	x29, sp
  4048b4:	cmn	w0, #0x1
  4048b8:	b.eq	4048c0 <ferror@plt+0x2980>  // b.none
  4048bc:	bl	401cb0 <close@plt>
  4048c0:	mov	w8, #0xffffffff            	// #-1
  4048c4:	mov	x0, x19
  4048c8:	str	w8, [x19]
  4048cc:	bl	404158 <ferror@plt+0x2218>
  4048d0:	ldr	x19, [sp, #16]
  4048d4:	ldp	x29, x30, [sp], #32
  4048d8:	ret
  4048dc:	adrp	x8, 419000 <ferror@plt+0x170c0>
  4048e0:	str	w0, [x8, #1232]
  4048e4:	ret
  4048e8:	sub	sp, sp, #0x80
  4048ec:	stp	x29, x30, [sp, #32]
  4048f0:	stp	x28, x27, [sp, #48]
  4048f4:	stp	x26, x25, [sp, #64]
  4048f8:	stp	x24, x23, [sp, #80]
  4048fc:	stp	x22, x21, [sp, #96]
  404900:	stp	x20, x19, [sp, #112]
  404904:	add	x29, sp, #0x20
  404908:	str	xzr, [x1]
  40490c:	cbz	x0, 404948 <ferror@plt+0x2a08>
  404910:	ldrb	w8, [x0]
  404914:	mov	x21, x0
  404918:	cbz	w8, 404948 <ferror@plt+0x2a08>
  40491c:	mov	x20, x2
  404920:	mov	x19, x1
  404924:	bl	401d40 <__ctype_b_loc@plt>
  404928:	ldr	x8, [x0]
  40492c:	mov	x23, x0
  404930:	mov	x9, x21
  404934:	ldrb	w10, [x9], #1
  404938:	ldrh	w11, [x8, x10, lsl #1]
  40493c:	tbnz	w11, #13, 404934 <ferror@plt+0x29f4>
  404940:	cmp	w10, #0x2d
  404944:	b.ne	404960 <ferror@plt+0x2a20>  // b.any
  404948:	mov	w21, #0xffffffea            	// #-22
  40494c:	tbz	w21, #31, 404b8c <ferror@plt+0x2c4c>
  404950:	neg	w19, w21
  404954:	bl	401ef0 <__errno_location@plt>
  404958:	str	w19, [x0]
  40495c:	b	404b8c <ferror@plt+0x2c4c>
  404960:	bl	401ef0 <__errno_location@plt>
  404964:	mov	x25, x0
  404968:	str	wzr, [x0]
  40496c:	sub	x1, x29, #0x8
  404970:	mov	x0, x21
  404974:	mov	w2, wzr
  404978:	stur	xzr, [x29, #-8]
  40497c:	bl	401cd0 <strtoumax@plt>
  404980:	ldur	x24, [x29, #-8]
  404984:	str	x0, [sp, #16]
  404988:	cmp	x24, x21
  40498c:	b.eq	4049a4 <ferror@plt+0x2a64>  // b.none
  404990:	add	x8, x0, #0x1
  404994:	cmp	x8, #0x1
  404998:	b.hi	4049bc <ferror@plt+0x2a7c>  // b.pmore
  40499c:	ldr	w8, [x25]
  4049a0:	cbz	w8, 4049bc <ferror@plt+0x2a7c>
  4049a4:	ldr	w8, [x25]
  4049a8:	mov	w9, #0xffffffea            	// #-22
  4049ac:	cmp	w8, #0x0
  4049b0:	csneg	w21, w9, w8, eq  // eq = none
  4049b4:	tbz	w21, #31, 404b8c <ferror@plt+0x2c4c>
  4049b8:	b	404950 <ferror@plt+0x2a10>
  4049bc:	cbz	x24, 404b7c <ferror@plt+0x2c3c>
  4049c0:	ldrb	w8, [x24]
  4049c4:	cbz	w8, 404b7c <ferror@plt+0x2c3c>
  4049c8:	mov	w28, wzr
  4049cc:	mov	w21, wzr
  4049d0:	mov	x22, xzr
  4049d4:	b	4049ec <ferror@plt+0x2aac>
  4049d8:	mov	x27, xzr
  4049dc:	cbz	x22, 404a74 <ferror@plt+0x2b34>
  4049e0:	mov	w21, #0xffffffea            	// #-22
  4049e4:	mov	w8, wzr
  4049e8:	tbz	wzr, #0, 404b88 <ferror@plt+0x2c48>
  4049ec:	ldrb	w8, [x24, #1]
  4049f0:	cmp	w8, #0x61
  4049f4:	b.le	404a34 <ferror@plt+0x2af4>
  4049f8:	cmp	w8, #0x62
  4049fc:	b.eq	404a3c <ferror@plt+0x2afc>  // b.none
  404a00:	cmp	w8, #0x69
  404a04:	b.ne	404a48 <ferror@plt+0x2b08>  // b.any
  404a08:	ldrb	w9, [x24, #2]
  404a0c:	orr	w9, w9, #0x20
  404a10:	cmp	w9, #0x62
  404a14:	b.ne	404a20 <ferror@plt+0x2ae0>  // b.any
  404a18:	ldrb	w9, [x24, #3]
  404a1c:	cbz	w9, 404bb0 <ferror@plt+0x2c70>
  404a20:	cmp	w8, #0x42
  404a24:	b.eq	404a3c <ferror@plt+0x2afc>  // b.none
  404a28:	cmp	w8, #0x62
  404a2c:	b.ne	404a44 <ferror@plt+0x2b04>  // b.any
  404a30:	b	404a3c <ferror@plt+0x2afc>
  404a34:	cmp	w8, #0x42
  404a38:	b.ne	404a44 <ferror@plt+0x2b04>  // b.any
  404a3c:	ldrb	w9, [x24, #2]
  404a40:	cbz	w9, 404bb8 <ferror@plt+0x2c78>
  404a44:	cbz	w8, 404bb0 <ferror@plt+0x2c70>
  404a48:	bl	401b80 <localeconv@plt>
  404a4c:	cbz	x0, 404a5c <ferror@plt+0x2b1c>
  404a50:	ldr	x26, [x0]
  404a54:	cbnz	x26, 404a64 <ferror@plt+0x2b24>
  404a58:	b	4049d8 <ferror@plt+0x2a98>
  404a5c:	mov	x26, xzr
  404a60:	cbz	x26, 4049d8 <ferror@plt+0x2a98>
  404a64:	mov	x0, x26
  404a68:	bl	401ac0 <strlen@plt>
  404a6c:	mov	x27, x0
  404a70:	cbnz	x22, 4049e0 <ferror@plt+0x2aa0>
  404a74:	mov	w8, wzr
  404a78:	cbz	x26, 404af4 <ferror@plt+0x2bb4>
  404a7c:	ldrb	w9, [x24]
  404a80:	cbz	w9, 404b00 <ferror@plt+0x2bc0>
  404a84:	mov	x0, x26
  404a88:	mov	x1, x24
  404a8c:	mov	x2, x27
  404a90:	bl	401c10 <strncmp@plt>
  404a94:	cbnz	w0, 4049e0 <ferror@plt+0x2aa0>
  404a98:	add	x24, x24, x27
  404a9c:	ldrb	w8, [x24]
  404aa0:	cmp	w8, #0x30
  404aa4:	b.ne	404ab8 <ferror@plt+0x2b78>  // b.any
  404aa8:	ldrb	w8, [x24, #1]!
  404aac:	add	w28, w28, #0x1
  404ab0:	cmp	w8, #0x30
  404ab4:	b.eq	404aa8 <ferror@plt+0x2b68>  // b.none
  404ab8:	ldr	x9, [x23]
  404abc:	sxtb	x8, w8
  404ac0:	ldrh	w8, [x9, x8, lsl #1]
  404ac4:	tbnz	w8, #11, 404b0c <ferror@plt+0x2bcc>
  404ac8:	mov	x22, xzr
  404acc:	stur	x24, [x29, #-8]
  404ad0:	cbz	x22, 404ae4 <ferror@plt+0x2ba4>
  404ad4:	ldur	x8, [x29, #-8]
  404ad8:	cbz	x8, 404b64 <ferror@plt+0x2c24>
  404adc:	ldrb	w8, [x8]
  404ae0:	cbz	w8, 404b70 <ferror@plt+0x2c30>
  404ae4:	ldur	x24, [x29, #-8]
  404ae8:	mov	w8, #0x1                   	// #1
  404aec:	tbnz	w8, #0, 4049ec <ferror@plt+0x2aac>
  404af0:	b	404b88 <ferror@plt+0x2c48>
  404af4:	mov	w21, #0xffffffea            	// #-22
  404af8:	tbnz	w8, #0, 4049ec <ferror@plt+0x2aac>
  404afc:	b	404b88 <ferror@plt+0x2c48>
  404b00:	mov	w21, #0xffffffea            	// #-22
  404b04:	tbnz	w8, #0, 4049ec <ferror@plt+0x2aac>
  404b08:	b	404b88 <ferror@plt+0x2c48>
  404b0c:	sub	x1, x29, #0x8
  404b10:	mov	x0, x24
  404b14:	mov	w2, wzr
  404b18:	str	wzr, [x25]
  404b1c:	stur	xzr, [x29, #-8]
  404b20:	bl	401cd0 <strtoumax@plt>
  404b24:	ldur	x8, [x29, #-8]
  404b28:	mov	x22, x0
  404b2c:	cmp	x8, x24
  404b30:	b.eq	404b48 <ferror@plt+0x2c08>  // b.none
  404b34:	add	x8, x22, #0x1
  404b38:	cmp	x8, #0x1
  404b3c:	b.hi	404ad0 <ferror@plt+0x2b90>  // b.pmore
  404b40:	ldr	w8, [x25]
  404b44:	cbz	w8, 404ad0 <ferror@plt+0x2b90>
  404b48:	ldr	w9, [x25]
  404b4c:	mov	w10, #0xffffffea            	// #-22
  404b50:	mov	w8, wzr
  404b54:	cmp	w9, #0x0
  404b58:	csneg	w21, w10, w9, eq  // eq = none
  404b5c:	tbnz	w8, #0, 4049ec <ferror@plt+0x2aac>
  404b60:	b	404b88 <ferror@plt+0x2c48>
  404b64:	mov	w21, #0xffffffea            	// #-22
  404b68:	tbnz	w8, #0, 4049ec <ferror@plt+0x2aac>
  404b6c:	b	404b88 <ferror@plt+0x2c48>
  404b70:	mov	w21, #0xffffffea            	// #-22
  404b74:	tbnz	w8, #0, 4049ec <ferror@plt+0x2aac>
  404b78:	b	404b88 <ferror@plt+0x2c48>
  404b7c:	mov	w21, wzr
  404b80:	ldr	x8, [sp, #16]
  404b84:	str	x8, [x19]
  404b88:	tbnz	w21, #31, 404950 <ferror@plt+0x2a10>
  404b8c:	mov	w0, w21
  404b90:	ldp	x20, x19, [sp, #112]
  404b94:	ldp	x22, x21, [sp, #96]
  404b98:	ldp	x24, x23, [sp, #80]
  404b9c:	ldp	x26, x25, [sp, #64]
  404ba0:	ldp	x28, x27, [sp, #48]
  404ba4:	ldp	x29, x30, [sp, #32]
  404ba8:	add	sp, sp, #0x80
  404bac:	ret
  404bb0:	mov	w23, #0x400                 	// #1024
  404bb4:	b	404bbc <ferror@plt+0x2c7c>
  404bb8:	mov	w23, #0x3e8                 	// #1000
  404bbc:	ldrsb	w24, [x24]
  404bc0:	adrp	x21, 408000 <ferror@plt+0x60c0>
  404bc4:	add	x21, x21, #0x43
  404bc8:	mov	w2, #0x9                   	// #9
  404bcc:	mov	x0, x21
  404bd0:	mov	w1, w24
  404bd4:	bl	401e40 <memchr@plt>
  404bd8:	cbnz	x0, 404bf8 <ferror@plt+0x2cb8>
  404bdc:	adrp	x21, 408000 <ferror@plt+0x60c0>
  404be0:	add	x21, x21, #0x4c
  404be4:	mov	w2, #0x9                   	// #9
  404be8:	mov	x0, x21
  404bec:	mov	w1, w24
  404bf0:	bl	401e40 <memchr@plt>
  404bf4:	cbz	x0, 404948 <ferror@plt+0x2a08>
  404bf8:	sub	w8, w0, w21
  404bfc:	add	w24, w8, #0x1
  404c00:	add	x0, sp, #0x10
  404c04:	mov	w1, w23
  404c08:	mov	w2, w24
  404c0c:	bl	404ccc <ferror@plt+0x2d8c>
  404c10:	mov	w21, w0
  404c14:	cbz	x20, 404c1c <ferror@plt+0x2cdc>
  404c18:	str	w24, [x20]
  404c1c:	cbz	x22, 404b80 <ferror@plt+0x2c40>
  404c20:	cbz	w24, 404b80 <ferror@plt+0x2c40>
  404c24:	mov	w8, #0x1                   	// #1
  404c28:	add	x0, sp, #0x8
  404c2c:	mov	w1, w23
  404c30:	mov	w2, w24
  404c34:	str	x8, [sp, #8]
  404c38:	bl	404ccc <ferror@plt+0x2d8c>
  404c3c:	mov	w8, #0xa                   	// #10
  404c40:	cmp	x22, #0xb
  404c44:	b.cc	404c58 <ferror@plt+0x2d18>  // b.lo, b.ul, b.last
  404c48:	add	x8, x8, x8, lsl #2
  404c4c:	lsl	x8, x8, #1
  404c50:	cmp	x8, x22
  404c54:	b.cc	404c48 <ferror@plt+0x2d08>  // b.lo, b.ul, b.last
  404c58:	cmp	w28, #0x1
  404c5c:	b.lt	404c70 <ferror@plt+0x2d30>  // b.tstop
  404c60:	add	x8, x8, x8, lsl #2
  404c64:	subs	w28, w28, #0x1
  404c68:	lsl	x8, x8, #1
  404c6c:	b.ne	404c60 <ferror@plt+0x2d20>  // b.any
  404c70:	ldp	x10, x9, [sp, #8]
  404c74:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  404c78:	mov	w13, #0x1                   	// #1
  404c7c:	movk	x11, #0xcccd
  404c80:	mov	w12, #0xa                   	// #10
  404c84:	b	404c98 <ferror@plt+0x2d58>
  404c88:	cmp	x22, #0x9
  404c8c:	mov	x22, x14
  404c90:	mov	x13, x15
  404c94:	b.ls	404cc4 <ferror@plt+0x2d84>  // b.plast
  404c98:	umulh	x14, x22, x11
  404c9c:	lsr	x14, x14, #3
  404ca0:	add	x15, x13, x13, lsl #2
  404ca4:	msub	x16, x14, x12, x22
  404ca8:	lsl	x15, x15, #1
  404cac:	cbz	x16, 404c88 <ferror@plt+0x2d48>
  404cb0:	udiv	x13, x8, x13
  404cb4:	udiv	x13, x13, x16
  404cb8:	udiv	x13, x10, x13
  404cbc:	add	x9, x9, x13
  404cc0:	b	404c88 <ferror@plt+0x2d48>
  404cc4:	str	x9, [sp, #16]
  404cc8:	b	404b80 <ferror@plt+0x2c40>
  404ccc:	cbz	w2, 404cf4 <ferror@plt+0x2db4>
  404cd0:	sxtw	x8, w1
  404cd4:	ldr	x9, [x0]
  404cd8:	umulh	x10, x8, x9
  404cdc:	cmp	xzr, x10
  404ce0:	b.ne	404cfc <ferror@plt+0x2dbc>  // b.any
  404ce4:	sub	w2, w2, #0x1
  404ce8:	mul	x9, x9, x8
  404cec:	str	x9, [x0]
  404cf0:	cbnz	w2, 404cd4 <ferror@plt+0x2d94>
  404cf4:	mov	w0, wzr
  404cf8:	ret
  404cfc:	mov	w0, #0xffffffde            	// #-34
  404d00:	ret
  404d04:	stp	x29, x30, [sp, #-16]!
  404d08:	mov	x2, xzr
  404d0c:	mov	x29, sp
  404d10:	bl	4048e8 <ferror@plt+0x29a8>
  404d14:	ldp	x29, x30, [sp], #16
  404d18:	ret
  404d1c:	stp	x29, x30, [sp, #-48]!
  404d20:	stp	x22, x21, [sp, #16]
  404d24:	stp	x20, x19, [sp, #32]
  404d28:	mov	x20, x1
  404d2c:	mov	x19, x0
  404d30:	mov	x21, x0
  404d34:	mov	x29, sp
  404d38:	cbz	x0, 404d68 <ferror@plt+0x2e28>
  404d3c:	ldrb	w22, [x19]
  404d40:	mov	x21, x19
  404d44:	cbz	w22, 404d68 <ferror@plt+0x2e28>
  404d48:	mov	x21, x19
  404d4c:	bl	401d40 <__ctype_b_loc@plt>
  404d50:	ldr	x8, [x0]
  404d54:	and	x9, x22, #0xff
  404d58:	ldrh	w8, [x8, x9, lsl #1]
  404d5c:	tbz	w8, #11, 404d68 <ferror@plt+0x2e28>
  404d60:	ldrb	w22, [x21, #1]!
  404d64:	cbnz	w22, 404d4c <ferror@plt+0x2e0c>
  404d68:	cbz	x20, 404d70 <ferror@plt+0x2e30>
  404d6c:	str	x21, [x20]
  404d70:	cmp	x21, x19
  404d74:	b.ls	404d88 <ferror@plt+0x2e48>  // b.plast
  404d78:	ldrb	w8, [x21]
  404d7c:	cmp	w8, #0x0
  404d80:	cset	w0, eq  // eq = none
  404d84:	b	404d8c <ferror@plt+0x2e4c>
  404d88:	mov	w0, wzr
  404d8c:	ldp	x20, x19, [sp, #32]
  404d90:	ldp	x22, x21, [sp, #16]
  404d94:	ldp	x29, x30, [sp], #48
  404d98:	ret
  404d9c:	stp	x29, x30, [sp, #-48]!
  404da0:	stp	x22, x21, [sp, #16]
  404da4:	stp	x20, x19, [sp, #32]
  404da8:	mov	x20, x1
  404dac:	mov	x19, x0
  404db0:	mov	x21, x0
  404db4:	mov	x29, sp
  404db8:	cbz	x0, 404de8 <ferror@plt+0x2ea8>
  404dbc:	ldrb	w22, [x19]
  404dc0:	mov	x21, x19
  404dc4:	cbz	w22, 404de8 <ferror@plt+0x2ea8>
  404dc8:	mov	x21, x19
  404dcc:	bl	401d40 <__ctype_b_loc@plt>
  404dd0:	ldr	x8, [x0]
  404dd4:	and	x9, x22, #0xff
  404dd8:	ldrh	w8, [x8, x9, lsl #1]
  404ddc:	tbz	w8, #12, 404de8 <ferror@plt+0x2ea8>
  404de0:	ldrb	w22, [x21, #1]!
  404de4:	cbnz	w22, 404dcc <ferror@plt+0x2e8c>
  404de8:	cbz	x20, 404df0 <ferror@plt+0x2eb0>
  404dec:	str	x21, [x20]
  404df0:	cmp	x21, x19
  404df4:	b.ls	404e08 <ferror@plt+0x2ec8>  // b.plast
  404df8:	ldrb	w8, [x21]
  404dfc:	cmp	w8, #0x0
  404e00:	cset	w0, eq  // eq = none
  404e04:	b	404e0c <ferror@plt+0x2ecc>
  404e08:	mov	w0, wzr
  404e0c:	ldp	x20, x19, [sp, #32]
  404e10:	ldp	x22, x21, [sp, #16]
  404e14:	ldp	x29, x30, [sp], #48
  404e18:	ret
  404e1c:	sub	sp, sp, #0x100
  404e20:	stp	x29, x30, [sp, #208]
  404e24:	add	x29, sp, #0xd0
  404e28:	mov	x8, #0xffffffffffffffd0    	// #-48
  404e2c:	mov	x9, sp
  404e30:	sub	x10, x29, #0x50
  404e34:	stp	x22, x21, [sp, #224]
  404e38:	stp	x20, x19, [sp, #240]
  404e3c:	mov	x20, x1
  404e40:	mov	x19, x0
  404e44:	movk	x8, #0xff80, lsl #32
  404e48:	add	x11, x29, #0x30
  404e4c:	add	x9, x9, #0x80
  404e50:	add	x22, x10, #0x30
  404e54:	stp	x2, x3, [x29, #-80]
  404e58:	stp	x4, x5, [x29, #-64]
  404e5c:	stp	x6, x7, [x29, #-48]
  404e60:	stp	q1, q2, [sp, #16]
  404e64:	stp	q3, q4, [sp, #48]
  404e68:	str	q0, [sp]
  404e6c:	stp	q5, q6, [sp, #80]
  404e70:	str	q7, [sp, #112]
  404e74:	stp	x9, x8, [x29, #-16]
  404e78:	stp	x11, x22, [x29, #-32]
  404e7c:	ldursw	x8, [x29, #-8]
  404e80:	tbz	w8, #31, 404e94 <ferror@plt+0x2f54>
  404e84:	add	w9, w8, #0x8
  404e88:	cmp	w9, #0x0
  404e8c:	stur	w9, [x29, #-8]
  404e90:	b.le	404ef4 <ferror@plt+0x2fb4>
  404e94:	ldur	x8, [x29, #-32]
  404e98:	add	x9, x8, #0x8
  404e9c:	stur	x9, [x29, #-32]
  404ea0:	ldr	x1, [x8]
  404ea4:	cbz	x1, 404f10 <ferror@plt+0x2fd0>
  404ea8:	ldursw	x8, [x29, #-8]
  404eac:	tbz	w8, #31, 404ec0 <ferror@plt+0x2f80>
  404eb0:	add	w9, w8, #0x8
  404eb4:	cmp	w9, #0x0
  404eb8:	stur	w9, [x29, #-8]
  404ebc:	b.le	404f04 <ferror@plt+0x2fc4>
  404ec0:	ldur	x8, [x29, #-32]
  404ec4:	add	x9, x8, #0x8
  404ec8:	stur	x9, [x29, #-32]
  404ecc:	ldr	x21, [x8]
  404ed0:	cbz	x21, 404f10 <ferror@plt+0x2fd0>
  404ed4:	mov	x0, x19
  404ed8:	bl	401d10 <strcmp@plt>
  404edc:	cbz	w0, 404f2c <ferror@plt+0x2fec>
  404ee0:	mov	x0, x19
  404ee4:	mov	x1, x21
  404ee8:	bl	401d10 <strcmp@plt>
  404eec:	cbnz	w0, 404e7c <ferror@plt+0x2f3c>
  404ef0:	b	404f30 <ferror@plt+0x2ff0>
  404ef4:	add	x8, x22, x8
  404ef8:	ldr	x1, [x8]
  404efc:	cbnz	x1, 404ea8 <ferror@plt+0x2f68>
  404f00:	b	404f10 <ferror@plt+0x2fd0>
  404f04:	add	x8, x22, x8
  404f08:	ldr	x21, [x8]
  404f0c:	cbnz	x21, 404ed4 <ferror@plt+0x2f94>
  404f10:	adrp	x8, 419000 <ferror@plt+0x170c0>
  404f14:	ldr	w0, [x8, #1232]
  404f18:	adrp	x1, 408000 <ferror@plt+0x60c0>
  404f1c:	add	x1, x1, #0x55
  404f20:	mov	x2, x20
  404f24:	mov	x3, x19
  404f28:	bl	401eb0 <errx@plt>
  404f2c:	mov	w0, #0x1                   	// #1
  404f30:	ldp	x20, x19, [sp, #240]
  404f34:	ldp	x22, x21, [sp, #224]
  404f38:	ldp	x29, x30, [sp, #208]
  404f3c:	add	sp, sp, #0x100
  404f40:	ret
  404f44:	cbz	x1, 404f68 <ferror@plt+0x3028>
  404f48:	sxtb	w8, w2
  404f4c:	ldrsb	w9, [x0]
  404f50:	cbz	w9, 404f68 <ferror@plt+0x3028>
  404f54:	cmp	w8, w9
  404f58:	b.eq	404f6c <ferror@plt+0x302c>  // b.none
  404f5c:	sub	x1, x1, #0x1
  404f60:	add	x0, x0, #0x1
  404f64:	cbnz	x1, 404f4c <ferror@plt+0x300c>
  404f68:	mov	x0, xzr
  404f6c:	ret
  404f70:	stp	x29, x30, [sp, #-32]!
  404f74:	stp	x20, x19, [sp, #16]
  404f78:	mov	x29, sp
  404f7c:	mov	x20, x1
  404f80:	mov	x19, x0
  404f84:	bl	404fc4 <ferror@plt+0x3084>
  404f88:	cmp	w0, w0, sxth
  404f8c:	b.ne	404f9c <ferror@plt+0x305c>  // b.any
  404f90:	ldp	x20, x19, [sp, #16]
  404f94:	ldp	x29, x30, [sp], #32
  404f98:	ret
  404f9c:	bl	401ef0 <__errno_location@plt>
  404fa0:	mov	w8, #0x22                  	// #34
  404fa4:	str	w8, [x0]
  404fa8:	adrp	x8, 419000 <ferror@plt+0x170c0>
  404fac:	ldr	w0, [x8, #1232]
  404fb0:	adrp	x1, 408000 <ferror@plt+0x60c0>
  404fb4:	add	x1, x1, #0x55
  404fb8:	mov	x2, x20
  404fbc:	mov	x3, x19
  404fc0:	bl	401f20 <err@plt>
  404fc4:	stp	x29, x30, [sp, #-32]!
  404fc8:	stp	x20, x19, [sp, #16]
  404fcc:	mov	x29, sp
  404fd0:	mov	x20, x1
  404fd4:	mov	x19, x0
  404fd8:	bl	40509c <ferror@plt+0x315c>
  404fdc:	cmp	x0, w0, sxtw
  404fe0:	b.ne	404ff0 <ferror@plt+0x30b0>  // b.any
  404fe4:	ldp	x20, x19, [sp, #16]
  404fe8:	ldp	x29, x30, [sp], #32
  404fec:	ret
  404ff0:	bl	401ef0 <__errno_location@plt>
  404ff4:	mov	w8, #0x22                  	// #34
  404ff8:	str	w8, [x0]
  404ffc:	adrp	x8, 419000 <ferror@plt+0x170c0>
  405000:	ldr	w0, [x8, #1232]
  405004:	adrp	x1, 408000 <ferror@plt+0x60c0>
  405008:	add	x1, x1, #0x55
  40500c:	mov	x2, x20
  405010:	mov	x3, x19
  405014:	bl	401f20 <err@plt>
  405018:	stp	x29, x30, [sp, #-16]!
  40501c:	mov	w2, #0xa                   	// #10
  405020:	mov	x29, sp
  405024:	bl	405030 <ferror@plt+0x30f0>
  405028:	ldp	x29, x30, [sp], #16
  40502c:	ret
  405030:	stp	x29, x30, [sp, #-32]!
  405034:	stp	x20, x19, [sp, #16]
  405038:	mov	x29, sp
  40503c:	mov	x20, x1
  405040:	mov	x19, x0
  405044:	bl	405154 <ferror@plt+0x3214>
  405048:	cmp	w0, #0x10, lsl #12
  40504c:	b.cs	40505c <ferror@plt+0x311c>  // b.hs, b.nlast
  405050:	ldp	x20, x19, [sp, #16]
  405054:	ldp	x29, x30, [sp], #32
  405058:	ret
  40505c:	bl	401ef0 <__errno_location@plt>
  405060:	mov	w8, #0x22                  	// #34
  405064:	str	w8, [x0]
  405068:	adrp	x8, 419000 <ferror@plt+0x170c0>
  40506c:	ldr	w0, [x8, #1232]
  405070:	adrp	x1, 408000 <ferror@plt+0x60c0>
  405074:	add	x1, x1, #0x55
  405078:	mov	x2, x20
  40507c:	mov	x3, x19
  405080:	bl	401f20 <err@plt>
  405084:	stp	x29, x30, [sp, #-16]!
  405088:	mov	w2, #0x10                  	// #16
  40508c:	mov	x29, sp
  405090:	bl	405030 <ferror@plt+0x30f0>
  405094:	ldp	x29, x30, [sp], #16
  405098:	ret
  40509c:	stp	x29, x30, [sp, #-48]!
  4050a0:	mov	x29, sp
  4050a4:	str	x21, [sp, #16]
  4050a8:	stp	x20, x19, [sp, #32]
  4050ac:	mov	x20, x1
  4050b0:	mov	x19, x0
  4050b4:	str	xzr, [x29, #24]
  4050b8:	bl	401ef0 <__errno_location@plt>
  4050bc:	mov	x21, x0
  4050c0:	str	wzr, [x0]
  4050c4:	cbz	x19, 405110 <ferror@plt+0x31d0>
  4050c8:	ldrb	w8, [x19]
  4050cc:	cbz	w8, 405110 <ferror@plt+0x31d0>
  4050d0:	add	x1, x29, #0x18
  4050d4:	mov	w2, #0xa                   	// #10
  4050d8:	mov	x0, x19
  4050dc:	bl	401b00 <strtoimax@plt>
  4050e0:	ldr	w8, [x21]
  4050e4:	cbnz	w8, 405110 <ferror@plt+0x31d0>
  4050e8:	ldr	x8, [x29, #24]
  4050ec:	cmp	x8, x19
  4050f0:	b.eq	405110 <ferror@plt+0x31d0>  // b.none
  4050f4:	cbz	x8, 405100 <ferror@plt+0x31c0>
  4050f8:	ldrb	w8, [x8]
  4050fc:	cbnz	w8, 405110 <ferror@plt+0x31d0>
  405100:	ldp	x20, x19, [sp, #32]
  405104:	ldr	x21, [sp, #16]
  405108:	ldp	x29, x30, [sp], #48
  40510c:	ret
  405110:	ldr	w8, [x21]
  405114:	adrp	x9, 419000 <ferror@plt+0x170c0>
  405118:	ldr	w0, [x9, #1232]
  40511c:	adrp	x1, 408000 <ferror@plt+0x60c0>
  405120:	add	x1, x1, #0x55
  405124:	mov	x2, x20
  405128:	mov	x3, x19
  40512c:	cmp	w8, #0x22
  405130:	b.ne	405138 <ferror@plt+0x31f8>  // b.any
  405134:	bl	401f20 <err@plt>
  405138:	bl	401eb0 <errx@plt>
  40513c:	stp	x29, x30, [sp, #-16]!
  405140:	mov	w2, #0xa                   	// #10
  405144:	mov	x29, sp
  405148:	bl	405154 <ferror@plt+0x3214>
  40514c:	ldp	x29, x30, [sp], #16
  405150:	ret
  405154:	stp	x29, x30, [sp, #-32]!
  405158:	stp	x20, x19, [sp, #16]
  40515c:	mov	x29, sp
  405160:	mov	x20, x1
  405164:	mov	x19, x0
  405168:	bl	4051d8 <ferror@plt+0x3298>
  40516c:	lsr	x8, x0, #32
  405170:	cbnz	x8, 405180 <ferror@plt+0x3240>
  405174:	ldp	x20, x19, [sp, #16]
  405178:	ldp	x29, x30, [sp], #32
  40517c:	ret
  405180:	bl	401ef0 <__errno_location@plt>
  405184:	mov	w8, #0x22                  	// #34
  405188:	str	w8, [x0]
  40518c:	adrp	x8, 419000 <ferror@plt+0x170c0>
  405190:	ldr	w0, [x8, #1232]
  405194:	adrp	x1, 408000 <ferror@plt+0x60c0>
  405198:	add	x1, x1, #0x55
  40519c:	mov	x2, x20
  4051a0:	mov	x3, x19
  4051a4:	bl	401f20 <err@plt>
  4051a8:	stp	x29, x30, [sp, #-16]!
  4051ac:	mov	w2, #0x10                  	// #16
  4051b0:	mov	x29, sp
  4051b4:	bl	405154 <ferror@plt+0x3214>
  4051b8:	ldp	x29, x30, [sp], #16
  4051bc:	ret
  4051c0:	stp	x29, x30, [sp, #-16]!
  4051c4:	mov	w2, #0xa                   	// #10
  4051c8:	mov	x29, sp
  4051cc:	bl	4051d8 <ferror@plt+0x3298>
  4051d0:	ldp	x29, x30, [sp], #16
  4051d4:	ret
  4051d8:	sub	sp, sp, #0x40
  4051dc:	stp	x29, x30, [sp, #16]
  4051e0:	stp	x22, x21, [sp, #32]
  4051e4:	stp	x20, x19, [sp, #48]
  4051e8:	add	x29, sp, #0x10
  4051ec:	mov	w22, w2
  4051f0:	mov	x20, x1
  4051f4:	mov	x19, x0
  4051f8:	str	xzr, [sp, #8]
  4051fc:	bl	401ef0 <__errno_location@plt>
  405200:	mov	x21, x0
  405204:	str	wzr, [x0]
  405208:	cbz	x19, 405258 <ferror@plt+0x3318>
  40520c:	ldrb	w8, [x19]
  405210:	cbz	w8, 405258 <ferror@plt+0x3318>
  405214:	add	x1, sp, #0x8
  405218:	mov	x0, x19
  40521c:	mov	w2, w22
  405220:	bl	401cd0 <strtoumax@plt>
  405224:	ldr	w8, [x21]
  405228:	cbnz	w8, 405258 <ferror@plt+0x3318>
  40522c:	ldr	x8, [sp, #8]
  405230:	cmp	x8, x19
  405234:	b.eq	405258 <ferror@plt+0x3318>  // b.none
  405238:	cbz	x8, 405244 <ferror@plt+0x3304>
  40523c:	ldrb	w8, [x8]
  405240:	cbnz	w8, 405258 <ferror@plt+0x3318>
  405244:	ldp	x20, x19, [sp, #48]
  405248:	ldp	x22, x21, [sp, #32]
  40524c:	ldp	x29, x30, [sp, #16]
  405250:	add	sp, sp, #0x40
  405254:	ret
  405258:	ldr	w8, [x21]
  40525c:	adrp	x9, 419000 <ferror@plt+0x170c0>
  405260:	ldr	w0, [x9, #1232]
  405264:	adrp	x1, 408000 <ferror@plt+0x60c0>
  405268:	add	x1, x1, #0x55
  40526c:	mov	x2, x20
  405270:	mov	x3, x19
  405274:	cmp	w8, #0x22
  405278:	b.ne	405280 <ferror@plt+0x3340>  // b.any
  40527c:	bl	401f20 <err@plt>
  405280:	bl	401eb0 <errx@plt>
  405284:	stp	x29, x30, [sp, #-16]!
  405288:	mov	w2, #0x10                  	// #16
  40528c:	mov	x29, sp
  405290:	bl	4051d8 <ferror@plt+0x3298>
  405294:	ldp	x29, x30, [sp], #16
  405298:	ret
  40529c:	stp	x29, x30, [sp, #-48]!
  4052a0:	mov	x29, sp
  4052a4:	str	x21, [sp, #16]
  4052a8:	stp	x20, x19, [sp, #32]
  4052ac:	mov	x20, x1
  4052b0:	mov	x19, x0
  4052b4:	str	xzr, [x29, #24]
  4052b8:	bl	401ef0 <__errno_location@plt>
  4052bc:	mov	x21, x0
  4052c0:	str	wzr, [x0]
  4052c4:	cbz	x19, 40530c <ferror@plt+0x33cc>
  4052c8:	ldrb	w8, [x19]
  4052cc:	cbz	w8, 40530c <ferror@plt+0x33cc>
  4052d0:	add	x1, x29, #0x18
  4052d4:	mov	x0, x19
  4052d8:	bl	401b10 <strtod@plt>
  4052dc:	ldr	w8, [x21]
  4052e0:	cbnz	w8, 40530c <ferror@plt+0x33cc>
  4052e4:	ldr	x8, [x29, #24]
  4052e8:	cmp	x8, x19
  4052ec:	b.eq	40530c <ferror@plt+0x33cc>  // b.none
  4052f0:	cbz	x8, 4052fc <ferror@plt+0x33bc>
  4052f4:	ldrb	w8, [x8]
  4052f8:	cbnz	w8, 40530c <ferror@plt+0x33cc>
  4052fc:	ldp	x20, x19, [sp, #32]
  405300:	ldr	x21, [sp, #16]
  405304:	ldp	x29, x30, [sp], #48
  405308:	ret
  40530c:	ldr	w8, [x21]
  405310:	adrp	x9, 419000 <ferror@plt+0x170c0>
  405314:	ldr	w0, [x9, #1232]
  405318:	adrp	x1, 408000 <ferror@plt+0x60c0>
  40531c:	add	x1, x1, #0x55
  405320:	mov	x2, x20
  405324:	mov	x3, x19
  405328:	cmp	w8, #0x22
  40532c:	b.ne	405334 <ferror@plt+0x33f4>  // b.any
  405330:	bl	401f20 <err@plt>
  405334:	bl	401eb0 <errx@plt>
  405338:	stp	x29, x30, [sp, #-48]!
  40533c:	mov	x29, sp
  405340:	str	x21, [sp, #16]
  405344:	stp	x20, x19, [sp, #32]
  405348:	mov	x20, x1
  40534c:	mov	x19, x0
  405350:	str	xzr, [x29, #24]
  405354:	bl	401ef0 <__errno_location@plt>
  405358:	mov	x21, x0
  40535c:	str	wzr, [x0]
  405360:	cbz	x19, 4053ac <ferror@plt+0x346c>
  405364:	ldrb	w8, [x19]
  405368:	cbz	w8, 4053ac <ferror@plt+0x346c>
  40536c:	add	x1, x29, #0x18
  405370:	mov	w2, #0xa                   	// #10
  405374:	mov	x0, x19
  405378:	bl	401d50 <strtol@plt>
  40537c:	ldr	w8, [x21]
  405380:	cbnz	w8, 4053ac <ferror@plt+0x346c>
  405384:	ldr	x8, [x29, #24]
  405388:	cmp	x8, x19
  40538c:	b.eq	4053ac <ferror@plt+0x346c>  // b.none
  405390:	cbz	x8, 40539c <ferror@plt+0x345c>
  405394:	ldrb	w8, [x8]
  405398:	cbnz	w8, 4053ac <ferror@plt+0x346c>
  40539c:	ldp	x20, x19, [sp, #32]
  4053a0:	ldr	x21, [sp, #16]
  4053a4:	ldp	x29, x30, [sp], #48
  4053a8:	ret
  4053ac:	ldr	w8, [x21]
  4053b0:	adrp	x9, 419000 <ferror@plt+0x170c0>
  4053b4:	ldr	w0, [x9, #1232]
  4053b8:	adrp	x1, 408000 <ferror@plt+0x60c0>
  4053bc:	add	x1, x1, #0x55
  4053c0:	mov	x2, x20
  4053c4:	mov	x3, x19
  4053c8:	cmp	w8, #0x22
  4053cc:	b.ne	4053d4 <ferror@plt+0x3494>  // b.any
  4053d0:	bl	401f20 <err@plt>
  4053d4:	bl	401eb0 <errx@plt>
  4053d8:	stp	x29, x30, [sp, #-48]!
  4053dc:	mov	x29, sp
  4053e0:	str	x21, [sp, #16]
  4053e4:	stp	x20, x19, [sp, #32]
  4053e8:	mov	x20, x1
  4053ec:	mov	x19, x0
  4053f0:	str	xzr, [x29, #24]
  4053f4:	bl	401ef0 <__errno_location@plt>
  4053f8:	mov	x21, x0
  4053fc:	str	wzr, [x0]
  405400:	cbz	x19, 40544c <ferror@plt+0x350c>
  405404:	ldrb	w8, [x19]
  405408:	cbz	w8, 40544c <ferror@plt+0x350c>
  40540c:	add	x1, x29, #0x18
  405410:	mov	w2, #0xa                   	// #10
  405414:	mov	x0, x19
  405418:	bl	401ab0 <strtoul@plt>
  40541c:	ldr	w8, [x21]
  405420:	cbnz	w8, 40544c <ferror@plt+0x350c>
  405424:	ldr	x8, [x29, #24]
  405428:	cmp	x8, x19
  40542c:	b.eq	40544c <ferror@plt+0x350c>  // b.none
  405430:	cbz	x8, 40543c <ferror@plt+0x34fc>
  405434:	ldrb	w8, [x8]
  405438:	cbnz	w8, 40544c <ferror@plt+0x350c>
  40543c:	ldp	x20, x19, [sp, #32]
  405440:	ldr	x21, [sp, #16]
  405444:	ldp	x29, x30, [sp], #48
  405448:	ret
  40544c:	ldr	w8, [x21]
  405450:	adrp	x9, 419000 <ferror@plt+0x170c0>
  405454:	ldr	w0, [x9, #1232]
  405458:	adrp	x1, 408000 <ferror@plt+0x60c0>
  40545c:	add	x1, x1, #0x55
  405460:	mov	x2, x20
  405464:	mov	x3, x19
  405468:	cmp	w8, #0x22
  40546c:	b.ne	405474 <ferror@plt+0x3534>  // b.any
  405470:	bl	401f20 <err@plt>
  405474:	bl	401eb0 <errx@plt>
  405478:	sub	sp, sp, #0x30
  40547c:	stp	x20, x19, [sp, #32]
  405480:	mov	x20, x1
  405484:	add	x1, sp, #0x8
  405488:	stp	x29, x30, [sp, #16]
  40548c:	add	x29, sp, #0x10
  405490:	mov	x19, x0
  405494:	bl	404d04 <ferror@plt+0x2dc4>
  405498:	cbnz	w0, 4054b0 <ferror@plt+0x3570>
  40549c:	ldr	x0, [sp, #8]
  4054a0:	ldp	x20, x19, [sp, #32]
  4054a4:	ldp	x29, x30, [sp, #16]
  4054a8:	add	sp, sp, #0x30
  4054ac:	ret
  4054b0:	bl	401ef0 <__errno_location@plt>
  4054b4:	adrp	x9, 419000 <ferror@plt+0x170c0>
  4054b8:	ldr	w8, [x0]
  4054bc:	ldr	w0, [x9, #1232]
  4054c0:	adrp	x1, 408000 <ferror@plt+0x60c0>
  4054c4:	add	x1, x1, #0x55
  4054c8:	mov	x2, x20
  4054cc:	mov	x3, x19
  4054d0:	cbnz	w8, 4054d8 <ferror@plt+0x3598>
  4054d4:	bl	401eb0 <errx@plt>
  4054d8:	bl	401f20 <err@plt>
  4054dc:	stp	x29, x30, [sp, #-32]!
  4054e0:	str	x19, [sp, #16]
  4054e4:	mov	x19, x1
  4054e8:	mov	x1, x2
  4054ec:	mov	x29, sp
  4054f0:	bl	40529c <ferror@plt+0x335c>
  4054f4:	fcvtzs	x8, d0
  4054f8:	mov	x9, #0x848000000000        	// #145685290680320
  4054fc:	movk	x9, #0x412e, lsl #48
  405500:	scvtf	d1, x8
  405504:	fmov	d2, x9
  405508:	fsub	d0, d0, d1
  40550c:	fmul	d0, d0, d2
  405510:	fcvtzs	x9, d0
  405514:	stp	x8, x9, [x19]
  405518:	ldr	x19, [sp, #16]
  40551c:	ldp	x29, x30, [sp], #32
  405520:	ret
  405524:	and	w8, w0, #0xf000
  405528:	sub	w8, w8, #0x1, lsl #12
  40552c:	lsr	w9, w8, #12
  405530:	cmp	w9, #0xb
  405534:	mov	w8, wzr
  405538:	b.hi	40558c <ferror@plt+0x364c>  // b.pmore
  40553c:	adrp	x10, 408000 <ferror@plt+0x60c0>
  405540:	add	x10, x10, #0x37
  405544:	adr	x11, 405558 <ferror@plt+0x3618>
  405548:	ldrb	w12, [x10, x9]
  40554c:	add	x11, x11, x12, lsl #2
  405550:	mov	w9, #0x64                  	// #100
  405554:	br	x11
  405558:	mov	w9, #0x70                  	// #112
  40555c:	b	405584 <ferror@plt+0x3644>
  405560:	mov	w9, #0x63                  	// #99
  405564:	b	405584 <ferror@plt+0x3644>
  405568:	mov	w9, #0x62                  	// #98
  40556c:	b	405584 <ferror@plt+0x3644>
  405570:	mov	w9, #0x6c                  	// #108
  405574:	b	405584 <ferror@plt+0x3644>
  405578:	mov	w9, #0x73                  	// #115
  40557c:	b	405584 <ferror@plt+0x3644>
  405580:	mov	w9, #0x2d                  	// #45
  405584:	mov	w8, #0x1                   	// #1
  405588:	strb	w9, [x1]
  40558c:	tst	w0, #0x100
  405590:	mov	w9, #0x72                  	// #114
  405594:	mov	w10, #0x2d                  	// #45
  405598:	add	x11, x1, x8
  40559c:	mov	w12, #0x77                  	// #119
  4055a0:	csel	w17, w10, w9, eq  // eq = none
  4055a4:	tst	w0, #0x80
  4055a8:	mov	w14, #0x53                  	// #83
  4055ac:	mov	w15, #0x73                  	// #115
  4055b0:	mov	w16, #0x78                  	// #120
  4055b4:	strb	w17, [x11]
  4055b8:	csel	w17, w10, w12, eq  // eq = none
  4055bc:	tst	w0, #0x40
  4055c0:	orr	x13, x8, #0x2
  4055c4:	strb	w17, [x11, #1]
  4055c8:	csel	w11, w15, w14, ne  // ne = any
  4055cc:	csel	w17, w16, w10, ne  // ne = any
  4055d0:	tst	w0, #0x800
  4055d4:	csel	w11, w17, w11, eq  // eq = none
  4055d8:	add	x13, x13, x1
  4055dc:	tst	w0, #0x20
  4055e0:	strb	w11, [x13]
  4055e4:	csel	w11, w10, w9, eq  // eq = none
  4055e8:	tst	w0, #0x10
  4055ec:	strb	w11, [x13, #1]
  4055f0:	csel	w11, w10, w12, eq  // eq = none
  4055f4:	tst	w0, #0x8
  4055f8:	csel	w14, w15, w14, ne  // ne = any
  4055fc:	csel	w15, w16, w10, ne  // ne = any
  405600:	tst	w0, #0x400
  405604:	orr	x8, x8, #0x6
  405608:	csel	w14, w15, w14, eq  // eq = none
  40560c:	tst	w0, #0x4
  405610:	add	x8, x8, x1
  405614:	csel	w9, w10, w9, eq  // eq = none
  405618:	tst	w0, #0x2
  40561c:	mov	w17, #0x54                  	// #84
  405620:	strb	w11, [x13, #2]
  405624:	mov	w11, #0x74                  	// #116
  405628:	strb	w14, [x13, #3]
  40562c:	strb	w9, [x8]
  405630:	csel	w9, w10, w12, eq  // eq = none
  405634:	tst	w0, #0x1
  405638:	strb	w9, [x8, #1]
  40563c:	csel	w9, w11, w17, ne  // ne = any
  405640:	csel	w10, w16, w10, ne  // ne = any
  405644:	tst	w0, #0x200
  405648:	csel	w9, w10, w9, eq  // eq = none
  40564c:	mov	x0, x1
  405650:	strb	w9, [x8, #2]
  405654:	strb	wzr, [x8, #3]
  405658:	ret
  40565c:	sub	sp, sp, #0x60
  405660:	stp	x22, x21, [sp, #64]
  405664:	stp	x20, x19, [sp, #80]
  405668:	mov	x21, x1
  40566c:	mov	w20, w0
  405670:	add	x22, sp, #0x8
  405674:	stp	x29, x30, [sp, #48]
  405678:	add	x29, sp, #0x30
  40567c:	tbz	w0, #1, 40568c <ferror@plt+0x374c>
  405680:	orr	x22, x22, #0x1
  405684:	mov	w8, #0x20                  	// #32
  405688:	strb	w8, [sp, #8]
  40568c:	mov	x0, x21
  405690:	bl	40582c <ferror@plt+0x38ec>
  405694:	cbz	w0, 4056b8 <ferror@plt+0x3778>
  405698:	mov	w8, #0x6667                	// #26215
  40569c:	movk	w8, #0x6666, lsl #16
  4056a0:	smull	x8, w0, w8
  4056a4:	lsr	x9, x8, #63
  4056a8:	asr	x8, x8, #34
  4056ac:	add	w8, w8, w9
  4056b0:	sxtw	x9, w8
  4056b4:	b	4056bc <ferror@plt+0x377c>
  4056b8:	mov	x9, xzr
  4056bc:	adrp	x8, 408000 <ferror@plt+0x60c0>
  4056c0:	add	x8, x8, #0x5e
  4056c4:	ldrb	w11, [x8, x9]
  4056c8:	mov	x10, #0xffffffffffffffff    	// #-1
  4056cc:	lsl	x8, x10, x0
  4056d0:	bic	x8, x21, x8
  4056d4:	cmp	w0, #0x0
  4056d8:	mov	x10, x22
  4056dc:	lsr	x19, x21, x0
  4056e0:	csel	x8, x8, xzr, ne  // ne = any
  4056e4:	strb	w11, [x10], #1
  4056e8:	tbz	w20, #0, 4056fc <ferror@plt+0x37bc>
  4056ec:	cbz	x9, 4056fc <ferror@plt+0x37bc>
  4056f0:	mov	w9, #0x4269                	// #17001
  4056f4:	add	x10, x22, #0x3
  4056f8:	sturh	w9, [x22, #1]
  4056fc:	strb	wzr, [x10]
  405700:	cbz	x8, 405748 <ferror@plt+0x3808>
  405704:	sub	w9, w0, #0xa
  405708:	lsr	x8, x8, x9
  40570c:	tbnz	w20, #2, 405754 <ferror@plt+0x3814>
  405710:	mov	x10, #0xf5c3                	// #62915
  405714:	movk	x10, #0x5c28, lsl #16
  405718:	add	x9, x8, #0x32
  40571c:	movk	x10, #0xc28f, lsl #32
  405720:	movk	x10, #0x28f5, lsl #48
  405724:	sub	x8, x8, #0x3b6
  405728:	lsr	x9, x9, #2
  40572c:	cmp	x8, #0x64
  405730:	umulh	x8, x9, x10
  405734:	lsr	x8, x8, #2
  405738:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  40573c:	cinc	w19, w19, cc  // cc = lo, ul, last
  405740:	cbnz	x20, 405784 <ferror@plt+0x3844>
  405744:	b	4057f4 <ferror@plt+0x38b4>
  405748:	mov	x20, xzr
  40574c:	cbnz	x20, 405784 <ferror@plt+0x3844>
  405750:	b	4057f4 <ferror@plt+0x38b4>
  405754:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  405758:	add	x8, x8, #0x5
  40575c:	movk	x9, #0xcccd
  405760:	umulh	x10, x8, x9
  405764:	lsr	x20, x10, #3
  405768:	mul	x9, x20, x9
  40576c:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  405770:	ror	x9, x9, #1
  405774:	movk	x10, #0x1999, lsl #48
  405778:	cmp	x9, x10
  40577c:	b.ls	4057d4 <ferror@plt+0x3894>  // b.plast
  405780:	cbz	x20, 4057f4 <ferror@plt+0x38b4>
  405784:	bl	401b80 <localeconv@plt>
  405788:	cbz	x0, 405798 <ferror@plt+0x3858>
  40578c:	ldr	x4, [x0]
  405790:	cbnz	x4, 4057a0 <ferror@plt+0x3860>
  405794:	b	4057a8 <ferror@plt+0x3868>
  405798:	mov	x4, xzr
  40579c:	cbz	x4, 4057a8 <ferror@plt+0x3868>
  4057a0:	ldrb	w8, [x4]
  4057a4:	cbnz	w8, 4057b0 <ferror@plt+0x3870>
  4057a8:	adrp	x4, 408000 <ferror@plt+0x60c0>
  4057ac:	add	x4, x4, #0x66
  4057b0:	adrp	x2, 408000 <ferror@plt+0x60c0>
  4057b4:	add	x2, x2, #0x68
  4057b8:	add	x0, sp, #0x10
  4057bc:	add	x6, sp, #0x8
  4057c0:	mov	w1, #0x20                  	// #32
  4057c4:	mov	w3, w19
  4057c8:	mov	x5, x20
  4057cc:	bl	401b70 <snprintf@plt>
  4057d0:	b	405810 <ferror@plt+0x38d0>
  4057d4:	mov	x9, #0xf5c3                	// #62915
  4057d8:	movk	x9, #0x5c28, lsl #16
  4057dc:	movk	x9, #0xc28f, lsl #32
  4057e0:	lsr	x8, x8, #2
  4057e4:	movk	x9, #0x28f5, lsl #48
  4057e8:	umulh	x8, x8, x9
  4057ec:	lsr	x20, x8, #2
  4057f0:	cbnz	x20, 405784 <ferror@plt+0x3844>
  4057f4:	adrp	x2, 408000 <ferror@plt+0x60c0>
  4057f8:	add	x2, x2, #0x72
  4057fc:	add	x0, sp, #0x10
  405800:	add	x4, sp, #0x8
  405804:	mov	w1, #0x20                  	// #32
  405808:	mov	w3, w19
  40580c:	bl	401b70 <snprintf@plt>
  405810:	add	x0, sp, #0x10
  405814:	bl	401ca0 <strdup@plt>
  405818:	ldp	x20, x19, [sp, #80]
  40581c:	ldp	x22, x21, [sp, #64]
  405820:	ldp	x29, x30, [sp, #48]
  405824:	add	sp, sp, #0x60
  405828:	ret
  40582c:	mov	w8, #0xa                   	// #10
  405830:	lsr	x9, x0, x8
  405834:	cbz	x9, 405848 <ferror@plt+0x3908>
  405838:	cmp	x8, #0x33
  40583c:	add	x8, x8, #0xa
  405840:	b.cc	405830 <ferror@plt+0x38f0>  // b.lo, b.ul, b.last
  405844:	mov	w8, #0x46                  	// #70
  405848:	sub	w0, w8, #0xa
  40584c:	ret
  405850:	stp	x29, x30, [sp, #-80]!
  405854:	stp	x26, x25, [sp, #16]
  405858:	stp	x24, x23, [sp, #32]
  40585c:	stp	x22, x21, [sp, #48]
  405860:	stp	x20, x19, [sp, #64]
  405864:	mov	x29, sp
  405868:	cbz	x0, 40594c <ferror@plt+0x3a0c>
  40586c:	mov	x20, x3
  405870:	mov	w19, #0xffffffff            	// #-1
  405874:	cbz	x3, 405968 <ferror@plt+0x3a28>
  405878:	mov	x21, x2
  40587c:	cbz	x2, 405968 <ferror@plt+0x3a28>
  405880:	mov	x22, x1
  405884:	cbz	x1, 405968 <ferror@plt+0x3a28>
  405888:	ldrb	w8, [x0]
  40588c:	cbz	w8, 405968 <ferror@plt+0x3a28>
  405890:	ldrb	w8, [x0]
  405894:	cbz	w8, 405954 <ferror@plt+0x3a14>
  405898:	mov	x24, xzr
  40589c:	mov	x23, xzr
  4058a0:	add	x25, x0, #0x1
  4058a4:	b	4058b0 <ferror@plt+0x3970>
  4058a8:	ldrb	w8, [x25], #1
  4058ac:	cbz	w8, 405964 <ferror@plt+0x3a24>
  4058b0:	cmp	x24, x21
  4058b4:	b.cs	405924 <ferror@plt+0x39e4>  // b.hs, b.nlast
  4058b8:	ldrb	w10, [x25]
  4058bc:	sub	x9, x25, #0x1
  4058c0:	cmp	x23, #0x0
  4058c4:	and	w8, w8, #0xff
  4058c8:	csel	x23, x9, x23, eq  // eq = none
  4058cc:	cmp	w8, #0x2c
  4058d0:	csel	x8, x9, xzr, eq  // eq = none
  4058d4:	cmp	w10, #0x0
  4058d8:	csel	x26, x25, x8, eq  // eq = none
  4058dc:	mov	w8, #0x4                   	// #4
  4058e0:	cbz	x23, 40592c <ferror@plt+0x39ec>
  4058e4:	cbz	x26, 40592c <ferror@plt+0x39ec>
  4058e8:	subs	x1, x26, x23
  4058ec:	b.ls	40593c <ferror@plt+0x39fc>  // b.plast
  4058f0:	mov	x0, x23
  4058f4:	blr	x20
  4058f8:	cmn	w0, #0x1
  4058fc:	b.eq	40593c <ferror@plt+0x39fc>  // b.none
  405900:	str	w0, [x22, x24, lsl #2]
  405904:	ldrb	w8, [x26]
  405908:	mov	x23, xzr
  40590c:	add	x24, x24, #0x1
  405910:	cmp	w8, #0x0
  405914:	cset	w8, eq  // eq = none
  405918:	lsl	w8, w8, #1
  40591c:	cbnz	w8, 405930 <ferror@plt+0x39f0>
  405920:	b	4058a8 <ferror@plt+0x3968>
  405924:	mov	w19, #0xfffffffe            	// #-2
  405928:	mov	w8, #0x1                   	// #1
  40592c:	cbz	w8, 4058a8 <ferror@plt+0x3968>
  405930:	cmp	w8, #0x4
  405934:	b.eq	4058a8 <ferror@plt+0x3968>  // b.none
  405938:	b	40595c <ferror@plt+0x3a1c>
  40593c:	mov	w19, #0xffffffff            	// #-1
  405940:	mov	w8, #0x1                   	// #1
  405944:	cbnz	w8, 405930 <ferror@plt+0x39f0>
  405948:	b	4058a8 <ferror@plt+0x3968>
  40594c:	mov	w19, #0xffffffff            	// #-1
  405950:	b	405968 <ferror@plt+0x3a28>
  405954:	mov	x24, xzr
  405958:	b	405964 <ferror@plt+0x3a24>
  40595c:	cmp	w8, #0x2
  405960:	b.ne	405968 <ferror@plt+0x3a28>  // b.any
  405964:	mov	w19, w24
  405968:	mov	w0, w19
  40596c:	ldp	x20, x19, [sp, #64]
  405970:	ldp	x22, x21, [sp, #48]
  405974:	ldp	x24, x23, [sp, #32]
  405978:	ldp	x26, x25, [sp, #16]
  40597c:	ldp	x29, x30, [sp], #80
  405980:	ret
  405984:	stp	x29, x30, [sp, #-32]!
  405988:	str	x19, [sp, #16]
  40598c:	mov	x29, sp
  405990:	cbz	x0, 4059b4 <ferror@plt+0x3a74>
  405994:	mov	x19, x3
  405998:	mov	w8, #0xffffffff            	// #-1
  40599c:	cbz	x3, 4059b8 <ferror@plt+0x3a78>
  4059a0:	ldrb	w9, [x0]
  4059a4:	cbz	w9, 4059b8 <ferror@plt+0x3a78>
  4059a8:	ldr	x8, [x19]
  4059ac:	cmp	x8, x2
  4059b0:	b.ls	4059c8 <ferror@plt+0x3a88>  // b.plast
  4059b4:	mov	w8, #0xffffffff            	// #-1
  4059b8:	ldr	x19, [sp, #16]
  4059bc:	mov	w0, w8
  4059c0:	ldp	x29, x30, [sp], #32
  4059c4:	ret
  4059c8:	cmp	w9, #0x2b
  4059cc:	b.ne	4059d8 <ferror@plt+0x3a98>  // b.any
  4059d0:	add	x0, x0, #0x1
  4059d4:	b	4059dc <ferror@plt+0x3a9c>
  4059d8:	str	xzr, [x19]
  4059dc:	ldr	x8, [x19]
  4059e0:	mov	x3, x4
  4059e4:	add	x1, x1, x8, lsl #2
  4059e8:	sub	x2, x2, x8
  4059ec:	bl	405850 <ferror@plt+0x3910>
  4059f0:	mov	w8, w0
  4059f4:	cmp	w0, #0x1
  4059f8:	b.lt	4059b8 <ferror@plt+0x3a78>  // b.tstop
  4059fc:	ldr	x9, [x19]
  405a00:	add	x9, x9, w8, sxtw
  405a04:	str	x9, [x19]
  405a08:	b	4059b8 <ferror@plt+0x3a78>
  405a0c:	stp	x29, x30, [sp, #-80]!
  405a10:	stp	x22, x21, [sp, #48]
  405a14:	mov	w21, #0xffffffea            	// #-22
  405a18:	str	x25, [sp, #16]
  405a1c:	stp	x24, x23, [sp, #32]
  405a20:	stp	x20, x19, [sp, #64]
  405a24:	mov	x29, sp
  405a28:	cbz	x1, 405b14 <ferror@plt+0x3bd4>
  405a2c:	cbz	x0, 405b14 <ferror@plt+0x3bd4>
  405a30:	mov	x19, x2
  405a34:	cbz	x2, 405b14 <ferror@plt+0x3bd4>
  405a38:	ldrb	w8, [x0]
  405a3c:	cbz	w8, 405b10 <ferror@plt+0x3bd0>
  405a40:	mov	x20, x1
  405a44:	mov	x22, xzr
  405a48:	add	x23, x0, #0x1
  405a4c:	mov	w24, #0x1                   	// #1
  405a50:	b	405a5c <ferror@plt+0x3b1c>
  405a54:	ldrb	w8, [x23], #1
  405a58:	cbz	w8, 405b10 <ferror@plt+0x3bd0>
  405a5c:	mov	x9, x23
  405a60:	ldrb	w10, [x9], #-1
  405a64:	cmp	x22, #0x0
  405a68:	and	w8, w8, #0xff
  405a6c:	csel	x22, x9, x22, eq  // eq = none
  405a70:	cmp	w8, #0x2c
  405a74:	csel	x8, x9, xzr, eq  // eq = none
  405a78:	cmp	w10, #0x0
  405a7c:	csel	x25, x23, x8, eq  // eq = none
  405a80:	mov	w8, #0x4                   	// #4
  405a84:	cbz	x22, 405ae8 <ferror@plt+0x3ba8>
  405a88:	cbz	x25, 405ae8 <ferror@plt+0x3ba8>
  405a8c:	subs	x1, x25, x22
  405a90:	b.ls	405ae0 <ferror@plt+0x3ba0>  // b.plast
  405a94:	mov	x0, x22
  405a98:	blr	x19
  405a9c:	tbnz	w0, #31, 405af8 <ferror@plt+0x3bb8>
  405aa0:	add	w8, w0, #0x7
  405aa4:	cmp	w0, #0x0
  405aa8:	csel	w8, w8, w0, lt  // lt = tstop
  405aac:	sbfx	x8, x8, #3, #29
  405ab0:	ldrb	w9, [x20, x8]
  405ab4:	and	w10, w0, #0x7
  405ab8:	lsl	w10, w24, w10
  405abc:	mov	x22, xzr
  405ac0:	orr	w9, w9, w10
  405ac4:	strb	w9, [x20, x8]
  405ac8:	ldrb	w8, [x25]
  405acc:	cmp	w8, #0x0
  405ad0:	cset	w8, eq  // eq = none
  405ad4:	lsl	w8, w8, #1
  405ad8:	cbnz	w8, 405aec <ferror@plt+0x3bac>
  405adc:	b	405a54 <ferror@plt+0x3b14>
  405ae0:	mov	w21, #0xffffffff            	// #-1
  405ae4:	mov	w8, #0x1                   	// #1
  405ae8:	cbz	w8, 405a54 <ferror@plt+0x3b14>
  405aec:	cmp	w8, #0x4
  405af0:	b.eq	405a54 <ferror@plt+0x3b14>  // b.none
  405af4:	b	405b08 <ferror@plt+0x3bc8>
  405af8:	mov	w8, #0x1                   	// #1
  405afc:	mov	w21, w0
  405b00:	cbnz	w8, 405aec <ferror@plt+0x3bac>
  405b04:	b	405a54 <ferror@plt+0x3b14>
  405b08:	cmp	w8, #0x2
  405b0c:	b.ne	405b14 <ferror@plt+0x3bd4>  // b.any
  405b10:	mov	w21, wzr
  405b14:	mov	w0, w21
  405b18:	ldp	x20, x19, [sp, #64]
  405b1c:	ldp	x22, x21, [sp, #48]
  405b20:	ldp	x24, x23, [sp, #32]
  405b24:	ldr	x25, [sp, #16]
  405b28:	ldp	x29, x30, [sp], #80
  405b2c:	ret
  405b30:	stp	x29, x30, [sp, #-64]!
  405b34:	stp	x22, x21, [sp, #32]
  405b38:	mov	w21, #0xffffffea            	// #-22
  405b3c:	stp	x24, x23, [sp, #16]
  405b40:	stp	x20, x19, [sp, #48]
  405b44:	mov	x29, sp
  405b48:	cbz	x1, 405c18 <ferror@plt+0x3cd8>
  405b4c:	cbz	x0, 405c18 <ferror@plt+0x3cd8>
  405b50:	mov	x19, x2
  405b54:	cbz	x2, 405c18 <ferror@plt+0x3cd8>
  405b58:	ldrb	w8, [x0]
  405b5c:	cbz	w8, 405c14 <ferror@plt+0x3cd4>
  405b60:	mov	x20, x1
  405b64:	mov	x22, xzr
  405b68:	add	x23, x0, #0x1
  405b6c:	b	405b78 <ferror@plt+0x3c38>
  405b70:	ldrb	w8, [x23], #1
  405b74:	cbz	w8, 405c14 <ferror@plt+0x3cd4>
  405b78:	mov	x9, x23
  405b7c:	ldrb	w10, [x9], #-1
  405b80:	cmp	x22, #0x0
  405b84:	and	w8, w8, #0xff
  405b88:	csel	x22, x9, x22, eq  // eq = none
  405b8c:	cmp	w8, #0x2c
  405b90:	csel	x8, x9, xzr, eq  // eq = none
  405b94:	cmp	w10, #0x0
  405b98:	csel	x24, x23, x8, eq  // eq = none
  405b9c:	mov	w8, #0x4                   	// #4
  405ba0:	cbz	x22, 405bec <ferror@plt+0x3cac>
  405ba4:	cbz	x24, 405bec <ferror@plt+0x3cac>
  405ba8:	subs	x1, x24, x22
  405bac:	b.ls	405be4 <ferror@plt+0x3ca4>  // b.plast
  405bb0:	mov	x0, x22
  405bb4:	blr	x19
  405bb8:	tbnz	x0, #63, 405bfc <ferror@plt+0x3cbc>
  405bbc:	ldr	x8, [x20]
  405bc0:	mov	x22, xzr
  405bc4:	orr	x8, x8, x0
  405bc8:	str	x8, [x20]
  405bcc:	ldrb	w8, [x24]
  405bd0:	cmp	w8, #0x0
  405bd4:	cset	w8, eq  // eq = none
  405bd8:	lsl	w8, w8, #1
  405bdc:	cbnz	w8, 405bf0 <ferror@plt+0x3cb0>
  405be0:	b	405b70 <ferror@plt+0x3c30>
  405be4:	mov	w21, #0xffffffff            	// #-1
  405be8:	mov	w8, #0x1                   	// #1
  405bec:	cbz	w8, 405b70 <ferror@plt+0x3c30>
  405bf0:	cmp	w8, #0x4
  405bf4:	b.eq	405b70 <ferror@plt+0x3c30>  // b.none
  405bf8:	b	405c0c <ferror@plt+0x3ccc>
  405bfc:	mov	w8, #0x1                   	// #1
  405c00:	mov	w21, w0
  405c04:	cbnz	w8, 405bf0 <ferror@plt+0x3cb0>
  405c08:	b	405b70 <ferror@plt+0x3c30>
  405c0c:	cmp	w8, #0x2
  405c10:	b.ne	405c18 <ferror@plt+0x3cd8>  // b.any
  405c14:	mov	w21, wzr
  405c18:	mov	w0, w21
  405c1c:	ldp	x20, x19, [sp, #48]
  405c20:	ldp	x22, x21, [sp, #32]
  405c24:	ldp	x24, x23, [sp, #16]
  405c28:	ldp	x29, x30, [sp], #64
  405c2c:	ret
  405c30:	stp	x29, x30, [sp, #-64]!
  405c34:	mov	x29, sp
  405c38:	str	x23, [sp, #16]
  405c3c:	stp	x22, x21, [sp, #32]
  405c40:	stp	x20, x19, [sp, #48]
  405c44:	str	xzr, [x29, #24]
  405c48:	cbz	x0, 405d38 <ferror@plt+0x3df8>
  405c4c:	mov	w21, w3
  405c50:	mov	x19, x2
  405c54:	mov	x23, x1
  405c58:	mov	x22, x0
  405c5c:	str	w3, [x1]
  405c60:	str	w3, [x2]
  405c64:	bl	401ef0 <__errno_location@plt>
  405c68:	str	wzr, [x0]
  405c6c:	ldrb	w8, [x22]
  405c70:	mov	x20, x0
  405c74:	cmp	w8, #0x3a
  405c78:	b.ne	405cc0 <ferror@plt+0x3d80>  // b.any
  405c7c:	add	x21, x22, #0x1
  405c80:	add	x1, x29, #0x18
  405c84:	mov	w2, #0xa                   	// #10
  405c88:	mov	x0, x21
  405c8c:	bl	401d50 <strtol@plt>
  405c90:	str	w0, [x19]
  405c94:	ldr	w8, [x20]
  405c98:	mov	w0, #0xffffffff            	// #-1
  405c9c:	cbnz	w8, 405d38 <ferror@plt+0x3df8>
  405ca0:	ldr	x8, [x29, #24]
  405ca4:	cbz	x8, 405d38 <ferror@plt+0x3df8>
  405ca8:	cmp	x8, x21
  405cac:	mov	w0, #0xffffffff            	// #-1
  405cb0:	b.eq	405d38 <ferror@plt+0x3df8>  // b.none
  405cb4:	ldrb	w8, [x8]
  405cb8:	cbz	w8, 405d34 <ferror@plt+0x3df4>
  405cbc:	b	405d38 <ferror@plt+0x3df8>
  405cc0:	add	x1, x29, #0x18
  405cc4:	mov	w2, #0xa                   	// #10
  405cc8:	mov	x0, x22
  405ccc:	bl	401d50 <strtol@plt>
  405cd0:	str	w0, [x23]
  405cd4:	str	w0, [x19]
  405cd8:	ldr	x8, [x29, #24]
  405cdc:	mov	w0, #0xffffffff            	// #-1
  405ce0:	cmp	x8, x22
  405ce4:	b.eq	405d38 <ferror@plt+0x3df8>  // b.none
  405ce8:	ldr	w9, [x20]
  405cec:	cbnz	w9, 405d38 <ferror@plt+0x3df8>
  405cf0:	cbz	x8, 405d38 <ferror@plt+0x3df8>
  405cf4:	ldrb	w9, [x8]
  405cf8:	cmp	w9, #0x2d
  405cfc:	b.eq	405d20 <ferror@plt+0x3de0>  // b.none
  405d00:	cmp	w9, #0x3a
  405d04:	b.ne	405d34 <ferror@plt+0x3df4>  // b.any
  405d08:	ldrb	w10, [x8, #1]
  405d0c:	cbz	w10, 405d30 <ferror@plt+0x3df0>
  405d10:	cmp	w9, #0x3a
  405d14:	b.eq	405d20 <ferror@plt+0x3de0>  // b.none
  405d18:	cmp	w9, #0x2d
  405d1c:	b.ne	405d34 <ferror@plt+0x3df4>  // b.any
  405d20:	add	x21, x8, #0x1
  405d24:	str	xzr, [x29, #24]
  405d28:	str	wzr, [x20]
  405d2c:	b	405c80 <ferror@plt+0x3d40>
  405d30:	str	w21, [x19]
  405d34:	mov	w0, wzr
  405d38:	ldp	x20, x19, [sp, #48]
  405d3c:	ldp	x22, x21, [sp, #32]
  405d40:	ldr	x23, [sp, #16]
  405d44:	ldp	x29, x30, [sp], #64
  405d48:	ret
  405d4c:	sub	sp, sp, #0x50
  405d50:	stp	x20, x19, [sp, #64]
  405d54:	mov	x20, x1
  405d58:	mov	x19, x0
  405d5c:	stp	x29, x30, [sp, #16]
  405d60:	stp	x24, x23, [sp, #32]
  405d64:	stp	x22, x21, [sp, #48]
  405d68:	add	x29, sp, #0x10
  405d6c:	mov	w0, wzr
  405d70:	cbz	x20, 405e3c <ferror@plt+0x3efc>
  405d74:	cbz	x19, 405e3c <ferror@plt+0x3efc>
  405d78:	add	x1, sp, #0x8
  405d7c:	mov	x0, x19
  405d80:	bl	405e54 <ferror@plt+0x3f14>
  405d84:	mov	x21, x0
  405d88:	mov	x1, sp
  405d8c:	mov	x0, x20
  405d90:	bl	405e54 <ferror@plt+0x3f14>
  405d94:	ldp	x24, x22, [sp]
  405d98:	adds	x8, x24, x22
  405d9c:	b.eq	405dc8 <ferror@plt+0x3e88>  // b.none
  405da0:	mov	x23, x0
  405da4:	cmp	x8, #0x1
  405da8:	b.ne	405df0 <ferror@plt+0x3eb0>  // b.any
  405dac:	cbz	x21, 405dd4 <ferror@plt+0x3e94>
  405db0:	ldrb	w8, [x21]
  405db4:	cmp	w8, #0x2f
  405db8:	b.ne	405dd4 <ferror@plt+0x3e94>  // b.any
  405dbc:	mov	w0, #0x1                   	// #1
  405dc0:	cbnz	w0, 405e30 <ferror@plt+0x3ef0>
  405dc4:	b	405d6c <ferror@plt+0x3e2c>
  405dc8:	mov	w0, #0x1                   	// #1
  405dcc:	cbnz	w0, 405e30 <ferror@plt+0x3ef0>
  405dd0:	b	405d6c <ferror@plt+0x3e2c>
  405dd4:	cbz	x23, 405df0 <ferror@plt+0x3eb0>
  405dd8:	ldrb	w8, [x23]
  405ddc:	cmp	w8, #0x2f
  405de0:	b.ne	405df0 <ferror@plt+0x3eb0>  // b.any
  405de4:	mov	w0, #0x1                   	// #1
  405de8:	cbnz	w0, 405e30 <ferror@plt+0x3ef0>
  405dec:	b	405d6c <ferror@plt+0x3e2c>
  405df0:	mov	w0, #0x3                   	// #3
  405df4:	cbz	x21, 405e1c <ferror@plt+0x3edc>
  405df8:	cbz	x23, 405e1c <ferror@plt+0x3edc>
  405dfc:	cmp	x22, x24
  405e00:	b.ne	405e1c <ferror@plt+0x3edc>  // b.any
  405e04:	mov	x0, x21
  405e08:	mov	x1, x23
  405e0c:	mov	x2, x22
  405e10:	bl	401c10 <strncmp@plt>
  405e14:	cbz	w0, 405e24 <ferror@plt+0x3ee4>
  405e18:	mov	w0, #0x3                   	// #3
  405e1c:	cbnz	w0, 405e30 <ferror@plt+0x3ef0>
  405e20:	b	405d6c <ferror@plt+0x3e2c>
  405e24:	add	x19, x21, x22
  405e28:	add	x20, x23, x24
  405e2c:	cbz	w0, 405d6c <ferror@plt+0x3e2c>
  405e30:	cmp	w0, #0x3
  405e34:	b.ne	405e3c <ferror@plt+0x3efc>  // b.any
  405e38:	mov	w0, wzr
  405e3c:	ldp	x20, x19, [sp, #64]
  405e40:	ldp	x22, x21, [sp, #48]
  405e44:	ldp	x24, x23, [sp, #32]
  405e48:	ldp	x29, x30, [sp, #16]
  405e4c:	add	sp, sp, #0x50
  405e50:	ret
  405e54:	mov	x8, x0
  405e58:	str	xzr, [x1]
  405e5c:	mov	x0, x8
  405e60:	cbz	x8, 405ea8 <ferror@plt+0x3f68>
  405e64:	ldrb	w9, [x0]
  405e68:	cmp	w9, #0x2f
  405e6c:	b.ne	405e80 <ferror@plt+0x3f40>  // b.any
  405e70:	mov	x8, x0
  405e74:	ldrb	w10, [x8, #1]!
  405e78:	cmp	w10, #0x2f
  405e7c:	b.eq	405e5c <ferror@plt+0x3f1c>  // b.none
  405e80:	cbz	w9, 405ea4 <ferror@plt+0x3f64>
  405e84:	mov	w8, #0x1                   	// #1
  405e88:	str	x8, [x1]
  405e8c:	ldrb	w9, [x0, x8]
  405e90:	cbz	w9, 405ea8 <ferror@plt+0x3f68>
  405e94:	cmp	w9, #0x2f
  405e98:	b.eq	405ea8 <ferror@plt+0x3f68>  // b.none
  405e9c:	add	x8, x8, #0x1
  405ea0:	b	405e88 <ferror@plt+0x3f48>
  405ea4:	mov	x0, xzr
  405ea8:	ret
  405eac:	stp	x29, x30, [sp, #-64]!
  405eb0:	orr	x8, x0, x1
  405eb4:	stp	x24, x23, [sp, #16]
  405eb8:	stp	x22, x21, [sp, #32]
  405ebc:	stp	x20, x19, [sp, #48]
  405ec0:	mov	x29, sp
  405ec4:	cbz	x8, 405ef8 <ferror@plt+0x3fb8>
  405ec8:	mov	x19, x1
  405ecc:	mov	x22, x0
  405ed0:	mov	x20, x2
  405ed4:	cbz	x0, 405f0c <ferror@plt+0x3fcc>
  405ed8:	cbz	x19, 405f20 <ferror@plt+0x3fe0>
  405edc:	mov	x0, x22
  405ee0:	bl	401ac0 <strlen@plt>
  405ee4:	mvn	x8, x0
  405ee8:	cmp	x8, x20
  405eec:	b.cs	405f28 <ferror@plt+0x3fe8>  // b.hs, b.nlast
  405ef0:	mov	x21, xzr
  405ef4:	b	405f64 <ferror@plt+0x4024>
  405ef8:	adrp	x0, 407000 <ferror@plt+0x50c0>
  405efc:	add	x0, x0, #0x88e
  405f00:	bl	401ca0 <strdup@plt>
  405f04:	mov	x21, x0
  405f08:	b	405f64 <ferror@plt+0x4024>
  405f0c:	mov	x0, x19
  405f10:	mov	x1, x20
  405f14:	bl	401dc0 <strndup@plt>
  405f18:	mov	x21, x0
  405f1c:	b	405f64 <ferror@plt+0x4024>
  405f20:	mov	x0, x22
  405f24:	b	405f00 <ferror@plt+0x3fc0>
  405f28:	add	x24, x0, x20
  405f2c:	mov	x23, x0
  405f30:	add	x0, x24, #0x1
  405f34:	bl	401bf0 <malloc@plt>
  405f38:	mov	x21, x0
  405f3c:	cbz	x0, 405f64 <ferror@plt+0x4024>
  405f40:	mov	x0, x21
  405f44:	mov	x1, x22
  405f48:	mov	x2, x23
  405f4c:	bl	401a50 <memcpy@plt>
  405f50:	add	x0, x21, x23
  405f54:	mov	x1, x19
  405f58:	mov	x2, x20
  405f5c:	bl	401a50 <memcpy@plt>
  405f60:	strb	wzr, [x21, x24]
  405f64:	mov	x0, x21
  405f68:	ldp	x20, x19, [sp, #48]
  405f6c:	ldp	x22, x21, [sp, #32]
  405f70:	ldp	x24, x23, [sp, #16]
  405f74:	ldp	x29, x30, [sp], #64
  405f78:	ret
  405f7c:	stp	x29, x30, [sp, #-32]!
  405f80:	stp	x20, x19, [sp, #16]
  405f84:	mov	x19, x1
  405f88:	mov	x20, x0
  405f8c:	mov	x29, sp
  405f90:	cbz	x1, 405fa4 <ferror@plt+0x4064>
  405f94:	mov	x0, x19
  405f98:	bl	401ac0 <strlen@plt>
  405f9c:	mov	x2, x0
  405fa0:	b	405fa8 <ferror@plt+0x4068>
  405fa4:	mov	x2, xzr
  405fa8:	mov	x0, x20
  405fac:	mov	x1, x19
  405fb0:	bl	405eac <ferror@plt+0x3f6c>
  405fb4:	ldp	x20, x19, [sp, #16]
  405fb8:	ldp	x29, x30, [sp], #32
  405fbc:	ret
  405fc0:	sub	sp, sp, #0x120
  405fc4:	stp	x29, x30, [sp, #256]
  405fc8:	add	x29, sp, #0x100
  405fcc:	add	x9, sp, #0x80
  405fd0:	mov	x10, sp
  405fd4:	mov	x11, #0xffffffffffffffd0    	// #-48
  405fd8:	add	x8, x29, #0x20
  405fdc:	movk	x11, #0xff80, lsl #32
  405fe0:	add	x9, x9, #0x30
  405fe4:	add	x10, x10, #0x80
  405fe8:	stp	x8, x9, [x29, #-32]
  405fec:	stp	x10, x11, [x29, #-16]
  405ff0:	stp	q1, q2, [sp, #16]
  405ff4:	str	q0, [sp]
  405ff8:	ldp	q0, q1, [x29, #-32]
  405ffc:	stp	x28, x19, [sp, #272]
  406000:	mov	x19, x0
  406004:	stp	x2, x3, [sp, #128]
  406008:	sub	x0, x29, #0x28
  40600c:	sub	x2, x29, #0x50
  406010:	stp	x4, x5, [sp, #144]
  406014:	stp	x6, x7, [sp, #160]
  406018:	stp	q3, q4, [sp, #48]
  40601c:	stp	q5, q6, [sp, #80]
  406020:	str	q7, [sp, #112]
  406024:	stp	q0, q1, [x29, #-80]
  406028:	bl	401d90 <vasprintf@plt>
  40602c:	tbnz	w0, #31, 406054 <ferror@plt+0x4114>
  406030:	ldur	x1, [x29, #-40]
  406034:	sxtw	x2, w0
  406038:	mov	x0, x19
  40603c:	bl	405eac <ferror@plt+0x3f6c>
  406040:	ldur	x8, [x29, #-40]
  406044:	mov	x19, x0
  406048:	mov	x0, x8
  40604c:	bl	401d70 <free@plt>
  406050:	b	406058 <ferror@plt+0x4118>
  406054:	mov	x19, xzr
  406058:	mov	x0, x19
  40605c:	ldp	x28, x19, [sp, #272]
  406060:	ldp	x29, x30, [sp, #256]
  406064:	add	sp, sp, #0x120
  406068:	ret
  40606c:	stp	x29, x30, [sp, #-80]!
  406070:	stp	x24, x23, [sp, #32]
  406074:	stp	x22, x21, [sp, #48]
  406078:	stp	x20, x19, [sp, #64]
  40607c:	ldr	x19, [x0]
  406080:	str	x25, [sp, #16]
  406084:	mov	x29, sp
  406088:	ldrb	w8, [x19]
  40608c:	cbz	w8, 40618c <ferror@plt+0x424c>
  406090:	mov	x20, x0
  406094:	mov	x22, x1
  406098:	mov	x0, x19
  40609c:	mov	x1, x2
  4060a0:	mov	w23, w3
  4060a4:	mov	x21, x2
  4060a8:	bl	401dd0 <strspn@plt>
  4060ac:	add	x19, x19, x0
  4060b0:	ldrb	w8, [x19]
  4060b4:	cbz	x8, 406188 <ferror@plt+0x4248>
  4060b8:	cbz	w23, 406140 <ferror@plt+0x4200>
  4060bc:	cmp	w8, #0x3f
  4060c0:	b.hi	406158 <ferror@plt+0x4218>  // b.pmore
  4060c4:	mov	w9, #0x1                   	// #1
  4060c8:	lsl	x8, x9, x8
  4060cc:	mov	x9, #0x1                   	// #1
  4060d0:	movk	x9, #0x84, lsl #32
  4060d4:	and	x8, x8, x9
  4060d8:	cbz	x8, 406158 <ferror@plt+0x4218>
  4060dc:	mov	x23, x19
  4060e0:	ldrb	w25, [x23], #1
  4060e4:	add	x1, x29, #0x1c
  4060e8:	strb	wzr, [x29, #29]
  4060ec:	mov	x0, x23
  4060f0:	strb	w25, [x29, #28]
  4060f4:	bl	4061c4 <ferror@plt+0x4284>
  4060f8:	str	x0, [x22]
  4060fc:	add	x8, x0, x19
  406100:	ldrb	w9, [x8, #1]
  406104:	mov	w8, wzr
  406108:	cbz	w9, 4061b0 <ferror@plt+0x4270>
  40610c:	cmp	w9, w25
  406110:	b.ne	4061b0 <ferror@plt+0x4270>  // b.any
  406114:	add	x8, x0, x19
  406118:	ldrsb	w1, [x8, #2]
  40611c:	mov	x24, x0
  406120:	cbz	w1, 406130 <ferror@plt+0x41f0>
  406124:	mov	x0, x21
  406128:	bl	401de0 <strchr@plt>
  40612c:	cbz	x0, 4061ac <ferror@plt+0x426c>
  406130:	add	x8, x19, x24
  406134:	add	x19, x8, #0x2
  406138:	mov	w8, #0x1                   	// #1
  40613c:	b	4061b4 <ferror@plt+0x4274>
  406140:	mov	x0, x19
  406144:	mov	x1, x21
  406148:	bl	401ec0 <strcspn@plt>
  40614c:	str	x0, [x22]
  406150:	add	x22, x19, x0
  406154:	b	406180 <ferror@plt+0x4240>
  406158:	mov	x0, x19
  40615c:	mov	x1, x21
  406160:	bl	4061c4 <ferror@plt+0x4284>
  406164:	str	x0, [x22]
  406168:	add	x22, x19, x0
  40616c:	ldrsb	w1, [x22]
  406170:	cbz	w1, 406180 <ferror@plt+0x4240>
  406174:	mov	x0, x21
  406178:	bl	401de0 <strchr@plt>
  40617c:	cbz	x0, 406188 <ferror@plt+0x4248>
  406180:	str	x22, [x20]
  406184:	b	406190 <ferror@plt+0x4250>
  406188:	str	x19, [x20]
  40618c:	mov	x19, xzr
  406190:	mov	x0, x19
  406194:	ldp	x20, x19, [sp, #64]
  406198:	ldp	x22, x21, [sp, #48]
  40619c:	ldp	x24, x23, [sp, #32]
  4061a0:	ldr	x25, [sp, #16]
  4061a4:	ldp	x29, x30, [sp], #80
  4061a8:	ret
  4061ac:	mov	w8, wzr
  4061b0:	mov	x23, x19
  4061b4:	str	x19, [x20]
  4061b8:	mov	x19, x23
  4061bc:	tbz	w8, #0, 40618c <ferror@plt+0x424c>
  4061c0:	b	406190 <ferror@plt+0x4250>
  4061c4:	stp	x29, x30, [sp, #-48]!
  4061c8:	stp	x22, x21, [sp, #16]
  4061cc:	stp	x20, x19, [sp, #32]
  4061d0:	ldrb	w8, [x0]
  4061d4:	mov	x29, sp
  4061d8:	cbz	w8, 406228 <ferror@plt+0x42e8>
  4061dc:	mov	x19, x1
  4061e0:	mov	x22, xzr
  4061e4:	mov	w20, wzr
  4061e8:	add	x21, x0, #0x1
  4061ec:	b	406210 <ferror@plt+0x42d0>
  4061f0:	sxtb	w1, w8
  4061f4:	mov	x0, x19
  4061f8:	bl	401de0 <strchr@plt>
  4061fc:	cbnz	x0, 406234 <ferror@plt+0x42f4>
  406200:	mov	w20, wzr
  406204:	ldrb	w8, [x21, x22]
  406208:	add	x22, x22, #0x1
  40620c:	cbz	w8, 406234 <ferror@plt+0x42f4>
  406210:	cbnz	w20, 406200 <ferror@plt+0x42c0>
  406214:	and	w9, w8, #0xff
  406218:	cmp	w9, #0x5c
  40621c:	b.ne	4061f0 <ferror@plt+0x42b0>  // b.any
  406220:	mov	w20, #0x1                   	// #1
  406224:	b	406204 <ferror@plt+0x42c4>
  406228:	mov	w20, wzr
  40622c:	mov	w22, wzr
  406230:	b	406234 <ferror@plt+0x42f4>
  406234:	sub	w8, w22, w20
  406238:	ldp	x20, x19, [sp, #32]
  40623c:	ldp	x22, x21, [sp, #16]
  406240:	sxtw	x0, w8
  406244:	ldp	x29, x30, [sp], #48
  406248:	ret
  40624c:	stp	x29, x30, [sp, #-32]!
  406250:	str	x19, [sp, #16]
  406254:	mov	x19, x0
  406258:	mov	x29, sp
  40625c:	mov	x0, x19
  406260:	bl	401c40 <fgetc@plt>
  406264:	cmn	w0, #0x1
  406268:	b.eq	40627c <ferror@plt+0x433c>  // b.none
  40626c:	cmp	w0, #0xa
  406270:	b.ne	40625c <ferror@plt+0x431c>  // b.any
  406274:	mov	w0, wzr
  406278:	b	406280 <ferror@plt+0x4340>
  40627c:	mov	w0, #0x1                   	// #1
  406280:	ldr	x19, [sp, #16]
  406284:	ldp	x29, x30, [sp], #32
  406288:	ret
  40628c:	cbz	x0, 4062c4 <ferror@plt+0x4384>
  406290:	stp	x29, x30, [sp, #-32]!
  406294:	stp	x20, x19, [sp, #16]
  406298:	mov	x19, x0
  40629c:	ldr	x0, [x0]
  4062a0:	mov	x29, sp
  4062a4:	cbz	x0, 4062b8 <ferror@plt+0x4378>
  4062a8:	add	x20, x19, #0x8
  4062ac:	bl	401d70 <free@plt>
  4062b0:	ldr	x0, [x20], #8
  4062b4:	cbnz	x0, 4062ac <ferror@plt+0x436c>
  4062b8:	str	xzr, [x19]
  4062bc:	ldp	x20, x19, [sp, #16]
  4062c0:	ldp	x29, x30, [sp], #32
  4062c4:	ret
  4062c8:	stp	x29, x30, [sp, #-32]!
  4062cc:	str	x19, [sp, #16]
  4062d0:	mov	x29, sp
  4062d4:	mov	x19, x0
  4062d8:	bl	40628c <ferror@plt+0x434c>
  4062dc:	mov	x0, x19
  4062e0:	bl	401d70 <free@plt>
  4062e4:	ldr	x19, [sp, #16]
  4062e8:	mov	x0, xzr
  4062ec:	ldp	x29, x30, [sp], #32
  4062f0:	ret
  4062f4:	stp	x29, x30, [sp, #-48]!
  4062f8:	str	x21, [sp, #16]
  4062fc:	stp	x20, x19, [sp, #32]
  406300:	mov	x29, sp
  406304:	mov	x20, x0
  406308:	bl	40637c <ferror@plt+0x443c>
  40630c:	add	w8, w0, #0x1
  406310:	lsl	x0, x8, #3
  406314:	bl	401bf0 <malloc@plt>
  406318:	mov	x19, x0
  40631c:	cbz	x0, 406358 <ferror@plt+0x4418>
  406320:	cbz	x20, 406350 <ferror@plt+0x4410>
  406324:	ldr	x0, [x20]
  406328:	cbz	x0, 406350 <ferror@plt+0x4410>
  40632c:	add	x21, x20, #0x8
  406330:	mov	x20, x19
  406334:	bl	401ca0 <strdup@plt>
  406338:	str	x0, [x20]
  40633c:	cbz	x0, 40636c <ferror@plt+0x442c>
  406340:	ldr	x0, [x21], #8
  406344:	add	x20, x20, #0x8
  406348:	cbnz	x0, 406334 <ferror@plt+0x43f4>
  40634c:	b	406354 <ferror@plt+0x4414>
  406350:	mov	x20, x19
  406354:	str	xzr, [x20]
  406358:	mov	x0, x19
  40635c:	ldp	x20, x19, [sp, #32]
  406360:	ldr	x21, [sp, #16]
  406364:	ldp	x29, x30, [sp], #48
  406368:	ret
  40636c:	mov	x0, x19
  406370:	bl	4062c8 <ferror@plt+0x4388>
  406374:	mov	x19, xzr
  406378:	b	406358 <ferror@plt+0x4418>
  40637c:	cbz	x0, 4063a0 <ferror@plt+0x4460>
  406380:	ldr	x9, [x0]
  406384:	mov	x8, x0
  406388:	cbz	x9, 4063a4 <ferror@plt+0x4464>
  40638c:	mov	x0, xzr
  406390:	add	x8, x8, #0x8
  406394:	ldr	x9, [x8, x0, lsl #3]
  406398:	add	x0, x0, #0x1
  40639c:	cbnz	x9, 406394 <ferror@plt+0x4454>
  4063a0:	ret
  4063a4:	mov	w0, wzr
  4063a8:	ret
  4063ac:	sub	sp, sp, #0x50
  4063b0:	str	x21, [sp, #48]
  4063b4:	stp	x20, x19, [sp, #64]
  4063b8:	mov	x19, x1
  4063bc:	mov	x21, x0
  4063c0:	stp	x29, x30, [sp, #32]
  4063c4:	add	x29, sp, #0x20
  4063c8:	cbz	x0, 406434 <ferror@plt+0x44f4>
  4063cc:	ldp	q0, q1, [x19]
  4063d0:	cmn	x21, #0x1
  4063d4:	cset	w8, ne  // ne = any
  4063d8:	stp	q0, q1, [sp]
  4063dc:	ldr	x9, [sp, #8]
  4063e0:	ldrsw	x10, [sp, #24]
  4063e4:	tbnz	w10, #31, 406408 <ferror@plt+0x44c8>
  4063e8:	ldr	x10, [sp]
  4063ec:	add	x11, x10, #0x8
  4063f0:	str	x11, [sp]
  4063f4:	ldr	x10, [x10]
  4063f8:	cmn	x10, #0x1
  4063fc:	b.ne	406420 <ferror@plt+0x44e0>  // b.any
  406400:	ldrsw	x10, [sp, #24]
  406404:	tbz	w10, #31, 4063e8 <ferror@plt+0x44a8>
  406408:	add	w11, w10, #0x8
  40640c:	cmp	w11, #0x0
  406410:	str	w11, [sp, #24]
  406414:	b.gt	4063e8 <ferror@plt+0x44a8>
  406418:	add	x10, x9, x10
  40641c:	b	4063f4 <ferror@plt+0x44b4>
  406420:	cbz	x10, 406438 <ferror@plt+0x44f8>
  406424:	add	w8, w8, #0x1
  406428:	ldrsw	x10, [sp, #24]
  40642c:	tbz	w10, #31, 4063e8 <ferror@plt+0x44a8>
  406430:	b	406408 <ferror@plt+0x44c8>
  406434:	mov	w8, wzr
  406438:	add	w8, w8, #0x1
  40643c:	lsl	x0, x8, #3
  406440:	bl	401bf0 <malloc@plt>
  406444:	mov	x20, x0
  406448:	cbz	x0, 4064e4 <ferror@plt+0x45a4>
  40644c:	cbz	x21, 4064e0 <ferror@plt+0x45a0>
  406450:	cmn	x21, #0x1
  406454:	b.eq	406478 <ferror@plt+0x4538>  // b.none
  406458:	mov	x0, x21
  40645c:	bl	401ca0 <strdup@plt>
  406460:	str	x0, [x20]
  406464:	cbz	x0, 4064fc <ferror@plt+0x45bc>
  406468:	mov	w21, #0x1                   	// #1
  40646c:	ldrsw	x8, [x19, #24]
  406470:	tbz	w8, #31, 406484 <ferror@plt+0x4544>
  406474:	b	4064a4 <ferror@plt+0x4564>
  406478:	mov	w21, wzr
  40647c:	ldrsw	x8, [x19, #24]
  406480:	tbnz	w8, #31, 4064a4 <ferror@plt+0x4564>
  406484:	ldr	x8, [x19]
  406488:	add	x9, x8, #0x8
  40648c:	str	x9, [x19]
  406490:	ldr	x0, [x8]
  406494:	cmn	x0, #0x1
  406498:	b.ne	4064c0 <ferror@plt+0x4580>  // b.any
  40649c:	ldrsw	x8, [x19, #24]
  4064a0:	tbz	w8, #31, 406484 <ferror@plt+0x4544>
  4064a4:	add	w9, w8, #0x8
  4064a8:	cmp	w9, #0x0
  4064ac:	str	w9, [x19, #24]
  4064b0:	b.gt	406484 <ferror@plt+0x4544>
  4064b4:	ldr	x9, [x19, #8]
  4064b8:	add	x8, x9, x8
  4064bc:	b	406490 <ferror@plt+0x4550>
  4064c0:	cbz	x0, 4064e0 <ferror@plt+0x45a0>
  4064c4:	bl	401ca0 <strdup@plt>
  4064c8:	str	x0, [x20, w21, uxtw #3]
  4064cc:	cbz	x0, 4064fc <ferror@plt+0x45bc>
  4064d0:	add	w21, w21, #0x1
  4064d4:	ldrsw	x8, [x19, #24]
  4064d8:	tbz	w8, #31, 406484 <ferror@plt+0x4544>
  4064dc:	b	4064a4 <ferror@plt+0x4564>
  4064e0:	str	xzr, [x20, w21, uxtw #3]
  4064e4:	mov	x0, x20
  4064e8:	ldp	x20, x19, [sp, #64]
  4064ec:	ldr	x21, [sp, #48]
  4064f0:	ldp	x29, x30, [sp, #32]
  4064f4:	add	sp, sp, #0x50
  4064f8:	ret
  4064fc:	mov	x0, x20
  406500:	bl	4062c8 <ferror@plt+0x4388>
  406504:	mov	x20, xzr
  406508:	b	4064e4 <ferror@plt+0x45a4>
  40650c:	sub	sp, sp, #0x120
  406510:	stp	x29, x30, [sp, #256]
  406514:	add	x29, sp, #0x100
  406518:	mov	x8, #0xffffffffffffffc8    	// #-56
  40651c:	mov	x9, sp
  406520:	sub	x10, x29, #0x78
  406524:	movk	x8, #0xff80, lsl #32
  406528:	add	x11, x29, #0x20
  40652c:	add	x9, x9, #0x80
  406530:	add	x10, x10, #0x38
  406534:	stp	x9, x8, [x29, #-16]
  406538:	stp	x11, x10, [x29, #-32]
  40653c:	stp	x1, x2, [x29, #-120]
  406540:	stp	x3, x4, [x29, #-104]
  406544:	stp	x5, x6, [x29, #-88]
  406548:	stur	x7, [x29, #-72]
  40654c:	stp	q0, q1, [sp]
  406550:	ldp	q0, q1, [x29, #-32]
  406554:	sub	x1, x29, #0x40
  406558:	str	x28, [sp, #272]
  40655c:	stp	q2, q3, [sp, #32]
  406560:	stp	q4, q5, [sp, #64]
  406564:	stp	q6, q7, [sp, #96]
  406568:	stp	q0, q1, [x29, #-64]
  40656c:	bl	4063ac <ferror@plt+0x446c>
  406570:	ldr	x28, [sp, #272]
  406574:	ldp	x29, x30, [sp, #256]
  406578:	add	sp, sp, #0x120
  40657c:	ret
  406580:	stp	x29, x30, [sp, #-32]!
  406584:	stp	x20, x19, [sp, #16]
  406588:	mov	x29, sp
  40658c:	cbz	x1, 4065b8 <ferror@plt+0x4678>
  406590:	mov	x8, x1
  406594:	ldr	x1, [x1]
  406598:	cbz	x1, 4065b8 <ferror@plt+0x4678>
  40659c:	mov	x19, x0
  4065a0:	add	x20, x8, #0x8
  4065a4:	mov	x0, x19
  4065a8:	bl	4065c8 <ferror@plt+0x4688>
  4065ac:	tbnz	w0, #31, 4065bc <ferror@plt+0x467c>
  4065b0:	ldr	x1, [x20], #8
  4065b4:	cbnz	x1, 4065a4 <ferror@plt+0x4664>
  4065b8:	mov	w0, wzr
  4065bc:	ldp	x20, x19, [sp, #16]
  4065c0:	ldp	x29, x30, [sp], #32
  4065c4:	ret
  4065c8:	stp	x29, x30, [sp, #-32]!
  4065cc:	str	x19, [sp, #16]
  4065d0:	mov	x29, sp
  4065d4:	cbz	x1, 4065f8 <ferror@plt+0x46b8>
  4065d8:	mov	x19, x0
  4065dc:	mov	x0, x1
  4065e0:	bl	401ca0 <strdup@plt>
  4065e4:	cbz	x0, 406600 <ferror@plt+0x46c0>
  4065e8:	mov	x1, x0
  4065ec:	mov	x0, x19
  4065f0:	bl	4069d8 <ferror@plt+0x4a98>
  4065f4:	b	406604 <ferror@plt+0x46c4>
  4065f8:	mov	w0, wzr
  4065fc:	b	406604 <ferror@plt+0x46c4>
  406600:	mov	w0, #0xfffffff4            	// #-12
  406604:	ldr	x19, [sp, #16]
  406608:	ldp	x29, x30, [sp], #32
  40660c:	ret
  406610:	stp	x29, x30, [sp, #-64]!
  406614:	stp	x24, x23, [sp, #16]
  406618:	stp	x22, x21, [sp, #32]
  40661c:	stp	x20, x19, [sp, #48]
  406620:	mov	x29, sp
  406624:	cbz	x1, 40669c <ferror@plt+0x475c>
  406628:	mov	x20, x0
  40662c:	ldr	x0, [x1]
  406630:	cbz	x0, 40669c <ferror@plt+0x475c>
  406634:	mov	x19, x2
  406638:	add	x24, x1, #0x8
  40663c:	b	406654 <ferror@plt+0x4714>
  406640:	mov	w8, wzr
  406644:	mov	w21, #0xfffffff4            	// #-12
  406648:	tbz	w8, #0, 4066a0 <ferror@plt+0x4760>
  40664c:	ldr	x0, [x24], #8
  406650:	cbz	x0, 40669c <ferror@plt+0x475c>
  406654:	mov	x1, x19
  406658:	bl	405f7c <ferror@plt+0x403c>
  40665c:	cbz	x0, 406640 <ferror@plt+0x4700>
  406660:	mov	x22, x0
  406664:	mov	x0, x20
  406668:	mov	x1, x22
  40666c:	bl	4066b8 <ferror@plt+0x4778>
  406670:	tbnz	w0, #31, 406680 <ferror@plt+0x4740>
  406674:	mov	w8, #0x1                   	// #1
  406678:	tbnz	w8, #0, 40664c <ferror@plt+0x470c>
  40667c:	b	4066a0 <ferror@plt+0x4760>
  406680:	mov	w23, w0
  406684:	mov	x0, x22
  406688:	bl	401d70 <free@plt>
  40668c:	mov	w8, wzr
  406690:	mov	w21, w23
  406694:	tbnz	w8, #0, 40664c <ferror@plt+0x470c>
  406698:	b	4066a0 <ferror@plt+0x4760>
  40669c:	mov	w21, wzr
  4066a0:	mov	w0, w21
  4066a4:	ldp	x20, x19, [sp, #48]
  4066a8:	ldp	x22, x21, [sp, #32]
  4066ac:	ldp	x24, x23, [sp, #16]
  4066b0:	ldp	x29, x30, [sp], #64
  4066b4:	ret
  4066b8:	stp	x29, x30, [sp, #-48]!
  4066bc:	str	x21, [sp, #16]
  4066c0:	stp	x20, x19, [sp, #32]
  4066c4:	mov	x29, sp
  4066c8:	cbz	x1, 406720 <ferror@plt+0x47e0>
  4066cc:	mov	x19, x0
  4066d0:	ldr	x0, [x0]
  4066d4:	mov	x20, x1
  4066d8:	bl	40637c <ferror@plt+0x443c>
  4066dc:	cmn	w0, #0x3
  4066e0:	b.hi	406718 <ferror@plt+0x47d8>  // b.pmore
  4066e4:	mov	w21, w0
  4066e8:	ldr	x0, [x19]
  4066ec:	add	w8, w21, #0x2
  4066f0:	lsl	x1, x8, #3
  4066f4:	bl	401c90 <realloc@plt>
  4066f8:	cbz	x0, 406718 <ferror@plt+0x47d8>
  4066fc:	mov	x8, x0
  406700:	mov	w0, wzr
  406704:	add	w9, w21, #0x1
  406708:	str	x20, [x8, w21, uxtw #3]
  40670c:	str	xzr, [x8, w9, uxtw #3]
  406710:	str	x8, [x19]
  406714:	b	406724 <ferror@plt+0x47e4>
  406718:	mov	w0, #0xfffffff4            	// #-12
  40671c:	b	406724 <ferror@plt+0x47e4>
  406720:	mov	w0, wzr
  406724:	ldp	x20, x19, [sp, #32]
  406728:	ldr	x21, [sp, #16]
  40672c:	ldp	x29, x30, [sp], #48
  406730:	ret
  406734:	sub	sp, sp, #0x40
  406738:	stp	x29, x30, [sp, #16]
  40673c:	str	x21, [sp, #32]
  406740:	stp	x20, x19, [sp, #48]
  406744:	add	x29, sp, #0x10
  406748:	cbz	x0, 406830 <ferror@plt+0x48f0>
  40674c:	mov	x19, x1
  406750:	mov	x21, x0
  406754:	str	x0, [x29, #24]
  406758:	add	x0, x29, #0x18
  40675c:	add	x1, sp, #0x8
  406760:	mov	x2, x19
  406764:	mov	w3, wzr
  406768:	bl	40606c <ferror@plt+0x412c>
  40676c:	cbz	x0, 40679c <ferror@plt+0x485c>
  406770:	mov	w20, #0x1                   	// #1
  406774:	add	x0, x29, #0x18
  406778:	add	x1, sp, #0x8
  40677c:	mov	x2, x19
  406780:	mov	w3, wzr
  406784:	bl	40606c <ferror@plt+0x412c>
  406788:	add	w20, w20, #0x1
  40678c:	cbnz	x0, 406774 <ferror@plt+0x4834>
  406790:	mov	w8, w20
  406794:	lsl	x0, x8, #3
  406798:	b	4067a0 <ferror@plt+0x4860>
  40679c:	mov	w0, #0x8                   	// #8
  4067a0:	bl	401bf0 <malloc@plt>
  4067a4:	mov	x20, x0
  4067a8:	cbz	x0, 406818 <ferror@plt+0x48d8>
  4067ac:	add	x0, x29, #0x18
  4067b0:	add	x1, sp, #0x8
  4067b4:	mov	x2, x19
  4067b8:	mov	w3, wzr
  4067bc:	str	x21, [x29, #24]
  4067c0:	bl	40606c <ferror@plt+0x412c>
  4067c4:	cbz	x0, 406800 <ferror@plt+0x48c0>
  4067c8:	mov	w21, wzr
  4067cc:	ldr	x1, [sp, #8]
  4067d0:	bl	401dc0 <strndup@plt>
  4067d4:	str	x0, [x20, w21, uxtw #3]
  4067d8:	cbz	x0, 40680c <ferror@plt+0x48cc>
  4067dc:	add	x0, x29, #0x18
  4067e0:	add	x1, sp, #0x8
  4067e4:	mov	x2, x19
  4067e8:	mov	w3, wzr
  4067ec:	add	w21, w21, #0x1
  4067f0:	bl	40606c <ferror@plt+0x412c>
  4067f4:	cbnz	x0, 4067cc <ferror@plt+0x488c>
  4067f8:	mov	w8, w21
  4067fc:	b	406804 <ferror@plt+0x48c4>
  406800:	mov	x8, xzr
  406804:	str	xzr, [x20, x8, lsl #3]
  406808:	b	406818 <ferror@plt+0x48d8>
  40680c:	mov	x0, x20
  406810:	bl	4062c8 <ferror@plt+0x4388>
  406814:	mov	x20, xzr
  406818:	mov	x0, x20
  40681c:	ldp	x20, x19, [sp, #48]
  406820:	ldr	x21, [sp, #32]
  406824:	ldp	x29, x30, [sp, #16]
  406828:	add	sp, sp, #0x40
  40682c:	ret
  406830:	adrp	x0, 407000 <ferror@plt+0x50c0>
  406834:	adrp	x1, 408000 <ferror@plt+0x60c0>
  406838:	adrp	x3, 408000 <ferror@plt+0x60c0>
  40683c:	add	x0, x0, #0x4c5
  406840:	add	x1, x1, #0x77
  406844:	add	x3, x3, #0x82
  406848:	mov	w2, #0xc1                  	// #193
  40684c:	bl	401ee0 <__assert_fail@plt>
  406850:	stp	x29, x30, [sp, #-64]!
  406854:	adrp	x8, 407000 <ferror@plt+0x50c0>
  406858:	add	x8, x8, #0xfaa
  40685c:	cmp	x1, #0x0
  406860:	stp	x20, x19, [sp, #48]
  406864:	csel	x19, x8, x1, eq  // eq = none
  406868:	mov	x20, x0
  40686c:	mov	x0, x19
  406870:	str	x23, [sp, #16]
  406874:	stp	x22, x21, [sp, #32]
  406878:	mov	x29, sp
  40687c:	bl	401ac0 <strlen@plt>
  406880:	cbz	x20, 4068bc <ferror@plt+0x497c>
  406884:	ldr	x8, [x20]
  406888:	cbz	x8, 4068bc <ferror@plt+0x497c>
  40688c:	mov	x21, x0
  406890:	mov	x9, xzr
  406894:	add	x22, x20, #0x8
  406898:	add	x10, x9, x21
  40689c:	cmp	x9, #0x0
  4068a0:	mov	x0, x8
  4068a4:	csel	x23, xzr, x10, eq  // eq = none
  4068a8:	bl	401ac0 <strlen@plt>
  4068ac:	ldr	x8, [x22], #8
  4068b0:	add	x9, x0, x23
  4068b4:	cbnz	x8, 406898 <ferror@plt+0x4958>
  4068b8:	b	4068c0 <ferror@plt+0x4980>
  4068bc:	mov	x9, xzr
  4068c0:	add	x0, x9, #0x1
  4068c4:	bl	401bf0 <malloc@plt>
  4068c8:	mov	x21, x0
  4068cc:	cbz	x0, 406918 <ferror@plt+0x49d8>
  4068d0:	mov	x0, x21
  4068d4:	cbz	x20, 406914 <ferror@plt+0x49d4>
  4068d8:	ldr	x8, [x20]
  4068dc:	mov	x0, x21
  4068e0:	cbz	x8, 406914 <ferror@plt+0x49d4>
  4068e4:	add	x20, x20, #0x8
  4068e8:	mov	x0, x21
  4068ec:	b	406900 <ferror@plt+0x49c0>
  4068f0:	ldur	x1, [x20, #-8]
  4068f4:	bl	401b90 <stpcpy@plt>
  4068f8:	ldr	x8, [x20], #8
  4068fc:	cbz	x8, 406914 <ferror@plt+0x49d4>
  406900:	cmp	x0, x21
  406904:	b.eq	4068f0 <ferror@plt+0x49b0>  // b.none
  406908:	mov	x1, x19
  40690c:	bl	401b90 <stpcpy@plt>
  406910:	b	4068f0 <ferror@plt+0x49b0>
  406914:	strb	wzr, [x0]
  406918:	mov	x0, x21
  40691c:	ldp	x20, x19, [sp, #48]
  406920:	ldp	x22, x21, [sp, #32]
  406924:	ldr	x23, [sp, #16]
  406928:	ldp	x29, x30, [sp], #64
  40692c:	ret
  406930:	stp	x29, x30, [sp, #-64]!
  406934:	str	x23, [sp, #16]
  406938:	stp	x22, x21, [sp, #32]
  40693c:	stp	x20, x19, [sp, #48]
  406940:	mov	x29, sp
  406944:	cbz	x1, 4069c0 <ferror@plt+0x4a80>
  406948:	ldr	x21, [x0]
  40694c:	mov	x19, x0
  406950:	mov	x20, x1
  406954:	mov	x0, x21
  406958:	bl	40637c <ferror@plt+0x443c>
  40695c:	cmn	w0, #0x3
  406960:	b.hi	4069b8 <ferror@plt+0x4a78>  // b.pmore
  406964:	add	w8, w0, #0x2
  406968:	mov	w22, w0
  40696c:	lsl	x0, x8, #3
  406970:	bl	401bf0 <malloc@plt>
  406974:	cbz	x0, 4069b8 <ferror@plt+0x4a78>
  406978:	mov	x23, x0
  40697c:	cbz	w22, 406998 <ferror@plt+0x4a58>
  406980:	mov	w8, w22
  406984:	add	x9, x23, #0x8
  406988:	ldr	x10, [x21], #8
  40698c:	subs	x8, x8, #0x1
  406990:	str	x10, [x9], #8
  406994:	b.ne	406988 <ferror@plt+0x4a48>  // b.any
  406998:	add	w8, w22, #0x1
  40699c:	str	x20, [x23]
  4069a0:	str	xzr, [x23, w8, uxtw #3]
  4069a4:	ldr	x0, [x19]
  4069a8:	bl	401d70 <free@plt>
  4069ac:	mov	w0, wzr
  4069b0:	str	x23, [x19]
  4069b4:	b	4069c4 <ferror@plt+0x4a84>
  4069b8:	mov	w0, #0xfffffff4            	// #-12
  4069bc:	b	4069c4 <ferror@plt+0x4a84>
  4069c0:	mov	w0, wzr
  4069c4:	ldp	x20, x19, [sp, #48]
  4069c8:	ldp	x22, x21, [sp, #32]
  4069cc:	ldr	x23, [sp, #16]
  4069d0:	ldp	x29, x30, [sp], #64
  4069d4:	ret
  4069d8:	stp	x29, x30, [sp, #-32]!
  4069dc:	stp	x20, x19, [sp, #16]
  4069e0:	mov	x29, sp
  4069e4:	mov	x19, x1
  4069e8:	bl	4066b8 <ferror@plt+0x4778>
  4069ec:	mov	w20, w0
  4069f0:	tbz	w0, #31, 4069fc <ferror@plt+0x4abc>
  4069f4:	mov	x0, x19
  4069f8:	bl	401d70 <free@plt>
  4069fc:	mov	w0, w20
  406a00:	ldp	x20, x19, [sp, #16]
  406a04:	ldp	x29, x30, [sp], #32
  406a08:	ret
  406a0c:	stp	x29, x30, [sp, #-32]!
  406a10:	stp	x20, x19, [sp, #16]
  406a14:	mov	x29, sp
  406a18:	mov	x19, x1
  406a1c:	bl	406930 <ferror@plt+0x49f0>
  406a20:	mov	w20, w0
  406a24:	tbz	w0, #31, 406a30 <ferror@plt+0x4af0>
  406a28:	mov	x0, x19
  406a2c:	bl	401d70 <free@plt>
  406a30:	mov	w0, w20
  406a34:	ldp	x20, x19, [sp, #16]
  406a38:	ldp	x29, x30, [sp], #32
  406a3c:	ret
  406a40:	stp	x29, x30, [sp, #-64]!
  406a44:	stp	x20, x19, [sp, #48]
  406a48:	mov	x19, x0
  406a4c:	str	x23, [sp, #16]
  406a50:	stp	x22, x21, [sp, #32]
  406a54:	mov	x29, sp
  406a58:	cbz	x0, 406aac <ferror@plt+0x4b6c>
  406a5c:	mov	x20, x1
  406a60:	cbz	x1, 406ac4 <ferror@plt+0x4b84>
  406a64:	ldr	x21, [x19]
  406a68:	mov	x22, x19
  406a6c:	cbz	x21, 406aa8 <ferror@plt+0x4b68>
  406a70:	add	x23, x19, #0x8
  406a74:	mov	x22, x19
  406a78:	b	406a88 <ferror@plt+0x4b48>
  406a7c:	str	x21, [x22], #8
  406a80:	ldr	x21, [x23], #8
  406a84:	cbz	x21, 406aa8 <ferror@plt+0x4b68>
  406a88:	mov	x0, x21
  406a8c:	mov	x1, x20
  406a90:	bl	401d10 <strcmp@plt>
  406a94:	cbnz	w0, 406a7c <ferror@plt+0x4b3c>
  406a98:	mov	x0, x21
  406a9c:	bl	401d70 <free@plt>
  406aa0:	ldr	x21, [x23], #8
  406aa4:	cbnz	x21, 406a88 <ferror@plt+0x4b48>
  406aa8:	str	xzr, [x22]
  406aac:	mov	x0, x19
  406ab0:	ldp	x20, x19, [sp, #48]
  406ab4:	ldp	x22, x21, [sp, #32]
  406ab8:	ldr	x23, [sp, #16]
  406abc:	ldp	x29, x30, [sp], #64
  406ac0:	ret
  406ac4:	adrp	x0, 407000 <ferror@plt+0x50c0>
  406ac8:	adrp	x1, 408000 <ferror@plt+0x60c0>
  406acc:	adrp	x3, 408000 <ferror@plt+0x60c0>
  406ad0:	add	x0, x0, #0x4c5
  406ad4:	add	x1, x1, #0x77
  406ad8:	add	x3, x3, #0xb0
  406adc:	mov	w2, #0x15a                 	// #346
  406ae0:	bl	401ee0 <__assert_fail@plt>
  406ae4:	sub	sp, sp, #0x120
  406ae8:	stp	x29, x30, [sp, #256]
  406aec:	add	x29, sp, #0x100
  406af0:	add	x9, sp, #0x80
  406af4:	mov	x10, sp
  406af8:	mov	x11, #0xffffffffffffffd0    	// #-48
  406afc:	add	x8, x29, #0x20
  406b00:	movk	x11, #0xff80, lsl #32
  406b04:	add	x9, x9, #0x30
  406b08:	add	x10, x10, #0x80
  406b0c:	stp	x8, x9, [x29, #-32]
  406b10:	stp	x10, x11, [x29, #-16]
  406b14:	stp	q1, q2, [sp, #16]
  406b18:	str	q0, [sp]
  406b1c:	ldp	q0, q1, [x29, #-32]
  406b20:	stp	x28, x19, [sp, #272]
  406b24:	mov	x19, x0
  406b28:	stp	x2, x3, [sp, #128]
  406b2c:	sub	x0, x29, #0x28
  406b30:	sub	x2, x29, #0x50
  406b34:	stp	x4, x5, [sp, #144]
  406b38:	stp	x6, x7, [sp, #160]
  406b3c:	stp	q3, q4, [sp, #48]
  406b40:	stp	q5, q6, [sp, #80]
  406b44:	str	q7, [sp, #112]
  406b48:	stp	q0, q1, [x29, #-80]
  406b4c:	bl	401d90 <vasprintf@plt>
  406b50:	tbnz	w0, #31, 406b64 <ferror@plt+0x4c24>
  406b54:	ldur	x1, [x29, #-40]
  406b58:	mov	x0, x19
  406b5c:	bl	4069d8 <ferror@plt+0x4a98>
  406b60:	b	406b68 <ferror@plt+0x4c28>
  406b64:	mov	w0, #0xfffffff4            	// #-12
  406b68:	ldp	x28, x19, [sp, #272]
  406b6c:	ldp	x29, x30, [sp, #256]
  406b70:	add	sp, sp, #0x120
  406b74:	ret
  406b78:	sub	sp, sp, #0x40
  406b7c:	stp	x29, x30, [sp, #32]
  406b80:	str	x19, [sp, #48]
  406b84:	ldp	q1, q0, [x2]
  406b88:	add	x29, sp, #0x20
  406b8c:	mov	x19, x0
  406b90:	add	x0, x29, #0x18
  406b94:	mov	x2, sp
  406b98:	stp	q1, q0, [sp]
  406b9c:	bl	401d90 <vasprintf@plt>
  406ba0:	tbnz	w0, #31, 406bb4 <ferror@plt+0x4c74>
  406ba4:	ldr	x1, [x29, #24]
  406ba8:	mov	x0, x19
  406bac:	bl	4069d8 <ferror@plt+0x4a98>
  406bb0:	b	406bb8 <ferror@plt+0x4c78>
  406bb4:	mov	w0, #0xfffffff4            	// #-12
  406bb8:	ldr	x19, [sp, #48]
  406bbc:	ldp	x29, x30, [sp, #32]
  406bc0:	add	sp, sp, #0x40
  406bc4:	ret
  406bc8:	stp	x29, x30, [sp, #-32]!
  406bcc:	str	x19, [sp, #16]
  406bd0:	mov	x29, sp
  406bd4:	mov	x19, x0
  406bd8:	bl	40637c <ferror@plt+0x443c>
  406bdc:	cmp	w0, #0x2
  406be0:	b.cc	406c18 <ferror@plt+0x4cd8>  // b.lo, b.ul, b.last
  406be4:	lsr	w8, w0, #1
  406be8:	cbz	w8, 406c18 <ferror@plt+0x4cd8>
  406bec:	sub	w9, w0, #0x1
  406bf0:	mov	x10, x19
  406bf4:	mov	w11, w9
  406bf8:	lsl	x11, x11, #3
  406bfc:	ldr	x12, [x19, x11]
  406c00:	ldr	x13, [x10]
  406c04:	sub	x8, x8, #0x1
  406c08:	sub	w9, w9, #0x1
  406c0c:	str	x12, [x10], #8
  406c10:	str	x13, [x19, x11]
  406c14:	cbnz	x8, 406bf4 <ferror@plt+0x4cb4>
  406c18:	mov	x0, x19
  406c1c:	ldr	x19, [sp, #16]
  406c20:	ldp	x29, x30, [sp], #32
  406c24:	ret
  406c28:	stp	x29, x30, [sp, #-64]!
  406c2c:	mov	x29, sp
  406c30:	stp	x19, x20, [sp, #16]
  406c34:	adrp	x20, 418000 <ferror@plt+0x160c0>
  406c38:	add	x20, x20, #0xde0
  406c3c:	stp	x21, x22, [sp, #32]
  406c40:	adrp	x21, 418000 <ferror@plt+0x160c0>
  406c44:	add	x21, x21, #0xdd8
  406c48:	sub	x20, x20, x21
  406c4c:	mov	w22, w0
  406c50:	stp	x23, x24, [sp, #48]
  406c54:	mov	x23, x1
  406c58:	mov	x24, x2
  406c5c:	bl	401a10 <memcpy@plt-0x40>
  406c60:	cmp	xzr, x20, asr #3
  406c64:	b.eq	406c90 <ferror@plt+0x4d50>  // b.none
  406c68:	asr	x20, x20, #3
  406c6c:	mov	x19, #0x0                   	// #0
  406c70:	ldr	x3, [x21, x19, lsl #3]
  406c74:	mov	x2, x24
  406c78:	add	x19, x19, #0x1
  406c7c:	mov	x1, x23
  406c80:	mov	w0, w22
  406c84:	blr	x3
  406c88:	cmp	x20, x19
  406c8c:	b.ne	406c70 <ferror@plt+0x4d30>  // b.any
  406c90:	ldp	x19, x20, [sp, #16]
  406c94:	ldp	x21, x22, [sp, #32]
  406c98:	ldp	x23, x24, [sp, #48]
  406c9c:	ldp	x29, x30, [sp], #64
  406ca0:	ret
  406ca4:	nop
  406ca8:	ret
  406cac:	nop
  406cb0:	adrp	x2, 419000 <ferror@plt+0x170c0>
  406cb4:	mov	x1, #0x0                   	// #0
  406cb8:	ldr	x2, [x2, #648]
  406cbc:	b	401b40 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406cc0 <.fini>:
  406cc0:	stp	x29, x30, [sp, #-16]!
  406cc4:	mov	x29, sp
  406cc8:	ldp	x29, x30, [sp], #16
  406ccc:	ret
