===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2560 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3111 ( 20.1%)    0.3111 ( 24.8%)  FIR Parser
    0.9609 ( 62.1%)    0.6683 ( 53.2%)  'firrtl.circuit' Pipeline
    0.1322 (  8.5%)    0.0784 (  6.2%)    'firrtl.module' Pipeline
    0.1158 (  7.5%)    0.0695 (  5.5%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0164 (  1.1%)    0.0089 (  0.7%)      LowerCHIRRTL
    0.0121 (  0.8%)    0.0121 (  1.0%)    InferWidths
    0.0523 (  3.4%)    0.0523 (  4.2%)    InferResets
    0.0015 (  0.1%)    0.0015 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0024 (  0.2%)    0.0024 (  0.2%)    PrefixModules
    0.0792 (  5.1%)    0.0792 (  6.3%)    LowerFIRRTLTypes
    0.5252 ( 33.9%)    0.2864 ( 22.8%)    'firrtl.module' Pipeline
    0.0756 (  4.9%)    0.0418 (  3.3%)      ExpandWhens
    0.4496 ( 29.0%)    0.2446 ( 19.5%)      Canonicalizer
    0.0203 (  1.3%)    0.0203 (  1.6%)    Inliner
    0.0242 (  1.6%)    0.0242 (  1.9%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1006 (  6.5%)    0.1006 (  8.0%)    'firrtl.module' Pipeline
    0.1006 (  6.5%)    0.1006 (  8.0%)      Canonicalizer
    0.0091 (  0.6%)    0.0091 (  0.7%)    CreateSiFiveMetadata
    0.0031 (  0.2%)    0.0031 (  0.3%)    EmitOMIR
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0911 (  5.9%)    0.0911 (  7.3%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1164 (  7.5%)    0.1164 (  9.3%)  'hw.module' Pipeline
    0.0012 (  0.1%)    0.0012 (  0.1%)    HWCleanup
    0.0288 (  1.9%)    0.0288 (  2.3%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0686 (  4.4%)    0.0686 (  5.5%)    Canonicalizer
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWLegalizeModules
    0.0169 (  1.1%)    0.0169 (  1.3%)    PrettifyVerilog
    0.0678 (  4.4%)    0.0678 (  5.4%)  ExportVerilog
    0.0011 (  0.1%)    0.0011 (  0.1%)  Rest
    1.5486 (100.0%)    1.2560 (100.0%)  Total

{
  totalTime: 1.268,
  maxMemory: 70299648
}
