// Seed: 2643796295
module module_0;
  localparam id_1 = -1;
  logic [7:0] id_2;
  assign id_2[1'b0] = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd40
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  inout wire _id_2;
  input wire id_1;
  module_0 modCall_1 ();
  wire id_6;
  assign id_5 = id_4[id_2] == 1 && -1 && 1 === 1 < 1;
  parameter id_7 = 1;
  wire id_8;
endmodule
module module_2 #(
    parameter id_1 = 32'd28,
    parameter id_2 = 32'd82,
    parameter id_3 = 32'd57,
    parameter id_4 = 32'd88,
    parameter id_9 = 32'd76
) (
    _id_1,
    _id_2,
    _id_3,
    _id_4,
    id_5,
    id_6
);
  output logic [7:0] id_6;
  output logic [7:0] id_5;
  input wire _id_4;
  input wire _id_3;
  input wire _id_2;
  input wire _id_1;
  assign id_5[id_1] = 1 == id_1;
  assign id_5 = ~id_4;
  bit [id_4 : -1 'b0] id_7;
  always @(*) begin : LABEL_0
    id_7 = #id_8 id_3;
  end
  wire [(  id_4  ?  id_1 : 1  ) : id_2] _id_9, id_10;
  parameter id_11 = 1;
  parameter id_12 = -1'b0;
  wire id_13;
  logic [(  (  (  -1  )  )  ) : id_9] id_14;
  assign id_6 = id_10;
  wire id_15;
  logic [7:0][-1 : -1]
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31;
  module_0 modCall_1 ();
endmodule
