{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545774105608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545774105632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 26 05:41:45 2018 " "Processing started: Wed Dec 26 05:41:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545774105632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545774105632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DTOUCH -c DTOUCH " "Command: quartus_map --read_settings_files=on --write_settings_files=off DTOUCH -c DTOUCH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545774105632 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545774106548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545774106548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Count1 count1 DTOUCH.v(8) " "Verilog HDL Declaration information at DTOUCH.v(8): object \"Count1\" differs only in case from object \"count1\" in the same scope" {  } { { "DTOUCH.v" "" { Text "C:/intelFPGA_lite/DTOUCH/DTOUCH.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545774130234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Count2 count2 DTOUCH.v(11) " "Verilog HDL Declaration information at DTOUCH.v(11): object \"Count2\" differs only in case from object \"count2\" in the same scope" {  } { { "DTOUCH.v" "" { Text "C:/intelFPGA_lite/DTOUCH/DTOUCH.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545774130234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dtouch.v 1 1 " "Found 1 design units, including 1 entities, in source file dtouch.v" { { "Info" "ISGN_ENTITY_NAME" "1 DTOUCH " "Found entity 1: DTOUCH" {  } { { "DTOUCH.v" "" { Text "C:/intelFPGA_lite/DTOUCH/DTOUCH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545774130244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545774130244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dtouch_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file dtouch_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DTOUCH_tb " "Found entity 1: DTOUCH_tb" {  } { { "DTOUCH_tb.v" "" { Text "C:/intelFPGA_lite/DTOUCH/DTOUCH_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545774130254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545774130254 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DTOUCH " "Elaborating entity \"DTOUCH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545774130344 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 DTOUCH.v(39) " "Verilog HDL assignment warning at DTOUCH.v(39): truncated value with size 32 to match size of target (24)" {  } { { "DTOUCH.v" "" { Text "C:/intelFPGA_lite/DTOUCH/DTOUCH.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545774130354 "|DTOUCH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DTOUCH.v(91) " "Verilog HDL assignment warning at DTOUCH.v(91): truncated value with size 32 to match size of target (4)" {  } { { "DTOUCH.v" "" { Text "C:/intelFPGA_lite/DTOUCH/DTOUCH.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545774130354 "|DTOUCH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DTOUCH.v(96) " "Verilog HDL assignment warning at DTOUCH.v(96): truncated value with size 32 to match size of target (4)" {  } { { "DTOUCH.v" "" { Text "C:/intelFPGA_lite/DTOUCH/DTOUCH.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545774130354 "|DTOUCH"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "num.data_a 0 DTOUCH.v(15) " "Net \"num.data_a\" at DTOUCH.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "DTOUCH.v" "" { Text "C:/intelFPGA_lite/DTOUCH/DTOUCH.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545774130364 "|DTOUCH"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "num.waddr_a 0 DTOUCH.v(15) " "Net \"num.waddr_a\" at DTOUCH.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "DTOUCH.v" "" { Text "C:/intelFPGA_lite/DTOUCH/DTOUCH.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545774130364 "|DTOUCH"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "num.we_a 0 DTOUCH.v(15) " "Net \"num.we_a\" at DTOUCH.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "DTOUCH.v" "" { Text "C:/intelFPGA_lite/DTOUCH/DTOUCH.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545774130364 "|DTOUCH"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led DTOUCH.v(7) " "Output port \"led\" at DTOUCH.v(7) has no driver" {  } { { "DTOUCH.v" "" { Text "C:/intelFPGA_lite/DTOUCH/DTOUCH.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545774130364 "|DTOUCH"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/intelFPGA_lite/DTOUCH/db/DTOUCH.ram0_DTOUCH_9662271b.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/intelFPGA_lite/DTOUCH/db/DTOUCH.ram0_DTOUCH_9662271b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1545774131154 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "num " "RAM logic \"num\" is uninferred because MIF is not supported for the selected family" {  } { { "DTOUCH.v" "num" { Text "C:/intelFPGA_lite/DTOUCH/DTOUCH.v" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1545774131184 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1545774131184 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "DTOUCH.v" "" { Text "C:/intelFPGA_lite/DTOUCH/DTOUCH.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545774131674 "|DTOUCH|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "DTOUCH.v" "" { Text "C:/intelFPGA_lite/DTOUCH/DTOUCH.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545774131674 "|DTOUCH|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "DTOUCH.v" "" { Text "C:/intelFPGA_lite/DTOUCH/DTOUCH.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545774131674 "|DTOUCH|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "DTOUCH.v" "" { Text "C:/intelFPGA_lite/DTOUCH/DTOUCH.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545774131674 "|DTOUCH|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count1\[7\] GND " "Pin \"Count1\[7\]\" is stuck at GND" {  } { { "DTOUCH.v" "" { Text "C:/intelFPGA_lite/DTOUCH/DTOUCH.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545774131674 "|DTOUCH|Count1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count1\[8\] GND " "Pin \"Count1\[8\]\" is stuck at GND" {  } { { "DTOUCH.v" "" { Text "C:/intelFPGA_lite/DTOUCH/DTOUCH.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545774131674 "|DTOUCH|Count1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count2\[7\] GND " "Pin \"Count2\[7\]\" is stuck at GND" {  } { { "DTOUCH.v" "" { Text "C:/intelFPGA_lite/DTOUCH/DTOUCH.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545774131674 "|DTOUCH|Count2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Count2\[8\] GND " "Pin \"Count2\[8\]\" is stuck at GND" {  } { { "DTOUCH.v" "" { Text "C:/intelFPGA_lite/DTOUCH/DTOUCH.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545774131674 "|DTOUCH|Count2[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1545774131674 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1545774131804 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/DTOUCH/output_files/DTOUCH.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/DTOUCH/output_files/DTOUCH.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545774132704 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1545774133204 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545774133204 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "153 " "Implemented 153 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545774133464 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545774133464 ""} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Implemented 127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1545774133464 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545774133464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545774133894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 26 05:42:13 2018 " "Processing ended: Wed Dec 26 05:42:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545774133894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545774133894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545774133894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545774133894 ""}
