

================================================================
== Vitis HLS Report for 'Load_and_Compute'
================================================================
* Date:           Sat Apr 20 12:09:50 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dense
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1      |       96|       96|         3|          -|          -|    32|        no|
        |- Loop 2      |       64|       64|         2|          -|          -|    32|        no|
        |- input_loop  |        ?|        ?|      2339|          -|          -|     ?|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 12 
10 --> 11 
11 --> 9 
12 --> 13 14 
13 --> 12 
14 --> 15 
15 --> 16 
16 --> 17 19 20 
17 --> 18 
18 --> 16 
19 --> 18 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.08>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%loop_index_i = alloca i32 1"   --->   Operation 21 'alloca' 'loop_index_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%Out_LP_now_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %Out_LP_now"   --->   Operation 22 'read' 'Out_LP_now_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bias"   --->   Operation 23 'read' 'bias_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i27.i6, i27 %Out_LP_now_read, i6 0" [dense/dense.cpp:7]   --->   Operation 24 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln7 = sext i33 %shl_ln7" [dense/dense.cpp:7]   --->   Operation 25 'sext' 'sext_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.08ns)   --->   "%add_ln7 = add i64 %sext_ln7, i64 %bias_read" [dense/dense.cpp:7]   --->   Operation 26 'add' 'add_ln7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln7, i32 1, i32 63" [dense/dense.cpp:7]   --->   Operation 27 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln7_1 = sext i63 %trunc_ln7" [dense/dense.cpp:7]   --->   Operation 28 'sext' 'sext_ln7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%B1_addr = getelementptr i16 %B1, i64 %sext_ln7_1" [dense/dense.cpp:7]   --->   Operation 29 'getelementptr' 'B1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln7 = store i6 0, i6 %loop_index_i" [dense/dense.cpp:7]   --->   Operation 30 'store' 'store_ln7' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 31 [7/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %B1_addr, i32 32" [dense/dense.cpp:7]   --->   Operation 31 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 32 [6/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %B1_addr, i32 32" [dense/dense.cpp:7]   --->   Operation 32 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 33 [5/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %B1_addr, i32 32" [dense/dense.cpp:7]   --->   Operation 33 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 34 [4/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %B1_addr, i32 32" [dense/dense.cpp:7]   --->   Operation 34 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 35 [3/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %B1_addr, i32 32" [dense/dense.cpp:7]   --->   Operation 35 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 36 [2/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %B1_addr, i32 32" [dense/dense.cpp:7]   --->   Operation 36 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2"   --->   Operation 37 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3"   --->   Operation 38 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%CHin_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %CHin"   --->   Operation 39 'read' 'CHin_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%Input_Loops_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %Input_Loops"   --->   Operation 40 'read' 'Input_Loops_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%Weight4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Weight4"   --->   Operation 41 'read' 'Weight4_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%Weight3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Weight3"   --->   Operation 42 'read' 'Weight3_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%Weight2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Weight2"   --->   Operation 43 'read' 'Weight2_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%Weight1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Weight1"   --->   Operation 44 'read' 'Weight1_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%feature_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %feature_in"   --->   Operation 45 'read' 'feature_in_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_buffer, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %B1, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_67, void @empty_62, void @empty_60, i32 28, i32 16, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W4, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_0, void @empty_62, void @empty_60, i32 28, i32 16, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W3, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_65, void @empty_62, void @empty_60, i32 28, i32 16, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W2, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_64, void @empty_62, void @empty_60, i32 28, i32 16, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W1, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_63, void @empty_62, void @empty_60, i32 28, i32 16, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %IN1, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_61, void @empty_62, void @empty_60, i32 28, i32 16, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln159 = specmemcore void @_ssdm_op_SpecMemCore, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3, i64 666, i64 22, i64 18446744073709551615" [dense/dense.cpp:159]   --->   Operation 53 'specmemcore' 'specmemcore_ln159' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln160 = specmemcore void @_ssdm_op_SpecMemCore, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2, i64 666, i64 22, i64 18446744073709551615" [dense/dense.cpp:160]   --->   Operation 54 'specmemcore' 'specmemcore_ln160' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln161 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bias_buffer_V, i64 666, i64 22, i64 18446744073709551615" [dense/dense.cpp:161]   --->   Operation 55 'specmemcore' 'specmemcore_ln161' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln162 = specmemcore void @_ssdm_op_SpecMemCore, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1, i64 666, i64 22, i64 18446744073709551615" [dense/dense.cpp:162]   --->   Operation 56 'specmemcore' 'specmemcore_ln162' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i64 %Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap, i64 666, i64 22, i64 18446744073709551615" [dense/dense.cpp:163]   --->   Operation 57 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %B1_addr, i32 32" [dense/dense.cpp:7]   --->   Operation 58 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln7 = br void %load-store-loop.i" [dense/dense.cpp:7]   --->   Operation 59 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.21>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%loop_index_i_load = load i6 %loop_index_i"   --->   Operation 60 'load' 'loop_index_i_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%loop_index_i_cast = zext i6 %loop_index_i_load"   --->   Operation 61 'zext' 'loop_index_i_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.78ns)   --->   "%exitcond104 = icmp_eq  i6 %loop_index_i_load, i6 32"   --->   Operation 62 'icmp' 'exitcond104' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%empty_214 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 63 'speclooptripcount' 'empty_214' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.78ns)   --->   "%empty_215 = add i6 %loop_index_i_load, i6 1"   --->   Operation 64 'add' 'empty_215' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond104, void %load-store-loop.i.split, void %load-store-loop.i8.preheader"   --->   Operation 65 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 %empty_215, i6 %loop_index_i"   --->   Operation 66 'store' 'store_ln0' <Predicate = (!exitcond104)> <Delay = 0.42>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%loop_index_i4 = alloca i32 1"   --->   Operation 67 'alloca' 'loop_index_i4' <Predicate = (exitcond104)> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %loop_index_i4"   --->   Operation 68 'store' 'store_ln0' <Predicate = (exitcond104)> <Delay = 0.42>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i8"   --->   Operation 69 'br' 'br_ln0' <Predicate = (exitcond104)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 70 [1/1] (2.92ns)   --->   "%B1_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %B1_addr" [dense/dense.cpp:7]   --->   Operation 70 'read' 'B1_addr_read' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%bias_buffer_V_addr = getelementptr i16 %bias_buffer_V, i64 0, i64 %loop_index_i_cast"   --->   Operation 71 'getelementptr' 'bias_buffer_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (1.23ns)   --->   "%store_ln7 = store i16 %B1_addr_read, i5 %bias_buffer_V_addr" [dense/dense.cpp:7]   --->   Operation 72 'store' 'store_ln7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 73 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 12 <SV = 9> <Delay = 1.23>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%loop_index_i4_load = load i6 %loop_index_i4"   --->   Operation 74 'load' 'loop_index_i4_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%loop_index_i4_cast = zext i6 %loop_index_i4_load"   --->   Operation 75 'zext' 'loop_index_i4_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.78ns)   --->   "%exitcond93 = icmp_eq  i6 %loop_index_i4_load, i6 32"   --->   Operation 76 'icmp' 'exitcond93' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%empty_216 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 77 'speclooptripcount' 'empty_216' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.78ns)   --->   "%empty_217 = add i6 %loop_index_i4_load, i6 1"   --->   Operation 78 'add' 'empty_217' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond93, void %load-store-loop.i8.split, void %_Z14biasbuf2outbufP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_.exit"   --->   Operation 79 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%bias_buffer_V_addr_1 = getelementptr i16 %bias_buffer_V, i64 0, i64 %loop_index_i4_cast"   --->   Operation 80 'getelementptr' 'bias_buffer_V_addr_1' <Predicate = (!exitcond93)> <Delay = 0.00>
ST_12 : Operation 81 [2/2] (1.23ns)   --->   "%bias_buffer_V_load = load i5 %bias_buffer_V_addr_1"   --->   Operation 81 'load' 'bias_buffer_V_load' <Predicate = (!exitcond93)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 %empty_217, i6 %loop_index_i4"   --->   Operation 82 'store' 'store_ln0' <Predicate = (!exitcond93)> <Delay = 0.42>

State 13 <SV = 10> <Delay = 2.47>
ST_13 : Operation 83 [1/2] (1.23ns)   --->   "%bias_buffer_V_load = load i5 %bias_buffer_V_addr_1"   --->   Operation 83 'load' 'bias_buffer_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%output_buffer_addr = getelementptr i16 %output_buffer, i64 0, i64 %loop_index_i4_cast"   --->   Operation 84 'getelementptr' 'output_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (1.23ns)   --->   "%store_ln0 = store i16 %bias_buffer_V_load, i5 %output_buffer_addr"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i8"   --->   Operation 86 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 14 <SV = 10> <Delay = 2.36>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%In_LP_now = alloca i32 1"   --->   Operation 87 'alloca' 'In_LP_now' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [2/2] (1.08ns)   --->   "%call_ln182 = call void @Load_Input, i16 %IN1, i64 %feature_in_read, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3, i25 0, i32 %CHin_read" [dense/dense.cpp:182]   --->   Operation 88 'call' 'call_ln182' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 89 [2/2] (2.36ns)   --->   "%call_ln183 = call void @Load_Weight, i16 %W1, i64 %Weight1_read, i16 %W2, i64 %Weight2_read, i16 %W3, i64 %Weight3_read, i16 %W4, i64 %Weight4_read, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1, i27 %Out_LP_now_read, i25 0, i32 %CHin_read" [dense/dense.cpp:183]   --->   Operation 89 'call' 'call_ln183' <Predicate = true> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln185 = store i31 0, i31 %In_LP_now" [dense/dense.cpp:185]   --->   Operation 90 'store' 'store_ln185' <Predicate = true> <Delay = 0.42>

State 15 <SV = 11> <Delay = 1.01>
ST_15 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln182 = call void @Load_Input, i16 %IN1, i64 %feature_in_read, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3, i25 0, i32 %CHin_read" [dense/dense.cpp:182]   --->   Operation 91 'call' 'call_ln182' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln183 = call void @Load_Weight, i16 %W1, i64 %Weight1_read, i16 %W2, i64 %Weight2_read, i16 %W3, i64 %Weight3_read, i16 %W4, i64 %Weight4_read, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1, i27 %Out_LP_now_read, i25 0, i32 %CHin_read" [dense/dense.cpp:183]   --->   Operation 92 'call' 'call_ln183' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 93 [1/1] (1.01ns)   --->   "%add_ln185 = add i32 %Input_Loops_read, i32 4294967295" [dense/dense.cpp:185]   --->   Operation 93 'add' 'add_ln185' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 94 [1/1] (0.42ns)   --->   "%br_ln185 = br void %for.body" [dense/dense.cpp:185]   --->   Operation 94 'br' 'br_ln185' <Predicate = true> <Delay = 0.42>

State 16 <SV = 12> <Delay = 1.00>
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "%pp = phi i1 0, void %_Z14biasbuf2outbufP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_.exit, i1 %pp_1, void %for.inc"   --->   Operation 95 'phi' 'pp' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%In_LP_now_1 = load i31 %In_LP_now" [dense/dense.cpp:193]   --->   Operation 96 'load' 'In_LP_now_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i31 %In_LP_now_1" [dense/dense.cpp:185]   --->   Operation 97 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 98 [1/1] (0.99ns)   --->   "%icmp_ln185 = icmp_slt  i32 %zext_ln185, i32 %add_ln185" [dense/dense.cpp:185]   --->   Operation 98 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 99 [1/1] (1.00ns)   --->   "%In_LP_now_2 = add i31 %In_LP_now_1, i31 1" [dense/dense.cpp:193]   --->   Operation 99 'add' 'In_LP_now_2' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %for.end.loopexit, void %for.body.split" [dense/dense.cpp:185]   --->   Operation 100 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln181 = specloopname void @_ssdm_op_SpecLoopName, void @empty_88" [dense/dense.cpp:181]   --->   Operation 101 'specloopname' 'specloopname_ln181' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i31 %In_LP_now_1" [dense/dense.cpp:193]   --->   Operation 102 'trunc' 'trunc_ln193' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_16 : Operation 103 [1/1] (0.94ns)   --->   "%add_ln187 = add i25 %trunc_ln193, i25 1" [dense/dense.cpp:187]   --->   Operation 103 'add' 'add_ln187' <Predicate = (icmp_ln185)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %pp, void %if.then, void %if.else" [dense/dense.cpp:187]   --->   Operation 104 'br' 'br_ln187' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %pp, void %if.then61, void %if.else62" [dense/dense.cpp:199]   --->   Operation 105 'br' 'br_ln199' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_16 : Operation 106 [2/2] (0.00ns)   --->   "%call_ln200 = call void @Compute, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1, i16 %output_buffer" [dense/dense.cpp:200]   --->   Operation 106 'call' 'call_ln200' <Predicate = (!icmp_ln185 & !pp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 107 [2/2] (0.00ns)   --->   "%call_ln202 = call void @Compute, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2, i64 %Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap, i16 %output_buffer" [dense/dense.cpp:202]   --->   Operation 107 'call' 'call_ln202' <Predicate = (!icmp_ln185 & pp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 13> <Delay = 2.36>
ST_17 : Operation 108 [2/2] (1.08ns)   --->   "%call_ln188 = call void @Load_Input, i16 %IN1, i64 %feature_in_read, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2, i25 %add_ln187, i32 %CHin_read" [dense/dense.cpp:188]   --->   Operation 108 'call' 'call_ln188' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 109 [2/2] (2.36ns)   --->   "%call_ln189 = call void @Load_Weight, i16 %W1, i64 %Weight1_read, i16 %W2, i64 %Weight2_read, i16 %W3, i64 %Weight3_read, i16 %W4, i64 %Weight4_read, i64 %Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap, i27 %Out_LP_now_read, i25 %add_ln187, i32 %CHin_read" [dense/dense.cpp:189]   --->   Operation 109 'call' 'call_ln189' <Predicate = true> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 110 [2/2] (0.00ns)   --->   "%call_ln190 = call void @Compute, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1, i16 %output_buffer" [dense/dense.cpp:190]   --->   Operation 110 'call' 'call_ln190' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 14> <Delay = 0.42>
ST_18 : Operation 111 [1/2] (0.00ns)   --->   "%call_ln188 = call void @Load_Input, i16 %IN1, i64 %feature_in_read, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2, i25 %add_ln187, i32 %CHin_read" [dense/dense.cpp:188]   --->   Operation 111 'call' 'call_ln188' <Predicate = (!pp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln189 = call void @Load_Weight, i16 %W1, i64 %Weight1_read, i16 %W2, i64 %Weight2_read, i16 %W3, i64 %Weight3_read, i16 %W4, i64 %Weight4_read, i64 %Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap, i27 %Out_LP_now_read, i25 %add_ln187, i32 %CHin_read" [dense/dense.cpp:189]   --->   Operation 112 'call' 'call_ln189' <Predicate = (!pp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln190 = call void @Compute, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1, i16 %output_buffer" [dense/dense.cpp:190]   --->   Operation 113 'call' 'call_ln190' <Predicate = (!pp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 114 [1/1] (0.42ns)   --->   "%br_ln192 = br void %for.inc" [dense/dense.cpp:192]   --->   Operation 114 'br' 'br_ln192' <Predicate = (!pp)> <Delay = 0.42>
ST_18 : Operation 115 [1/2] (0.00ns)   --->   "%call_ln193 = call void @Load_Input, i16 %IN1, i64 %feature_in_read, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3, i25 %add_ln187, i32 %CHin_read" [dense/dense.cpp:193]   --->   Operation 115 'call' 'call_ln193' <Predicate = (pp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln194 = call void @Load_Weight, i16 %W1, i64 %Weight1_read, i16 %W2, i64 %Weight2_read, i16 %W3, i64 %Weight3_read, i16 %W4, i64 %Weight4_read, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1, i27 %Out_LP_now_read, i25 %add_ln187, i32 %CHin_read" [dense/dense.cpp:194]   --->   Operation 116 'call' 'call_ln194' <Predicate = (pp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln195 = call void @Compute, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2, i64 %Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap, i16 %output_buffer" [dense/dense.cpp:195]   --->   Operation 117 'call' 'call_ln195' <Predicate = (pp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 118 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 118 'br' 'br_ln0' <Predicate = (pp)> <Delay = 0.42>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%pp_1 = phi i1 1, void %if.then, i1 0, void %if.else"   --->   Operation 119 'phi' 'pp_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln185 = store i31 %In_LP_now_2, i31 %In_LP_now" [dense/dense.cpp:185]   --->   Operation 120 'store' 'store_ln185' <Predicate = true> <Delay = 0.42>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln185 = br void %for.body" [dense/dense.cpp:185]   --->   Operation 121 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>

State 19 <SV = 13> <Delay = 2.36>
ST_19 : Operation 122 [2/2] (1.08ns)   --->   "%call_ln193 = call void @Load_Input, i16 %IN1, i64 %feature_in_read, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3, i25 %add_ln187, i32 %CHin_read" [dense/dense.cpp:193]   --->   Operation 122 'call' 'call_ln193' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 123 [2/2] (2.36ns)   --->   "%call_ln194 = call void @Load_Weight, i16 %W1, i64 %Weight1_read, i16 %W2, i64 %Weight2_read, i16 %W3, i64 %Weight3_read, i16 %W4, i64 %Weight4_read, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1, i27 %Out_LP_now_read, i25 %add_ln187, i32 %CHin_read" [dense/dense.cpp:194]   --->   Operation 123 'call' 'call_ln194' <Predicate = true> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 124 [2/2] (0.00ns)   --->   "%call_ln195 = call void @Compute, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2, i64 %Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap, i16 %output_buffer" [dense/dense.cpp:195]   --->   Operation 124 'call' 'call_ln195' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 13> <Delay = 0.00>
ST_20 : Operation 125 [1/2] (0.00ns)   --->   "%call_ln200 = call void @Compute, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1, i16 %output_buffer" [dense/dense.cpp:200]   --->   Operation 125 'call' 'call_ln200' <Predicate = (!pp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln201 = br void %if.end63" [dense/dense.cpp:201]   --->   Operation 126 'br' 'br_ln201' <Predicate = (!pp)> <Delay = 0.00>
ST_20 : Operation 127 [1/2] (0.00ns)   --->   "%call_ln202 = call void @Compute, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2, i64 %Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap, i16 %output_buffer" [dense/dense.cpp:202]   --->   Operation 127 'call' 'call_ln202' <Predicate = (pp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end63"   --->   Operation 128 'br' 'br_ln0' <Predicate = (pp)> <Delay = 0.00>
ST_20 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln205 = ret" [dense/dense.cpp:205]   --->   Operation 129 'ret' 'ret_ln205' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.08ns
The critical path consists of the following:
	wire read operation ('Out_LP_now_read') on port 'Out_LP_now' [27]  (0 ns)
	'add' operation ('add_ln7', dense/dense.cpp:7) [48]  (1.08 ns)

 <State 2>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', dense/dense.cpp:7) on port 'B1' (dense/dense.cpp:7) [52]  (2.92 ns)

 <State 3>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', dense/dense.cpp:7) on port 'B1' (dense/dense.cpp:7) [52]  (2.92 ns)

 <State 4>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', dense/dense.cpp:7) on port 'B1' (dense/dense.cpp:7) [52]  (2.92 ns)

 <State 5>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', dense/dense.cpp:7) on port 'B1' (dense/dense.cpp:7) [52]  (2.92 ns)

 <State 6>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', dense/dense.cpp:7) on port 'B1' (dense/dense.cpp:7) [52]  (2.92 ns)

 <State 7>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', dense/dense.cpp:7) on port 'B1' (dense/dense.cpp:7) [52]  (2.92 ns)

 <State 8>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', dense/dense.cpp:7) on port 'B1' (dense/dense.cpp:7) [52]  (2.92 ns)

 <State 9>: 1.21ns
The critical path consists of the following:
	'load' operation ('loop_index_i_load') on local variable 'loop_index_i' [56]  (0 ns)
	'add' operation ('empty_215') [60]  (0.781 ns)
	'store' operation ('store_ln0') of variable 'empty_215' on local variable 'loop_index_i' [66]  (0.427 ns)
	blocking operation 0.004 ns on control path)

 <State 10>: 2.92ns
The critical path consists of the following:
	bus read operation ('B1_addr_read', dense/dense.cpp:7) on port 'B1' (dense/dense.cpp:7) [63]  (2.92 ns)

 <State 11>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('bias_buffer_V_addr') [64]  (0 ns)
	'store' operation ('store_ln7', dense/dense.cpp:7) of variable 'B1_addr_read', dense/dense.cpp:7 on array 'bias_buffer_V' [65]  (1.24 ns)

 <State 12>: 1.24ns
The critical path consists of the following:
	'load' operation ('loop_index_i4_load') on local variable 'loop_index_i4' [73]  (0 ns)
	'getelementptr' operation ('bias_buffer_V_addr_1') [80]  (0 ns)
	'load' operation ('bias_buffer_V_load') on array 'bias_buffer_V' [81]  (1.24 ns)

 <State 13>: 2.47ns
The critical path consists of the following:
	'load' operation ('bias_buffer_V_load') on array 'bias_buffer_V' [81]  (1.24 ns)
	'store' operation ('store_ln0') of variable 'bias_buffer_V_load' on array 'output_buffer' [83]  (1.24 ns)

 <State 14>: 2.37ns
The critical path consists of the following:
	'call' operation ('call_ln183', dense/dense.cpp:183) to 'Load_Weight' [89]  (2.37 ns)

 <State 15>: 1.02ns
The critical path consists of the following:
	'add' operation ('add_ln185', dense/dense.cpp:185) [90]  (1.02 ns)

 <State 16>: 1.01ns
The critical path consists of the following:
	'load' operation ('In_LP_now', dense/dense.cpp:193) on local variable 'In_LP_now' [95]  (0 ns)
	'add' operation ('In_LP_now', dense/dense.cpp:193) [98]  (1.01 ns)

 <State 17>: 2.37ns
The critical path consists of the following:
	'call' operation ('call_ln189', dense/dense.cpp:189) to 'Load_Weight' [107]  (2.37 ns)

 <State 18>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('pp') [116]  (0.427 ns)
	'phi' operation ('pp') [116]  (0 ns)

 <State 19>: 2.37ns
The critical path consists of the following:
	'call' operation ('call_ln194', dense/dense.cpp:194) to 'Load_Weight' [112]  (2.37 ns)

 <State 20>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
