###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        62134   # Number of WRITE/WRITEP commands
num_reads_done                 =      1054544   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       803173   # Number of read row buffer hits
num_read_cmds                  =      1054545   # Number of READ/READP commands
num_writes_done                =        62161   # Number of read requests issued
num_write_row_hits             =        35076   # Number of write row buffer hits
num_act_cmds                   =       279779   # Number of ACT commands
num_pre_cmds                   =       279752   # Number of PRE commands
num_ondemand_pres              =       255383   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9423999   # Cyles of rank active rank.0
rank_active_cycles.1           =      9189640   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       576001   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       810360   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1051543   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        19998   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11380   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3605   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2217   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2510   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1962   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          989   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          840   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1242   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20433   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =           12   # Write cmd latency (cycles)
write_latency[60-79]           =           32   # Write cmd latency (cycles)
write_latency[80-99]           =           55   # Write cmd latency (cycles)
write_latency[100-119]         =          106   # Write cmd latency (cycles)
write_latency[120-139]         =          177   # Write cmd latency (cycles)
write_latency[140-159]         =          286   # Write cmd latency (cycles)
write_latency[160-179]         =          412   # Write cmd latency (cycles)
write_latency[180-199]         =          624   # Write cmd latency (cycles)
write_latency[200-]            =        60425   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       302788   # Read request latency (cycles)
read_latency[40-59]            =       113710   # Read request latency (cycles)
read_latency[60-79]            =       128612   # Read request latency (cycles)
read_latency[80-99]            =        73949   # Read request latency (cycles)
read_latency[100-119]          =        59339   # Read request latency (cycles)
read_latency[120-139]          =        54633   # Read request latency (cycles)
read_latency[140-159]          =        41318   # Read request latency (cycles)
read_latency[160-179]          =        34629   # Read request latency (cycles)
read_latency[180-199]          =        28765   # Read request latency (cycles)
read_latency[200-]             =       216796   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.10173e+08   # Write energy
read_energy                    =  4.25193e+09   # Read energy
act_energy                     =  7.65475e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.7648e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.88973e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88058e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73434e+09   # Active standby energy rank.1
average_read_latency           =      146.794   # Average read request latency (cycles)
average_interarrival           =       8.9547   # Average request interarrival latency (cycles)
total_energy                   =  1.83126e+10   # Total energy (pJ)
average_power                  =      1831.26   # Average power (mW)
average_bandwidth              =      9.52922   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        63736   # Number of WRITE/WRITEP commands
num_reads_done                 =      1113850   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       865802   # Number of read row buffer hits
num_read_cmds                  =      1113849   # Number of READ/READP commands
num_writes_done                =        63741   # Number of read requests issued
num_write_row_hits             =        36097   # Number of write row buffer hits
num_act_cmds                   =       277119   # Number of ACT commands
num_pre_cmds                   =       277090   # Number of PRE commands
num_ondemand_pres              =       252003   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9312921   # Cyles of rank active rank.0
rank_active_cycles.1           =      9260694   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       687079   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       739306   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1113423   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        19720   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11081   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3400   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2188   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2517   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1916   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          907   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          876   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1217   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20374   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =            5   # Write cmd latency (cycles)
write_latency[60-79]           =           31   # Write cmd latency (cycles)
write_latency[80-99]           =           56   # Write cmd latency (cycles)
write_latency[100-119]         =           81   # Write cmd latency (cycles)
write_latency[120-139]         =          136   # Write cmd latency (cycles)
write_latency[140-159]         =          238   # Write cmd latency (cycles)
write_latency[160-179]         =          390   # Write cmd latency (cycles)
write_latency[180-199]         =          618   # Write cmd latency (cycles)
write_latency[200-]            =        62175   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       307427   # Read request latency (cycles)
read_latency[40-59]            =       120183   # Read request latency (cycles)
read_latency[60-79]            =       132106   # Read request latency (cycles)
read_latency[80-99]            =        78428   # Read request latency (cycles)
read_latency[100-119]          =        63035   # Read request latency (cycles)
read_latency[120-139]          =        56566   # Read request latency (cycles)
read_latency[140-159]          =        44226   # Read request latency (cycles)
read_latency[160-179]          =        36519   # Read request latency (cycles)
read_latency[180-199]          =        30605   # Read request latency (cycles)
read_latency[200-]             =       244749   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   3.1817e+08   # Write energy
read_energy                    =  4.49104e+09   # Read energy
act_energy                     =  7.58198e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.29798e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.54867e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81126e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77867e+09   # Active standby energy rank.1
average_read_latency           =      158.303   # Average read request latency (cycles)
average_interarrival           =      8.49161   # Average request interarrival latency (cycles)
total_energy                   =  1.85467e+10   # Total energy (pJ)
average_power                  =      1854.67   # Average power (mW)
average_bandwidth              =      10.0488   # Average bandwidth
