
OTH.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002574  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08002680  08002680  00012680  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080026a8  080026a8  000126a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080026ac  080026ac  000126ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  080026b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000002e8  2000000c  080026bc  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200002f4  080026bc  000202f4  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001d3c2  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000035ba  00000000  00000000  0003d3f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000b8ba  00000000  00000000  000409b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000da8  00000000  00000000  0004c270  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001408  00000000  00000000  0004d018  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00008df5  00000000  00000000  0004e420  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000501d  00000000  00000000  00057215  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0005c232  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002aa8  00000000  00000000  0005c2b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002668 	.word	0x08002668

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08002668 	.word	0x08002668

0800014c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800014c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800014e:	4b0e      	ldr	r3, [pc, #56]	; (8000188 <HAL_InitTick+0x3c>)
{
 8000150:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000152:	7818      	ldrb	r0, [r3, #0]
 8000154:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000158:	fbb3 f3f0 	udiv	r3, r3, r0
 800015c:	4a0b      	ldr	r2, [pc, #44]	; (800018c <HAL_InitTick+0x40>)
 800015e:	6810      	ldr	r0, [r2, #0]
 8000160:	fbb0 f0f3 	udiv	r0, r0, r3
 8000164:	f000 fadc 	bl	8000720 <HAL_SYSTICK_Config>
 8000168:	4604      	mov	r4, r0
 800016a:	b958      	cbnz	r0, 8000184 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800016c:	2d0f      	cmp	r5, #15
 800016e:	d809      	bhi.n	8000184 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000170:	4602      	mov	r2, r0
 8000172:	4629      	mov	r1, r5
 8000174:	f04f 30ff 	mov.w	r0, #4294967295
 8000178:	f000 fa92 	bl	80006a0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <HAL_InitTick+0x44>)
 800017e:	4620      	mov	r0, r4
 8000180:	601d      	str	r5, [r3, #0]
 8000182:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000184:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000186:	bd38      	pop	{r3, r4, r5, pc}
 8000188:	20000000 	.word	0x20000000
 800018c:	20000008 	.word	0x20000008
 8000190:	20000004 	.word	0x20000004

08000194 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000194:	4a07      	ldr	r2, [pc, #28]	; (80001b4 <HAL_Init+0x20>)
{
 8000196:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000198:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800019a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800019c:	f043 0310 	orr.w	r3, r3, #16
 80001a0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001a2:	f000 fa6b 	bl	800067c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001a6:	2000      	movs	r0, #0
 80001a8:	f7ff ffd0 	bl	800014c <HAL_InitTick>
  HAL_MspInit();
 80001ac:	f001 ffe2 	bl	8002174 <HAL_MspInit>
}
 80001b0:	2000      	movs	r0, #0
 80001b2:	bd08      	pop	{r3, pc}
 80001b4:	40022000 	.word	0x40022000

080001b8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001b8:	4a03      	ldr	r2, [pc, #12]	; (80001c8 <HAL_IncTick+0x10>)
 80001ba:	4b04      	ldr	r3, [pc, #16]	; (80001cc <HAL_IncTick+0x14>)
 80001bc:	6811      	ldr	r1, [r2, #0]
 80001be:	781b      	ldrb	r3, [r3, #0]
 80001c0:	440b      	add	r3, r1
 80001c2:	6013      	str	r3, [r2, #0]
 80001c4:	4770      	bx	lr
 80001c6:	bf00      	nop
 80001c8:	20000028 	.word	0x20000028
 80001cc:	20000000 	.word	0x20000000

080001d0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001d0:	4b01      	ldr	r3, [pc, #4]	; (80001d8 <HAL_GetTick+0x8>)
 80001d2:	6818      	ldr	r0, [r3, #0]
}
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	20000028 	.word	0x20000028

080001dc <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80001dc:	6803      	ldr	r3, [r0, #0]
 80001de:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 80001e0:	4770      	bx	lr
	...

080001e4 <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 80001e4:	2300      	movs	r3, #0
{ 
 80001e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80001e8:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80001ea:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80001ee:	2b01      	cmp	r3, #1
 80001f0:	d074      	beq.n	80002dc <HAL_ADC_ConfigChannel+0xf8>
 80001f2:	2301      	movs	r3, #1
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80001f4:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 80001f6:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 80001fa:	2d06      	cmp	r5, #6
 80001fc:	6802      	ldr	r2, [r0, #0]
 80001fe:	ea4f 0385 	mov.w	r3, r5, lsl #2
 8000202:	680c      	ldr	r4, [r1, #0]
 8000204:	d825      	bhi.n	8000252 <HAL_ADC_ConfigChannel+0x6e>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000206:	442b      	add	r3, r5
 8000208:	251f      	movs	r5, #31
 800020a:	6b56      	ldr	r6, [r2, #52]	; 0x34
 800020c:	3b05      	subs	r3, #5
 800020e:	409d      	lsls	r5, r3
 8000210:	ea26 0505 	bic.w	r5, r6, r5
 8000214:	fa04 f303 	lsl.w	r3, r4, r3
 8000218:	432b      	orrs	r3, r5
 800021a:	6353      	str	r3, [r2, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800021c:	2c09      	cmp	r4, #9
 800021e:	ea4f 0344 	mov.w	r3, r4, lsl #1
 8000222:	688d      	ldr	r5, [r1, #8]
 8000224:	d92f      	bls.n	8000286 <HAL_ADC_ConfigChannel+0xa2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000226:	2607      	movs	r6, #7
 8000228:	4423      	add	r3, r4
 800022a:	68d1      	ldr	r1, [r2, #12]
 800022c:	3b1e      	subs	r3, #30
 800022e:	409e      	lsls	r6, r3
 8000230:	ea21 0106 	bic.w	r1, r1, r6
 8000234:	fa05 f303 	lsl.w	r3, r5, r3
 8000238:	430b      	orrs	r3, r1
 800023a:	60d3      	str	r3, [r2, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800023c:	f1a4 0310 	sub.w	r3, r4, #16
 8000240:	2b01      	cmp	r3, #1
 8000242:	d92b      	bls.n	800029c <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000244:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000246:	2200      	movs	r2, #0
 8000248:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 800024c:	4618      	mov	r0, r3
 800024e:	b002      	add	sp, #8
 8000250:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 8000252:	2d0c      	cmp	r5, #12
 8000254:	d80b      	bhi.n	800026e <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000256:	442b      	add	r3, r5
 8000258:	251f      	movs	r5, #31
 800025a:	6b16      	ldr	r6, [r2, #48]	; 0x30
 800025c:	3b23      	subs	r3, #35	; 0x23
 800025e:	409d      	lsls	r5, r3
 8000260:	ea26 0505 	bic.w	r5, r6, r5
 8000264:	fa04 f303 	lsl.w	r3, r4, r3
 8000268:	432b      	orrs	r3, r5
 800026a:	6313      	str	r3, [r2, #48]	; 0x30
 800026c:	e7d6      	b.n	800021c <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800026e:	442b      	add	r3, r5
 8000270:	251f      	movs	r5, #31
 8000272:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8000274:	3b41      	subs	r3, #65	; 0x41
 8000276:	409d      	lsls	r5, r3
 8000278:	ea26 0505 	bic.w	r5, r6, r5
 800027c:	fa04 f303 	lsl.w	r3, r4, r3
 8000280:	432b      	orrs	r3, r5
 8000282:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000284:	e7ca      	b.n	800021c <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000286:	2607      	movs	r6, #7
 8000288:	6911      	ldr	r1, [r2, #16]
 800028a:	4423      	add	r3, r4
 800028c:	409e      	lsls	r6, r3
 800028e:	ea21 0106 	bic.w	r1, r1, r6
 8000292:	fa05 f303 	lsl.w	r3, r5, r3
 8000296:	430b      	orrs	r3, r1
 8000298:	6113      	str	r3, [r2, #16]
 800029a:	e7cf      	b.n	800023c <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 800029c:	4b10      	ldr	r3, [pc, #64]	; (80002e0 <HAL_ADC_ConfigChannel+0xfc>)
 800029e:	429a      	cmp	r2, r3
 80002a0:	d116      	bne.n	80002d0 <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80002a2:	6893      	ldr	r3, [r2, #8]
 80002a4:	021b      	lsls	r3, r3, #8
 80002a6:	d4cd      	bmi.n	8000244 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80002a8:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80002aa:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80002ac:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80002b0:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80002b2:	d1c7      	bne.n	8000244 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80002b4:	4b0b      	ldr	r3, [pc, #44]	; (80002e4 <HAL_ADC_ConfigChannel+0x100>)
 80002b6:	4a0c      	ldr	r2, [pc, #48]	; (80002e8 <HAL_ADC_ConfigChannel+0x104>)
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	fbb3 f2f2 	udiv	r2, r3, r2
 80002be:	230a      	movs	r3, #10
 80002c0:	4353      	muls	r3, r2
            wait_loop_index--;
 80002c2:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80002c4:	9b01      	ldr	r3, [sp, #4]
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d0bc      	beq.n	8000244 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 80002ca:	9b01      	ldr	r3, [sp, #4]
 80002cc:	3b01      	subs	r3, #1
 80002ce:	e7f8      	b.n	80002c2 <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80002d0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80002d2:	f043 0320 	orr.w	r3, r3, #32
 80002d6:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 80002d8:	2301      	movs	r3, #1
 80002da:	e7b4      	b.n	8000246 <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 80002dc:	2302      	movs	r3, #2
 80002de:	e7b5      	b.n	800024c <HAL_ADC_ConfigChannel+0x68>
 80002e0:	40012400 	.word	0x40012400
 80002e4:	20000008 	.word	0x20000008
 80002e8:	000f4240 	.word	0x000f4240

080002ec <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 80002ec:	2300      	movs	r3, #0
{
 80002ee:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80002f0:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80002f2:	6803      	ldr	r3, [r0, #0]
{
 80002f4:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80002f6:	689a      	ldr	r2, [r3, #8]
 80002f8:	07d2      	lsls	r2, r2, #31
 80002fa:	d502      	bpl.n	8000302 <ADC_Enable+0x16>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80002fc:	2000      	movs	r0, #0
}
 80002fe:	b002      	add	sp, #8
 8000300:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 8000302:	689a      	ldr	r2, [r3, #8]
 8000304:	f042 0201 	orr.w	r2, r2, #1
 8000308:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800030a:	4b12      	ldr	r3, [pc, #72]	; (8000354 <ADC_Enable+0x68>)
 800030c:	4a12      	ldr	r2, [pc, #72]	; (8000358 <ADC_Enable+0x6c>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8000314:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8000316:	9b01      	ldr	r3, [sp, #4]
 8000318:	b9c3      	cbnz	r3, 800034c <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 800031a:	f7ff ff59 	bl	80001d0 <HAL_GetTick>
 800031e:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000320:	6823      	ldr	r3, [r4, #0]
 8000322:	689d      	ldr	r5, [r3, #8]
 8000324:	f015 0501 	ands.w	r5, r5, #1
 8000328:	d1e8      	bne.n	80002fc <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800032a:	f7ff ff51 	bl	80001d0 <HAL_GetTick>
 800032e:	1b80      	subs	r0, r0, r6
 8000330:	2802      	cmp	r0, #2
 8000332:	d9f5      	bls.n	8000320 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000334:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8000336:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800033a:	f043 0310 	orr.w	r3, r3, #16
 800033e:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000340:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8000342:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000344:	f043 0301 	orr.w	r3, r3, #1
 8000348:	62e3      	str	r3, [r4, #44]	; 0x2c
 800034a:	e7d8      	b.n	80002fe <ADC_Enable+0x12>
      wait_loop_index--;
 800034c:	9b01      	ldr	r3, [sp, #4]
 800034e:	3b01      	subs	r3, #1
 8000350:	e7e0      	b.n	8000314 <ADC_Enable+0x28>
 8000352:	bf00      	nop
 8000354:	20000008 	.word	0x20000008
 8000358:	000f4240 	.word	0x000f4240

0800035c <HAL_ADC_Start>:
  __HAL_LOCK(hadc);
 800035c:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8000360:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 8000362:	2b01      	cmp	r3, #1
{
 8000364:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8000366:	d054      	beq.n	8000412 <HAL_ADC_Start+0xb6>
 8000368:	2301      	movs	r3, #1
 800036a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 800036e:	f7ff ffbd 	bl	80002ec <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 8000372:	2800      	cmp	r0, #0
 8000374:	d149      	bne.n	800040a <HAL_ADC_Start+0xae>
    ADC_STATE_CLR_SET(hadc->State,
 8000376:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000378:	4a27      	ldr	r2, [pc, #156]	; (8000418 <HAL_ADC_Start+0xbc>)
    ADC_STATE_CLR_SET(hadc->State,
 800037a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800037e:	f023 0301 	bic.w	r3, r3, #1
 8000382:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000386:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000388:	6823      	ldr	r3, [r4, #0]
 800038a:	4293      	cmp	r3, r2
 800038c:	d104      	bne.n	8000398 <HAL_ADC_Start+0x3c>
 800038e:	4923      	ldr	r1, [pc, #140]	; (800041c <HAL_ADC_Start+0xc0>)
 8000390:	684a      	ldr	r2, [r1, #4]
 8000392:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 8000396:	d12e      	bne.n	80003f6 <HAL_ADC_Start+0x9a>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000398:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800039a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800039e:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80003a0:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80003a2:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80003a4:	bf41      	itttt	mi
 80003a6:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 80003a8:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 80003ac:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 80003b0:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80003b2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80003b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80003b8:	bf1c      	itt	ne
 80003ba:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 80003bc:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80003c0:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 80003c2:	2200      	movs	r2, #0
 80003c4:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80003c8:	f06f 0202 	mvn.w	r2, #2
 80003cc:	601a      	str	r2, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80003ce:	689a      	ldr	r2, [r3, #8]
 80003d0:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80003d4:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80003d8:	d113      	bne.n	8000402 <HAL_ADC_Start+0xa6>
 80003da:	4a0f      	ldr	r2, [pc, #60]	; (8000418 <HAL_ADC_Start+0xbc>)
 80003dc:	4293      	cmp	r3, r2
 80003de:	d105      	bne.n	80003ec <HAL_ADC_Start+0x90>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80003e0:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 80003e4:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80003e6:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 80003ea:	d10a      	bne.n	8000402 <HAL_ADC_Start+0xa6>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80003ec:	689a      	ldr	r2, [r3, #8]
 80003ee:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80003f2:	609a      	str	r2, [r3, #8]
 80003f4:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80003f6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80003f8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80003fc:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80003fe:	684a      	ldr	r2, [r1, #4]
 8000400:	e7cf      	b.n	80003a2 <HAL_ADC_Start+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000402:	689a      	ldr	r2, [r3, #8]
 8000404:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000408:	e7f3      	b.n	80003f2 <HAL_ADC_Start+0x96>
    __HAL_UNLOCK(hadc);
 800040a:	2300      	movs	r3, #0
 800040c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8000410:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8000412:	2002      	movs	r0, #2
}
 8000414:	bd10      	pop	{r4, pc}
 8000416:	bf00      	nop
 8000418:	40012800 	.word	0x40012800
 800041c:	40012400 	.word	0x40012400

08000420 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000420:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000422:	6803      	ldr	r3, [r0, #0]
{
 8000424:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000426:	689a      	ldr	r2, [r3, #8]
 8000428:	07d2      	lsls	r2, r2, #31
 800042a:	d401      	bmi.n	8000430 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800042c:	2000      	movs	r0, #0
 800042e:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8000430:	689a      	ldr	r2, [r3, #8]
 8000432:	f022 0201 	bic.w	r2, r2, #1
 8000436:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8000438:	f7ff feca 	bl	80001d0 <HAL_GetTick>
 800043c:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 800043e:	6823      	ldr	r3, [r4, #0]
 8000440:	689b      	ldr	r3, [r3, #8]
 8000442:	07db      	lsls	r3, r3, #31
 8000444:	d5f2      	bpl.n	800042c <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000446:	f7ff fec3 	bl	80001d0 <HAL_GetTick>
 800044a:	1b40      	subs	r0, r0, r5
 800044c:	2802      	cmp	r0, #2
 800044e:	d9f6      	bls.n	800043e <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000450:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000452:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000454:	f043 0310 	orr.w	r3, r3, #16
 8000458:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800045a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800045c:	f043 0301 	orr.w	r3, r3, #1
 8000460:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000462:	bd38      	pop	{r3, r4, r5, pc}

08000464 <HAL_ADC_Init>:
{
 8000464:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 8000466:	4604      	mov	r4, r0
 8000468:	2800      	cmp	r0, #0
 800046a:	d071      	beq.n	8000550 <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 800046c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800046e:	b923      	cbnz	r3, 800047a <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8000470:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8000472:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8000476:	f001 fec3 	bl	8002200 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800047a:	4620      	mov	r0, r4
 800047c:	f7ff ffd0 	bl	8000420 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000480:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000482:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 8000486:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000488:	d164      	bne.n	8000554 <HAL_ADC_Init+0xf0>
 800048a:	2800      	cmp	r0, #0
 800048c:	d162      	bne.n	8000554 <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800048e:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 8000490:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000494:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 8000496:	f023 0302 	bic.w	r3, r3, #2
 800049a:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800049e:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80004a0:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 80004a2:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 80004a4:	68e3      	ldr	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80004a6:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80004aa:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80004ae:	d038      	beq.n	8000522 <HAL_ADC_Init+0xbe>
 80004b0:	2901      	cmp	r1, #1
 80004b2:	bf14      	ite	ne
 80004b4:	4606      	movne	r6, r0
 80004b6:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80004ba:	6965      	ldr	r5, [r4, #20]
 80004bc:	2d01      	cmp	r5, #1
 80004be:	d107      	bne.n	80004d0 <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d130      	bne.n	8000526 <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80004c4:	69a3      	ldr	r3, [r4, #24]
 80004c6:	3b01      	subs	r3, #1
 80004c8:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 80004cc:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 80004d0:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80004d2:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 80004d6:	685d      	ldr	r5, [r3, #4]
 80004d8:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 80004dc:	ea45 0506 	orr.w	r5, r5, r6
 80004e0:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 80004e2:	689e      	ldr	r6, [r3, #8]
 80004e4:	4d1d      	ldr	r5, [pc, #116]	; (800055c <HAL_ADC_Init+0xf8>)
 80004e6:	ea05 0506 	and.w	r5, r5, r6
 80004ea:	ea45 0502 	orr.w	r5, r5, r2
 80004ee:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80004f0:	d001      	beq.n	80004f6 <HAL_ADC_Init+0x92>
 80004f2:	2901      	cmp	r1, #1
 80004f4:	d120      	bne.n	8000538 <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80004f6:	6921      	ldr	r1, [r4, #16]
 80004f8:	3901      	subs	r1, #1
 80004fa:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 80004fc:	6add      	ldr	r5, [r3, #44]	; 0x2c
 80004fe:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 8000502:	4329      	orrs	r1, r5
 8000504:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000506:	6899      	ldr	r1, [r3, #8]
 8000508:	4b15      	ldr	r3, [pc, #84]	; (8000560 <HAL_ADC_Init+0xfc>)
 800050a:	400b      	ands	r3, r1
 800050c:	429a      	cmp	r2, r3
 800050e:	d115      	bne.n	800053c <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 8000510:	2300      	movs	r3, #0
 8000512:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8000514:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000516:	f023 0303 	bic.w	r3, r3, #3
 800051a:	f043 0301 	orr.w	r3, r3, #1
 800051e:	62a3      	str	r3, [r4, #40]	; 0x28
 8000520:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000522:	460e      	mov	r6, r1
 8000524:	e7c9      	b.n	80004ba <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000526:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000528:	f043 0320 	orr.w	r3, r3, #32
 800052c:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800052e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000530:	f043 0301 	orr.w	r3, r3, #1
 8000534:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000536:	e7cb      	b.n	80004d0 <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 8000538:	2100      	movs	r1, #0
 800053a:	e7df      	b.n	80004fc <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 800053c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800053e:	f023 0312 	bic.w	r3, r3, #18
 8000542:	f043 0310 	orr.w	r3, r3, #16
 8000546:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000548:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800054a:	f043 0301 	orr.w	r3, r3, #1
 800054e:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8000550:	2001      	movs	r0, #1
}
 8000552:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000554:	f043 0310 	orr.w	r3, r3, #16
 8000558:	62a3      	str	r3, [r4, #40]	; 0x28
 800055a:	e7f9      	b.n	8000550 <HAL_ADC_Init+0xec>
 800055c:	ffe1f7fd 	.word	0xffe1f7fd
 8000560:	ff1f0efe 	.word	0xff1f0efe

08000564 <HAL_CAN_Init>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef* hcan)
{
 8000564:	b570      	push	{r4, r5, r6, lr}
  uint32_t status = CAN_INITSTATUS_FAILED;  /* Default init status */
  uint32_t tickstart = 0U;
  uint32_t tmp_mcr = 0U;
  
  /* Check CAN handle */
  if(hcan == NULL)
 8000566:	4604      	mov	r4, r0
 8000568:	2800      	cmp	r0, #0
 800056a:	d069      	beq.n	8000640 <HAL_CAN_Init+0xdc>
  assert_param(IS_CAN_SJW(hcan->Init.SJW));
  assert_param(IS_CAN_BS1(hcan->Init.BS1));
  assert_param(IS_CAN_BS2(hcan->Init.BS2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));
  
  if(hcan->State == HAL_CAN_STATE_RESET)
 800056c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000570:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000574:	b91b      	cbnz	r3, 800057e <HAL_CAN_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hcan->Lock = HAL_UNLOCKED;
 8000576:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    /* Init the low level hardware */
    HAL_CAN_MspInit(hcan);
 800057a:	f001 fe71 	bl	8002260 <HAL_CAN_MspInit>
  }
  
  /* Initialize the CAN state*/
  hcan->State = HAL_CAN_STATE_BUSY;
 800057e:	2302      	movs	r3, #2
 8000580:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  
  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000584:	6823      	ldr	r3, [r4, #0]
 8000586:	681a      	ldr	r2, [r3, #0]
 8000588:	f022 0202 	bic.w	r2, r2, #2
 800058c:	601a      	str	r2, [r3, #0]

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800058e:	681a      	ldr	r2, [r3, #0]
 8000590:	f042 0201 	orr.w	r2, r2, #1
 8000594:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();   
 8000596:	f7ff fe1b 	bl	80001d0 <HAL_GetTick>
 800059a:	4606      	mov	r6, r0
  
  /* Wait the acknowledge */
  while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 800059c:	6822      	ldr	r2, [r4, #0]
 800059e:	6855      	ldr	r5, [r2, #4]
 80005a0:	f015 0501 	ands.w	r5, r5, #1
 80005a4:	d04e      	beq.n	8000644 <HAL_CAN_Init+0xe0>
      return HAL_TIMEOUT;
    }
  }

  /* Check acknowledge */
  if ((hcan->Instance->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 80005a6:	6853      	ldr	r3, [r2, #4]
 80005a8:	07d9      	lsls	r1, r3, #31
 80005aa:	d546      	bpl.n	800063a <HAL_CAN_Init+0xd6>
  {
    /* Set the time triggered communication mode */
    if (hcan->Init.TTCM == ENABLE)
 80005ac:	69a3      	ldr	r3, [r4, #24]
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_TTCM);
    }

    /* Set the automatic bus-off management */
    if (hcan->Init.ABOM == ENABLE)
 80005ae:	69e1      	ldr	r1, [r4, #28]
      CLEAR_BIT(tmp_mcr, CAN_MCR_TTCM);
 80005b0:	2b01      	cmp	r3, #1
 80005b2:	bf0c      	ite	eq
 80005b4:	2380      	moveq	r3, #128	; 0x80
 80005b6:	2300      	movne	r3, #0
    if (hcan->Init.ABOM == ENABLE)
 80005b8:	2901      	cmp	r1, #1
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_ABOM);
    }

    /* Set the automatic wake-up mode */
    if (hcan->Init.AWUM == ENABLE)
 80005ba:	6a21      	ldr	r1, [r4, #32]
      SET_BIT(tmp_mcr, CAN_MCR_ABOM);
 80005bc:	bf0c      	ite	eq
 80005be:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
      CLEAR_BIT(tmp_mcr, CAN_MCR_ABOM);
 80005c2:	f023 0340 	bicne.w	r3, r3, #64	; 0x40
    if (hcan->Init.AWUM == ENABLE)
 80005c6:	2901      	cmp	r1, #1
    else
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_AWUM);
    }
    /* Set the no automatic retransmission */
    if (hcan->Init.NART == ENABLE)
 80005c8:	6a61      	ldr	r1, [r4, #36]	; 0x24
      SET_BIT(tmp_mcr, CAN_MCR_AWUM);
 80005ca:	bf0c      	ite	eq
 80005cc:	f043 0320 	orreq.w	r3, r3, #32
      CLEAR_BIT(tmp_mcr, CAN_MCR_AWUM);
 80005d0:	f023 0320 	bicne.w	r3, r3, #32
    if (hcan->Init.NART == ENABLE)
 80005d4:	2901      	cmp	r1, #1
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_NART);
    }

    /* Set the receive FIFO locked mode */
    if (hcan->Init.RFLM == ENABLE)
 80005d6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
      SET_BIT(tmp_mcr, CAN_MCR_NART);
 80005d8:	bf0c      	ite	eq
 80005da:	f043 0310 	orreq.w	r3, r3, #16
      CLEAR_BIT(tmp_mcr, CAN_MCR_NART);
 80005de:	f023 0310 	bicne.w	r3, r3, #16
    if (hcan->Init.RFLM == ENABLE)
 80005e2:	2901      	cmp	r1, #1
    else
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_RFLM);
    }
    /* Set the transmit FIFO priority */
    if (hcan->Init.TXFP == ENABLE)
 80005e4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
      SET_BIT(tmp_mcr, CAN_MCR_RFLM);
 80005e6:	bf0c      	ite	eq
 80005e8:	f043 0308 	orreq.w	r3, r3, #8
      CLEAR_BIT(tmp_mcr, CAN_MCR_RFLM);
 80005ec:	f023 0308 	bicne.w	r3, r3, #8
    if (hcan->Init.TXFP == ENABLE)
 80005f0:	2901      	cmp	r1, #1
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_TXFP);
    }
    
    /* Update register MCR */
    MODIFY_REG(hcan->Instance->MCR,
 80005f2:	6811      	ldr	r1, [r2, #0]
      SET_BIT(tmp_mcr, CAN_MCR_TXFP);
 80005f4:	bf0c      	ite	eq
 80005f6:	f043 0304 	orreq.w	r3, r3, #4
      CLEAR_BIT(tmp_mcr, CAN_MCR_TXFP);
 80005fa:	f023 0304 	bicne.w	r3, r3, #4
    MODIFY_REG(hcan->Instance->MCR,
 80005fe:	f021 01fc 	bic.w	r1, r1, #252	; 0xfc
 8000602:	430b      	orrs	r3, r1
 8000604:	6013      	str	r3, [r2, #0]
               CAN_MCR_RFLM |
               CAN_MCR_TXFP,
               tmp_mcr);
    
    /* Set the bit timing register */
    WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000606:	68e1      	ldr	r1, [r4, #12]
 8000608:	68a3      	ldr	r3, [r4, #8]
 800060a:	430b      	orrs	r3, r1
 800060c:	6921      	ldr	r1, [r4, #16]
 800060e:	430b      	orrs	r3, r1
 8000610:	6961      	ldr	r1, [r4, #20]
 8000612:	430b      	orrs	r3, r1
 8000614:	6861      	ldr	r1, [r4, #4]
 8000616:	3901      	subs	r1, #1
 8000618:	430b      	orrs	r3, r1
 800061a:	61d3      	str	r3, [r2, #28]
                                              hcan->Init.BS1            |
                                              hcan->Init.BS2            |
                                              (hcan->Init.Prescaler - 1U)));

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800061c:	6813      	ldr	r3, [r2, #0]
 800061e:	f023 0301 	bic.w	r3, r3, #1
 8000622:	6013      	str	r3, [r2, #0]

    /* Get timeout */
    tickstart = HAL_GetTick();   
 8000624:	f7ff fdd4 	bl	80001d0 <HAL_GetTick>
 8000628:	4605      	mov	r5, r0
   
    /* Wait the acknowledge */
    while(HAL_IS_BIT_SET(hcan->Instance->MSR, CAN_MSR_INAK))
 800062a:	6823      	ldr	r3, [r4, #0]
 800062c:	685a      	ldr	r2, [r3, #4]
 800062e:	07d2      	lsls	r2, r2, #31
 8000630:	d413      	bmi.n	800065a <HAL_CAN_Init+0xf6>
        return HAL_TIMEOUT;
      }
    }

    /* Check acknowledged */
    if(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 8000632:	6858      	ldr	r0, [r3, #4]
 8000634:	f010 0001 	ands.w	r0, r0, #1
 8000638:	d01b      	beq.n	8000672 <HAL_CAN_Init+0x10e>
    return HAL_OK;
  }
  else
  {
    /* Initialize the CAN state */
    hcan->State = HAL_CAN_STATE_ERROR;
 800063a:	2304      	movs	r3, #4
 800063c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

    /* Return function status */
    return HAL_ERROR;
 8000640:	2001      	movs	r0, #1
 8000642:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 8000644:	f7ff fdc4 	bl	80001d0 <HAL_GetTick>
 8000648:	1b80      	subs	r0, r0, r6
 800064a:	280a      	cmp	r0, #10
 800064c:	d9a6      	bls.n	800059c <HAL_CAN_Init+0x38>
      hcan->State= HAL_CAN_STATE_TIMEOUT;
 800064e:	2003      	movs	r0, #3
      __HAL_UNLOCK(hcan);
 8000650:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
      hcan->State= HAL_CAN_STATE_TIMEOUT;
 8000654:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
      return HAL_TIMEOUT;
 8000658:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 800065a:	f7ff fdb9 	bl	80001d0 <HAL_GetTick>
 800065e:	1b40      	subs	r0, r0, r5
 8000660:	280a      	cmp	r0, #10
 8000662:	d9e2      	bls.n	800062a <HAL_CAN_Init+0xc6>
        hcan->State= HAL_CAN_STATE_TIMEOUT;
 8000664:	2003      	movs	r0, #3
        __HAL_UNLOCK(hcan);
 8000666:	2300      	movs	r3, #0
        hcan->State= HAL_CAN_STATE_TIMEOUT;
 8000668:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
        __HAL_UNLOCK(hcan);
 800066c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        return HAL_TIMEOUT;
 8000670:	bd70      	pop	{r4, r5, r6, pc}
    hcan->State = HAL_CAN_STATE_READY;
 8000672:	2301      	movs	r3, #1
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000674:	6420      	str	r0, [r4, #64]	; 0x40
    hcan->State = HAL_CAN_STATE_READY;
 8000676:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  }
}
 800067a:	bd70      	pop	{r4, r5, r6, pc}

0800067c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800067c:	4a07      	ldr	r2, [pc, #28]	; (800069c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800067e:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000680:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000682:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000686:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800068a:	041b      	lsls	r3, r3, #16
 800068c:	0c1b      	lsrs	r3, r3, #16
 800068e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000692:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000696:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000698:	60d3      	str	r3, [r2, #12]
 800069a:	4770      	bx	lr
 800069c:	e000ed00 	.word	0xe000ed00

080006a0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006a0:	4b17      	ldr	r3, [pc, #92]	; (8000700 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006a2:	b530      	push	{r4, r5, lr}
 80006a4:	68dc      	ldr	r4, [r3, #12]
 80006a6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006aa:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006ae:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006b0:	2b04      	cmp	r3, #4
 80006b2:	bf28      	it	cs
 80006b4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006b6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006b8:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006bc:	bf98      	it	ls
 80006be:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006c0:	fa05 f303 	lsl.w	r3, r5, r3
 80006c4:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006c8:	bf88      	it	hi
 80006ca:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006cc:	4019      	ands	r1, r3
 80006ce:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006d0:	fa05 f404 	lsl.w	r4, r5, r4
 80006d4:	3c01      	subs	r4, #1
 80006d6:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80006d8:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006da:	ea42 0201 	orr.w	r2, r2, r1
 80006de:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006e2:	bfaf      	iteee	ge
 80006e4:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006e8:	4b06      	ldrlt	r3, [pc, #24]	; (8000704 <HAL_NVIC_SetPriority+0x64>)
 80006ea:	f000 000f 	andlt.w	r0, r0, #15
 80006ee:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f0:	bfa5      	ittet	ge
 80006f2:	b2d2      	uxtbge	r2, r2
 80006f4:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f8:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006fa:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80006fe:	bd30      	pop	{r4, r5, pc}
 8000700:	e000ed00 	.word	0xe000ed00
 8000704:	e000ed14 	.word	0xe000ed14

08000708 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000708:	2301      	movs	r3, #1
 800070a:	0942      	lsrs	r2, r0, #5
 800070c:	f000 001f 	and.w	r0, r0, #31
 8000710:	fa03 f000 	lsl.w	r0, r3, r0
 8000714:	4b01      	ldr	r3, [pc, #4]	; (800071c <HAL_NVIC_EnableIRQ+0x14>)
 8000716:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800071a:	4770      	bx	lr
 800071c:	e000e100 	.word	0xe000e100

08000720 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000720:	3801      	subs	r0, #1
 8000722:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000726:	d20a      	bcs.n	800073e <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000728:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800072a:	4b06      	ldr	r3, [pc, #24]	; (8000744 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800072c:	4a06      	ldr	r2, [pc, #24]	; (8000748 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800072e:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000730:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000734:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000736:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000738:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800073a:	601a      	str	r2, [r3, #0]
 800073c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800073e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000740:	4770      	bx	lr
 8000742:	bf00      	nop
 8000744:	e000e010 	.word	0xe000e010
 8000748:	e000ed00 	.word	0xe000ed00

0800074c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800074c:	4b04      	ldr	r3, [pc, #16]	; (8000760 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800074e:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000750:	681a      	ldr	r2, [r3, #0]
 8000752:	bf0c      	ite	eq
 8000754:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000758:	f022 0204 	bicne.w	r2, r2, #4
 800075c:	601a      	str	r2, [r3, #0]
 800075e:	4770      	bx	lr
 8000760:	e000e010 	.word	0xe000e010

08000764 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000764:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000766:	f001 fb21 	bl	8001dac <HAL_SYSTICK_Callback>
 800076a:	bd08      	pop	{r3, pc}

0800076c <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800076c:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8000770:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000772:	2b02      	cmp	r3, #2
 8000774:	d003      	beq.n	800077e <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000776:	2304      	movs	r3, #4
 8000778:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 800077a:	2001      	movs	r0, #1
 800077c:	bd10      	pop	{r4, pc}
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800077e:	6803      	ldr	r3, [r0, #0]
 8000780:	681a      	ldr	r2, [r3, #0]
 8000782:	f022 020e 	bic.w	r2, r2, #14
 8000786:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000788:	681a      	ldr	r2, [r3, #0]
 800078a:	f022 0201 	bic.w	r2, r2, #1
 800078e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000790:	4a18      	ldr	r2, [pc, #96]	; (80007f4 <HAL_DMA_Abort_IT+0x88>)
 8000792:	4293      	cmp	r3, r2
 8000794:	d01f      	beq.n	80007d6 <HAL_DMA_Abort_IT+0x6a>
 8000796:	3214      	adds	r2, #20
 8000798:	4293      	cmp	r3, r2
 800079a:	d01e      	beq.n	80007da <HAL_DMA_Abort_IT+0x6e>
 800079c:	3214      	adds	r2, #20
 800079e:	4293      	cmp	r3, r2
 80007a0:	d01d      	beq.n	80007de <HAL_DMA_Abort_IT+0x72>
 80007a2:	3214      	adds	r2, #20
 80007a4:	4293      	cmp	r3, r2
 80007a6:	d01d      	beq.n	80007e4 <HAL_DMA_Abort_IT+0x78>
 80007a8:	3214      	adds	r2, #20
 80007aa:	4293      	cmp	r3, r2
 80007ac:	d01d      	beq.n	80007ea <HAL_DMA_Abort_IT+0x7e>
 80007ae:	3214      	adds	r2, #20
 80007b0:	4293      	cmp	r3, r2
 80007b2:	bf0c      	ite	eq
 80007b4:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 80007b8:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 80007bc:	4a0e      	ldr	r2, [pc, #56]	; (80007f8 <HAL_DMA_Abort_IT+0x8c>)

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80007be:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80007c0:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80007c2:	2301      	movs	r3, #1
 80007c4:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80007c8:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 80007ca:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80007ce:	b17b      	cbz	r3, 80007f0 <HAL_DMA_Abort_IT+0x84>
    {
      hdma->XferAbortCallback(hdma);
 80007d0:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80007d2:	4620      	mov	r0, r4
 80007d4:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80007d6:	2301      	movs	r3, #1
 80007d8:	e7f0      	b.n	80007bc <HAL_DMA_Abort_IT+0x50>
 80007da:	2310      	movs	r3, #16
 80007dc:	e7ee      	b.n	80007bc <HAL_DMA_Abort_IT+0x50>
 80007de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80007e2:	e7eb      	b.n	80007bc <HAL_DMA_Abort_IT+0x50>
 80007e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007e8:	e7e8      	b.n	80007bc <HAL_DMA_Abort_IT+0x50>
 80007ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007ee:	e7e5      	b.n	80007bc <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 80007f0:	4618      	mov	r0, r3
    } 
  }
  return status;
}
 80007f2:	bd10      	pop	{r4, pc}
 80007f4:	40020008 	.word	0x40020008
 80007f8:	40020000 	.word	0x40020000

080007fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8000800:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000802:	4616      	mov	r6, r2
 8000804:	4b65      	ldr	r3, [pc, #404]	; (800099c <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000806:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 80009ac <HAL_GPIO_Init+0x1b0>
 800080a:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 80009b0 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 800080e:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000812:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8000814:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000818:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 800081c:	45a0      	cmp	r8, r4
 800081e:	d17f      	bne.n	8000920 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8000820:	684d      	ldr	r5, [r1, #4]
 8000822:	2d12      	cmp	r5, #18
 8000824:	f000 80af 	beq.w	8000986 <HAL_GPIO_Init+0x18a>
 8000828:	f200 8088 	bhi.w	800093c <HAL_GPIO_Init+0x140>
 800082c:	2d02      	cmp	r5, #2
 800082e:	f000 80a7 	beq.w	8000980 <HAL_GPIO_Init+0x184>
 8000832:	d87c      	bhi.n	800092e <HAL_GPIO_Init+0x132>
 8000834:	2d00      	cmp	r5, #0
 8000836:	f000 808e 	beq.w	8000956 <HAL_GPIO_Init+0x15a>
 800083a:	2d01      	cmp	r5, #1
 800083c:	f000 809e 	beq.w	800097c <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000840:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000844:	2cff      	cmp	r4, #255	; 0xff
 8000846:	bf93      	iteet	ls
 8000848:	4682      	movls	sl, r0
 800084a:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 800084e:	3d08      	subhi	r5, #8
 8000850:	f8d0 b000 	ldrls.w	fp, [r0]
 8000854:	bf92      	itee	ls
 8000856:	00b5      	lslls	r5, r6, #2
 8000858:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 800085c:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800085e:	fa09 f805 	lsl.w	r8, r9, r5
 8000862:	ea2b 0808 	bic.w	r8, fp, r8
 8000866:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800086a:	bf88      	it	hi
 800086c:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000870:	ea48 0505 	orr.w	r5, r8, r5
 8000874:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000878:	f8d1 a004 	ldr.w	sl, [r1, #4]
 800087c:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000880:	d04e      	beq.n	8000920 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000882:	4d47      	ldr	r5, [pc, #284]	; (80009a0 <HAL_GPIO_Init+0x1a4>)
 8000884:	4f46      	ldr	r7, [pc, #280]	; (80009a0 <HAL_GPIO_Init+0x1a4>)
 8000886:	69ad      	ldr	r5, [r5, #24]
 8000888:	f026 0803 	bic.w	r8, r6, #3
 800088c:	f045 0501 	orr.w	r5, r5, #1
 8000890:	61bd      	str	r5, [r7, #24]
 8000892:	69bd      	ldr	r5, [r7, #24]
 8000894:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000898:	f005 0501 	and.w	r5, r5, #1
 800089c:	9501      	str	r5, [sp, #4]
 800089e:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80008a2:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80008a6:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80008a8:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 80008ac:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80008b0:	fa09 f90b 	lsl.w	r9, r9, fp
 80008b4:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80008b8:	4d3a      	ldr	r5, [pc, #232]	; (80009a4 <HAL_GPIO_Init+0x1a8>)
 80008ba:	42a8      	cmp	r0, r5
 80008bc:	d068      	beq.n	8000990 <HAL_GPIO_Init+0x194>
 80008be:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80008c2:	42a8      	cmp	r0, r5
 80008c4:	d066      	beq.n	8000994 <HAL_GPIO_Init+0x198>
 80008c6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80008ca:	42a8      	cmp	r0, r5
 80008cc:	d064      	beq.n	8000998 <HAL_GPIO_Init+0x19c>
 80008ce:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80008d2:	42a8      	cmp	r0, r5
 80008d4:	bf0c      	ite	eq
 80008d6:	2503      	moveq	r5, #3
 80008d8:	2504      	movne	r5, #4
 80008da:	fa05 f50b 	lsl.w	r5, r5, fp
 80008de:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 80008e2:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80008e6:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80008e8:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80008ec:	bf14      	ite	ne
 80008ee:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80008f0:	43a5      	biceq	r5, r4
 80008f2:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80008f4:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80008f6:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80008fa:	bf14      	ite	ne
 80008fc:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80008fe:	43a5      	biceq	r5, r4
 8000900:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000902:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000904:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8000908:	bf14      	ite	ne
 800090a:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800090c:	43a5      	biceq	r5, r4
 800090e:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000910:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000912:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000916:	bf14      	ite	ne
 8000918:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800091a:	ea25 0404 	biceq.w	r4, r5, r4
 800091e:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000920:	3601      	adds	r6, #1
 8000922:	2e10      	cmp	r6, #16
 8000924:	f47f af73 	bne.w	800080e <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8000928:	b003      	add	sp, #12
 800092a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 800092e:	2d03      	cmp	r5, #3
 8000930:	d022      	beq.n	8000978 <HAL_GPIO_Init+0x17c>
 8000932:	2d11      	cmp	r5, #17
 8000934:	d184      	bne.n	8000840 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000936:	68ca      	ldr	r2, [r1, #12]
 8000938:	3204      	adds	r2, #4
          break;
 800093a:	e781      	b.n	8000840 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 800093c:	4f1a      	ldr	r7, [pc, #104]	; (80009a8 <HAL_GPIO_Init+0x1ac>)
 800093e:	42bd      	cmp	r5, r7
 8000940:	d009      	beq.n	8000956 <HAL_GPIO_Init+0x15a>
 8000942:	d812      	bhi.n	800096a <HAL_GPIO_Init+0x16e>
 8000944:	f8df 906c 	ldr.w	r9, [pc, #108]	; 80009b4 <HAL_GPIO_Init+0x1b8>
 8000948:	454d      	cmp	r5, r9
 800094a:	d004      	beq.n	8000956 <HAL_GPIO_Init+0x15a>
 800094c:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000950:	454d      	cmp	r5, r9
 8000952:	f47f af75 	bne.w	8000840 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000956:	688a      	ldr	r2, [r1, #8]
 8000958:	b1c2      	cbz	r2, 800098c <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800095a:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 800095c:	bf0c      	ite	eq
 800095e:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000962:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000966:	2208      	movs	r2, #8
 8000968:	e76a      	b.n	8000840 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 800096a:	4575      	cmp	r5, lr
 800096c:	d0f3      	beq.n	8000956 <HAL_GPIO_Init+0x15a>
 800096e:	4565      	cmp	r5, ip
 8000970:	d0f1      	beq.n	8000956 <HAL_GPIO_Init+0x15a>
 8000972:	f8df 9044 	ldr.w	r9, [pc, #68]	; 80009b8 <HAL_GPIO_Init+0x1bc>
 8000976:	e7eb      	b.n	8000950 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000978:	2200      	movs	r2, #0
 800097a:	e761      	b.n	8000840 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800097c:	68ca      	ldr	r2, [r1, #12]
          break;
 800097e:	e75f      	b.n	8000840 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000980:	68ca      	ldr	r2, [r1, #12]
 8000982:	3208      	adds	r2, #8
          break;
 8000984:	e75c      	b.n	8000840 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000986:	68ca      	ldr	r2, [r1, #12]
 8000988:	320c      	adds	r2, #12
          break;
 800098a:	e759      	b.n	8000840 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800098c:	2204      	movs	r2, #4
 800098e:	e757      	b.n	8000840 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000990:	2500      	movs	r5, #0
 8000992:	e7a2      	b.n	80008da <HAL_GPIO_Init+0xde>
 8000994:	2501      	movs	r5, #1
 8000996:	e7a0      	b.n	80008da <HAL_GPIO_Init+0xde>
 8000998:	2502      	movs	r5, #2
 800099a:	e79e      	b.n	80008da <HAL_GPIO_Init+0xde>
 800099c:	40010400 	.word	0x40010400
 80009a0:	40021000 	.word	0x40021000
 80009a4:	40010800 	.word	0x40010800
 80009a8:	10210000 	.word	0x10210000
 80009ac:	10310000 	.word	0x10310000
 80009b0:	10320000 	.word	0x10320000
 80009b4:	10110000 	.word	0x10110000
 80009b8:	10220000 	.word	0x10220000

080009bc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80009bc:	b10a      	cbz	r2, 80009c2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80009be:	6101      	str	r1, [r0, #16]
 80009c0:	4770      	bx	lr
 80009c2:	0409      	lsls	r1, r1, #16
 80009c4:	e7fb      	b.n	80009be <HAL_GPIO_WritePin+0x2>

080009c6 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80009c6:	68c3      	ldr	r3, [r0, #12]
 80009c8:	4059      	eors	r1, r3
 80009ca:	60c1      	str	r1, [r0, #12]
 80009cc:	4770      	bx	lr
	...

080009d0 <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80009d0:	b538      	push	{r3, r4, r5, lr}
  uint32_t freqrange = 0U;
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 80009d2:	4604      	mov	r4, r0
 80009d4:	b908      	cbnz	r0, 80009da <HAL_I2C_Init+0xa>
  {
    return HAL_ERROR;
 80009d6:	2001      	movs	r0, #1
 80009d8:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 80009da:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80009de:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80009e2:	b91b      	cbnz	r3, 80009ec <HAL_I2C_Init+0x1c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80009e4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80009e8:	f001 fc72 	bl	80022d0 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80009ec:	2324      	movs	r3, #36	; 0x24

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80009ee:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 80009f0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 80009f4:	6813      	ldr	r3, [r2, #0]
 80009f6:	f023 0301 	bic.w	r3, r3, #1
 80009fa:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80009fc:	f000 fada 	bl	8000fb4 <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000a00:	6863      	ldr	r3, [r4, #4]
 8000a02:	4a2f      	ldr	r2, [pc, #188]	; (8000ac0 <HAL_I2C_Init+0xf0>)
 8000a04:	4293      	cmp	r3, r2
 8000a06:	d830      	bhi.n	8000a6a <HAL_I2C_Init+0x9a>
 8000a08:	4a2e      	ldr	r2, [pc, #184]	; (8000ac4 <HAL_I2C_Init+0xf4>)
 8000a0a:	4290      	cmp	r0, r2
 8000a0c:	d9e3      	bls.n	80009d6 <HAL_I2C_Init+0x6>
  {
    return HAL_ERROR;
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000a0e:	4a2e      	ldr	r2, [pc, #184]	; (8000ac8 <HAL_I2C_Init+0xf8>)

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8000a10:	6821      	ldr	r1, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8000a12:	fbb0 f2f2 	udiv	r2, r0, r2
  hi2c->Instance->CR2 = freqrange;
 8000a16:	604a      	str	r2, [r1, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000a18:	3201      	adds	r2, #1
 8000a1a:	620a      	str	r2, [r1, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000a1c:	4a28      	ldr	r2, [pc, #160]	; (8000ac0 <HAL_I2C_Init+0xf0>)
 8000a1e:	3801      	subs	r0, #1
 8000a20:	4293      	cmp	r3, r2
 8000a22:	d832      	bhi.n	8000a8a <HAL_I2C_Init+0xba>
 8000a24:	005b      	lsls	r3, r3, #1
 8000a26:	fbb0 f0f3 	udiv	r0, r0, r3
 8000a2a:	1c43      	adds	r3, r0, #1
 8000a2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000a30:	2b04      	cmp	r3, #4
 8000a32:	bf38      	it	cc
 8000a34:	2304      	movcc	r3, #4
 8000a36:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000a38:	6a22      	ldr	r2, [r4, #32]
 8000a3a:	69e3      	ldr	r3, [r4, #28]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000a3c:	2000      	movs	r0, #0
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000a3e:	4313      	orrs	r3, r2
 8000a40:	600b      	str	r3, [r1, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8000a42:	68e2      	ldr	r2, [r4, #12]
 8000a44:	6923      	ldr	r3, [r4, #16]
 8000a46:	4313      	orrs	r3, r2
 8000a48:	608b      	str	r3, [r1, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8000a4a:	69a2      	ldr	r2, [r4, #24]
 8000a4c:	6963      	ldr	r3, [r4, #20]
 8000a4e:	4313      	orrs	r3, r2
 8000a50:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 8000a52:	680b      	ldr	r3, [r1, #0]
 8000a54:	f043 0301 	orr.w	r3, r3, #1
 8000a58:	600b      	str	r3, [r1, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8000a5a:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000a5c:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000a5e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000a62:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000a64:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
 8000a68:	bd38      	pop	{r3, r4, r5, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000a6a:	4a18      	ldr	r2, [pc, #96]	; (8000acc <HAL_I2C_Init+0xfc>)
 8000a6c:	4290      	cmp	r0, r2
 8000a6e:	d9b2      	bls.n	80009d6 <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 8000a70:	4d15      	ldr	r5, [pc, #84]	; (8000ac8 <HAL_I2C_Init+0xf8>)
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000a72:	f44f 7296 	mov.w	r2, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 8000a76:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->CR2 = freqrange;
 8000a7a:	6821      	ldr	r1, [r4, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000a7c:	436a      	muls	r2, r5
  hi2c->Instance->CR2 = freqrange;
 8000a7e:	604d      	str	r5, [r1, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000a80:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8000a84:	fbb2 f2f5 	udiv	r2, r2, r5
 8000a88:	e7c6      	b.n	8000a18 <HAL_I2C_Init+0x48>
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000a8a:	68a2      	ldr	r2, [r4, #8]
 8000a8c:	b952      	cbnz	r2, 8000aa4 <HAL_I2C_Init+0xd4>
 8000a8e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000a92:	fbb0 f0f3 	udiv	r0, r0, r3
 8000a96:	1c43      	adds	r3, r0, #1
 8000a98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000a9c:	b16b      	cbz	r3, 8000aba <HAL_I2C_Init+0xea>
 8000a9e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000aa2:	e7c8      	b.n	8000a36 <HAL_I2C_Init+0x66>
 8000aa4:	2219      	movs	r2, #25
 8000aa6:	4353      	muls	r3, r2
 8000aa8:	fbb0 f0f3 	udiv	r0, r0, r3
 8000aac:	1c43      	adds	r3, r0, #1
 8000aae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000ab2:	b113      	cbz	r3, 8000aba <HAL_I2C_Init+0xea>
 8000ab4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000ab8:	e7bd      	b.n	8000a36 <HAL_I2C_Init+0x66>
 8000aba:	2301      	movs	r3, #1
 8000abc:	e7bb      	b.n	8000a36 <HAL_I2C_Init+0x66>
 8000abe:	bf00      	nop
 8000ac0:	000186a0 	.word	0x000186a0
 8000ac4:	001e847f 	.word	0x001e847f
 8000ac8:	000f4240 	.word	0x000f4240
 8000acc:	003d08ff 	.word	0x003d08ff

08000ad0 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ad0:	6803      	ldr	r3, [r0, #0]
{
 8000ad2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ad6:	07db      	lsls	r3, r3, #31
{
 8000ad8:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ada:	d410      	bmi.n	8000afe <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000adc:	682b      	ldr	r3, [r5, #0]
 8000ade:	079f      	lsls	r7, r3, #30
 8000ae0:	d45e      	bmi.n	8000ba0 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ae2:	682b      	ldr	r3, [r5, #0]
 8000ae4:	0719      	lsls	r1, r3, #28
 8000ae6:	f100 8095 	bmi.w	8000c14 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000aea:	682b      	ldr	r3, [r5, #0]
 8000aec:	075a      	lsls	r2, r3, #29
 8000aee:	f100 80bf 	bmi.w	8000c70 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000af2:	69ea      	ldr	r2, [r5, #28]
 8000af4:	2a00      	cmp	r2, #0
 8000af6:	f040 812d 	bne.w	8000d54 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000afa:	2000      	movs	r0, #0
 8000afc:	e014      	b.n	8000b28 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000afe:	4c90      	ldr	r4, [pc, #576]	; (8000d40 <HAL_RCC_OscConfig+0x270>)
 8000b00:	6863      	ldr	r3, [r4, #4]
 8000b02:	f003 030c 	and.w	r3, r3, #12
 8000b06:	2b04      	cmp	r3, #4
 8000b08:	d007      	beq.n	8000b1a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b0a:	6863      	ldr	r3, [r4, #4]
 8000b0c:	f003 030c 	and.w	r3, r3, #12
 8000b10:	2b08      	cmp	r3, #8
 8000b12:	d10c      	bne.n	8000b2e <HAL_RCC_OscConfig+0x5e>
 8000b14:	6863      	ldr	r3, [r4, #4]
 8000b16:	03de      	lsls	r6, r3, #15
 8000b18:	d509      	bpl.n	8000b2e <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b1a:	6823      	ldr	r3, [r4, #0]
 8000b1c:	039c      	lsls	r4, r3, #14
 8000b1e:	d5dd      	bpl.n	8000adc <HAL_RCC_OscConfig+0xc>
 8000b20:	686b      	ldr	r3, [r5, #4]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d1da      	bne.n	8000adc <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000b26:	2001      	movs	r0, #1
}
 8000b28:	b002      	add	sp, #8
 8000b2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b2e:	686b      	ldr	r3, [r5, #4]
 8000b30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b34:	d110      	bne.n	8000b58 <HAL_RCC_OscConfig+0x88>
 8000b36:	6823      	ldr	r3, [r4, #0]
 8000b38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b3c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000b3e:	f7ff fb47 	bl	80001d0 <HAL_GetTick>
 8000b42:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b44:	6823      	ldr	r3, [r4, #0]
 8000b46:	0398      	lsls	r0, r3, #14
 8000b48:	d4c8      	bmi.n	8000adc <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b4a:	f7ff fb41 	bl	80001d0 <HAL_GetTick>
 8000b4e:	1b80      	subs	r0, r0, r6
 8000b50:	2864      	cmp	r0, #100	; 0x64
 8000b52:	d9f7      	bls.n	8000b44 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000b54:	2003      	movs	r0, #3
 8000b56:	e7e7      	b.n	8000b28 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b58:	b99b      	cbnz	r3, 8000b82 <HAL_RCC_OscConfig+0xb2>
 8000b5a:	6823      	ldr	r3, [r4, #0]
 8000b5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b60:	6023      	str	r3, [r4, #0]
 8000b62:	6823      	ldr	r3, [r4, #0]
 8000b64:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b68:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000b6a:	f7ff fb31 	bl	80001d0 <HAL_GetTick>
 8000b6e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b70:	6823      	ldr	r3, [r4, #0]
 8000b72:	0399      	lsls	r1, r3, #14
 8000b74:	d5b2      	bpl.n	8000adc <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b76:	f7ff fb2b 	bl	80001d0 <HAL_GetTick>
 8000b7a:	1b80      	subs	r0, r0, r6
 8000b7c:	2864      	cmp	r0, #100	; 0x64
 8000b7e:	d9f7      	bls.n	8000b70 <HAL_RCC_OscConfig+0xa0>
 8000b80:	e7e8      	b.n	8000b54 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b82:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000b86:	6823      	ldr	r3, [r4, #0]
 8000b88:	d103      	bne.n	8000b92 <HAL_RCC_OscConfig+0xc2>
 8000b8a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b8e:	6023      	str	r3, [r4, #0]
 8000b90:	e7d1      	b.n	8000b36 <HAL_RCC_OscConfig+0x66>
 8000b92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b96:	6023      	str	r3, [r4, #0]
 8000b98:	6823      	ldr	r3, [r4, #0]
 8000b9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b9e:	e7cd      	b.n	8000b3c <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000ba0:	4c67      	ldr	r4, [pc, #412]	; (8000d40 <HAL_RCC_OscConfig+0x270>)
 8000ba2:	6863      	ldr	r3, [r4, #4]
 8000ba4:	f013 0f0c 	tst.w	r3, #12
 8000ba8:	d007      	beq.n	8000bba <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000baa:	6863      	ldr	r3, [r4, #4]
 8000bac:	f003 030c 	and.w	r3, r3, #12
 8000bb0:	2b08      	cmp	r3, #8
 8000bb2:	d110      	bne.n	8000bd6 <HAL_RCC_OscConfig+0x106>
 8000bb4:	6863      	ldr	r3, [r4, #4]
 8000bb6:	03da      	lsls	r2, r3, #15
 8000bb8:	d40d      	bmi.n	8000bd6 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bba:	6823      	ldr	r3, [r4, #0]
 8000bbc:	079b      	lsls	r3, r3, #30
 8000bbe:	d502      	bpl.n	8000bc6 <HAL_RCC_OscConfig+0xf6>
 8000bc0:	692b      	ldr	r3, [r5, #16]
 8000bc2:	2b01      	cmp	r3, #1
 8000bc4:	d1af      	bne.n	8000b26 <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bc6:	6823      	ldr	r3, [r4, #0]
 8000bc8:	696a      	ldr	r2, [r5, #20]
 8000bca:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000bce:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000bd2:	6023      	str	r3, [r4, #0]
 8000bd4:	e785      	b.n	8000ae2 <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000bd6:	692a      	ldr	r2, [r5, #16]
 8000bd8:	4b5a      	ldr	r3, [pc, #360]	; (8000d44 <HAL_RCC_OscConfig+0x274>)
 8000bda:	b16a      	cbz	r2, 8000bf8 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8000bdc:	2201      	movs	r2, #1
 8000bde:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000be0:	f7ff faf6 	bl	80001d0 <HAL_GetTick>
 8000be4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000be6:	6823      	ldr	r3, [r4, #0]
 8000be8:	079f      	lsls	r7, r3, #30
 8000bea:	d4ec      	bmi.n	8000bc6 <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000bec:	f7ff faf0 	bl	80001d0 <HAL_GetTick>
 8000bf0:	1b80      	subs	r0, r0, r6
 8000bf2:	2802      	cmp	r0, #2
 8000bf4:	d9f7      	bls.n	8000be6 <HAL_RCC_OscConfig+0x116>
 8000bf6:	e7ad      	b.n	8000b54 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8000bf8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000bfa:	f7ff fae9 	bl	80001d0 <HAL_GetTick>
 8000bfe:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c00:	6823      	ldr	r3, [r4, #0]
 8000c02:	0798      	lsls	r0, r3, #30
 8000c04:	f57f af6d 	bpl.w	8000ae2 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c08:	f7ff fae2 	bl	80001d0 <HAL_GetTick>
 8000c0c:	1b80      	subs	r0, r0, r6
 8000c0e:	2802      	cmp	r0, #2
 8000c10:	d9f6      	bls.n	8000c00 <HAL_RCC_OscConfig+0x130>
 8000c12:	e79f      	b.n	8000b54 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c14:	69aa      	ldr	r2, [r5, #24]
 8000c16:	4c4a      	ldr	r4, [pc, #296]	; (8000d40 <HAL_RCC_OscConfig+0x270>)
 8000c18:	4b4b      	ldr	r3, [pc, #300]	; (8000d48 <HAL_RCC_OscConfig+0x278>)
 8000c1a:	b1da      	cbz	r2, 8000c54 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000c20:	f7ff fad6 	bl	80001d0 <HAL_GetTick>
 8000c24:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000c28:	079b      	lsls	r3, r3, #30
 8000c2a:	d50d      	bpl.n	8000c48 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000c2c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000c30:	4b46      	ldr	r3, [pc, #280]	; (8000d4c <HAL_RCC_OscConfig+0x27c>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c38:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8000c3a:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8000c3c:	9b01      	ldr	r3, [sp, #4]
 8000c3e:	1e5a      	subs	r2, r3, #1
 8000c40:	9201      	str	r2, [sp, #4]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d1f9      	bne.n	8000c3a <HAL_RCC_OscConfig+0x16a>
 8000c46:	e750      	b.n	8000aea <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c48:	f7ff fac2 	bl	80001d0 <HAL_GetTick>
 8000c4c:	1b80      	subs	r0, r0, r6
 8000c4e:	2802      	cmp	r0, #2
 8000c50:	d9e9      	bls.n	8000c26 <HAL_RCC_OscConfig+0x156>
 8000c52:	e77f      	b.n	8000b54 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8000c54:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000c56:	f7ff fabb 	bl	80001d0 <HAL_GetTick>
 8000c5a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000c5e:	079f      	lsls	r7, r3, #30
 8000c60:	f57f af43 	bpl.w	8000aea <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c64:	f7ff fab4 	bl	80001d0 <HAL_GetTick>
 8000c68:	1b80      	subs	r0, r0, r6
 8000c6a:	2802      	cmp	r0, #2
 8000c6c:	d9f6      	bls.n	8000c5c <HAL_RCC_OscConfig+0x18c>
 8000c6e:	e771      	b.n	8000b54 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000c70:	4c33      	ldr	r4, [pc, #204]	; (8000d40 <HAL_RCC_OscConfig+0x270>)
 8000c72:	69e3      	ldr	r3, [r4, #28]
 8000c74:	00d8      	lsls	r0, r3, #3
 8000c76:	d424      	bmi.n	8000cc2 <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8000c78:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000c7a:	69e3      	ldr	r3, [r4, #28]
 8000c7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c80:	61e3      	str	r3, [r4, #28]
 8000c82:	69e3      	ldr	r3, [r4, #28]
 8000c84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c88:	9300      	str	r3, [sp, #0]
 8000c8a:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c8c:	4e30      	ldr	r6, [pc, #192]	; (8000d50 <HAL_RCC_OscConfig+0x280>)
 8000c8e:	6833      	ldr	r3, [r6, #0]
 8000c90:	05d9      	lsls	r1, r3, #23
 8000c92:	d518      	bpl.n	8000cc6 <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c94:	68eb      	ldr	r3, [r5, #12]
 8000c96:	2b01      	cmp	r3, #1
 8000c98:	d126      	bne.n	8000ce8 <HAL_RCC_OscConfig+0x218>
 8000c9a:	6a23      	ldr	r3, [r4, #32]
 8000c9c:	f043 0301 	orr.w	r3, r3, #1
 8000ca0:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000ca2:	f7ff fa95 	bl	80001d0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ca6:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000caa:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000cac:	6a23      	ldr	r3, [r4, #32]
 8000cae:	079b      	lsls	r3, r3, #30
 8000cb0:	d53f      	bpl.n	8000d32 <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8000cb2:	2f00      	cmp	r7, #0
 8000cb4:	f43f af1d 	beq.w	8000af2 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000cb8:	69e3      	ldr	r3, [r4, #28]
 8000cba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000cbe:	61e3      	str	r3, [r4, #28]
 8000cc0:	e717      	b.n	8000af2 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8000cc2:	2700      	movs	r7, #0
 8000cc4:	e7e2      	b.n	8000c8c <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000cc6:	6833      	ldr	r3, [r6, #0]
 8000cc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ccc:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000cce:	f7ff fa7f 	bl	80001d0 <HAL_GetTick>
 8000cd2:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cd4:	6833      	ldr	r3, [r6, #0]
 8000cd6:	05da      	lsls	r2, r3, #23
 8000cd8:	d4dc      	bmi.n	8000c94 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000cda:	f7ff fa79 	bl	80001d0 <HAL_GetTick>
 8000cde:	eba0 0008 	sub.w	r0, r0, r8
 8000ce2:	2864      	cmp	r0, #100	; 0x64
 8000ce4:	d9f6      	bls.n	8000cd4 <HAL_RCC_OscConfig+0x204>
 8000ce6:	e735      	b.n	8000b54 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ce8:	b9ab      	cbnz	r3, 8000d16 <HAL_RCC_OscConfig+0x246>
 8000cea:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000cec:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cf0:	f023 0301 	bic.w	r3, r3, #1
 8000cf4:	6223      	str	r3, [r4, #32]
 8000cf6:	6a23      	ldr	r3, [r4, #32]
 8000cf8:	f023 0304 	bic.w	r3, r3, #4
 8000cfc:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000cfe:	f7ff fa67 	bl	80001d0 <HAL_GetTick>
 8000d02:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000d04:	6a23      	ldr	r3, [r4, #32]
 8000d06:	0798      	lsls	r0, r3, #30
 8000d08:	d5d3      	bpl.n	8000cb2 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d0a:	f7ff fa61 	bl	80001d0 <HAL_GetTick>
 8000d0e:	1b80      	subs	r0, r0, r6
 8000d10:	4540      	cmp	r0, r8
 8000d12:	d9f7      	bls.n	8000d04 <HAL_RCC_OscConfig+0x234>
 8000d14:	e71e      	b.n	8000b54 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d16:	2b05      	cmp	r3, #5
 8000d18:	6a23      	ldr	r3, [r4, #32]
 8000d1a:	d103      	bne.n	8000d24 <HAL_RCC_OscConfig+0x254>
 8000d1c:	f043 0304 	orr.w	r3, r3, #4
 8000d20:	6223      	str	r3, [r4, #32]
 8000d22:	e7ba      	b.n	8000c9a <HAL_RCC_OscConfig+0x1ca>
 8000d24:	f023 0301 	bic.w	r3, r3, #1
 8000d28:	6223      	str	r3, [r4, #32]
 8000d2a:	6a23      	ldr	r3, [r4, #32]
 8000d2c:	f023 0304 	bic.w	r3, r3, #4
 8000d30:	e7b6      	b.n	8000ca0 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d32:	f7ff fa4d 	bl	80001d0 <HAL_GetTick>
 8000d36:	eba0 0008 	sub.w	r0, r0, r8
 8000d3a:	42b0      	cmp	r0, r6
 8000d3c:	d9b6      	bls.n	8000cac <HAL_RCC_OscConfig+0x1dc>
 8000d3e:	e709      	b.n	8000b54 <HAL_RCC_OscConfig+0x84>
 8000d40:	40021000 	.word	0x40021000
 8000d44:	42420000 	.word	0x42420000
 8000d48:	42420480 	.word	0x42420480
 8000d4c:	20000008 	.word	0x20000008
 8000d50:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000d54:	4c22      	ldr	r4, [pc, #136]	; (8000de0 <HAL_RCC_OscConfig+0x310>)
 8000d56:	6863      	ldr	r3, [r4, #4]
 8000d58:	f003 030c 	and.w	r3, r3, #12
 8000d5c:	2b08      	cmp	r3, #8
 8000d5e:	f43f aee2 	beq.w	8000b26 <HAL_RCC_OscConfig+0x56>
 8000d62:	2300      	movs	r3, #0
 8000d64:	4e1f      	ldr	r6, [pc, #124]	; (8000de4 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d66:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000d68:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d6a:	d12b      	bne.n	8000dc4 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8000d6c:	f7ff fa30 	bl	80001d0 <HAL_GetTick>
 8000d70:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d72:	6823      	ldr	r3, [r4, #0]
 8000d74:	0199      	lsls	r1, r3, #6
 8000d76:	d41f      	bmi.n	8000db8 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000d78:	6a2b      	ldr	r3, [r5, #32]
 8000d7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d7e:	d105      	bne.n	8000d8c <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000d80:	6862      	ldr	r2, [r4, #4]
 8000d82:	68a9      	ldr	r1, [r5, #8]
 8000d84:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000d88:	430a      	orrs	r2, r1
 8000d8a:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d8c:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000d8e:	6862      	ldr	r2, [r4, #4]
 8000d90:	430b      	orrs	r3, r1
 8000d92:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000d96:	4313      	orrs	r3, r2
 8000d98:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000d9e:	f7ff fa17 	bl	80001d0 <HAL_GetTick>
 8000da2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000da4:	6823      	ldr	r3, [r4, #0]
 8000da6:	019a      	lsls	r2, r3, #6
 8000da8:	f53f aea7 	bmi.w	8000afa <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000dac:	f7ff fa10 	bl	80001d0 <HAL_GetTick>
 8000db0:	1b40      	subs	r0, r0, r5
 8000db2:	2802      	cmp	r0, #2
 8000db4:	d9f6      	bls.n	8000da4 <HAL_RCC_OscConfig+0x2d4>
 8000db6:	e6cd      	b.n	8000b54 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000db8:	f7ff fa0a 	bl	80001d0 <HAL_GetTick>
 8000dbc:	1bc0      	subs	r0, r0, r7
 8000dbe:	2802      	cmp	r0, #2
 8000dc0:	d9d7      	bls.n	8000d72 <HAL_RCC_OscConfig+0x2a2>
 8000dc2:	e6c7      	b.n	8000b54 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000dc4:	f7ff fa04 	bl	80001d0 <HAL_GetTick>
 8000dc8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000dca:	6823      	ldr	r3, [r4, #0]
 8000dcc:	019b      	lsls	r3, r3, #6
 8000dce:	f57f ae94 	bpl.w	8000afa <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000dd2:	f7ff f9fd 	bl	80001d0 <HAL_GetTick>
 8000dd6:	1b40      	subs	r0, r0, r5
 8000dd8:	2802      	cmp	r0, #2
 8000dda:	d9f6      	bls.n	8000dca <HAL_RCC_OscConfig+0x2fa>
 8000ddc:	e6ba      	b.n	8000b54 <HAL_RCC_OscConfig+0x84>
 8000dde:	bf00      	nop
 8000de0:	40021000 	.word	0x40021000
 8000de4:	42420060 	.word	0x42420060

08000de8 <HAL_RCC_GetSysClockFreq>:
{
 8000de8:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000dea:	4b19      	ldr	r3, [pc, #100]	; (8000e50 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000dec:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000dee:	ac02      	add	r4, sp, #8
 8000df0:	f103 0510 	add.w	r5, r3, #16
 8000df4:	4622      	mov	r2, r4
 8000df6:	6818      	ldr	r0, [r3, #0]
 8000df8:	6859      	ldr	r1, [r3, #4]
 8000dfa:	3308      	adds	r3, #8
 8000dfc:	c203      	stmia	r2!, {r0, r1}
 8000dfe:	42ab      	cmp	r3, r5
 8000e00:	4614      	mov	r4, r2
 8000e02:	d1f7      	bne.n	8000df4 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000e04:	2301      	movs	r3, #1
 8000e06:	f88d 3004 	strb.w	r3, [sp, #4]
 8000e0a:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8000e0c:	4911      	ldr	r1, [pc, #68]	; (8000e54 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000e0e:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8000e12:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000e14:	f003 020c 	and.w	r2, r3, #12
 8000e18:	2a08      	cmp	r2, #8
 8000e1a:	d117      	bne.n	8000e4c <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000e1c:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000e20:	a806      	add	r0, sp, #24
 8000e22:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000e24:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000e26:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000e2a:	d50c      	bpl.n	8000e46 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000e2c:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000e2e:	480a      	ldr	r0, [pc, #40]	; (8000e58 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000e30:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000e34:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000e36:	aa06      	add	r2, sp, #24
 8000e38:	4413      	add	r3, r2
 8000e3a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000e3e:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8000e42:	b007      	add	sp, #28
 8000e44:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000e46:	4805      	ldr	r0, [pc, #20]	; (8000e5c <HAL_RCC_GetSysClockFreq+0x74>)
 8000e48:	4350      	muls	r0, r2
 8000e4a:	e7fa      	b.n	8000e42 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8000e4c:	4802      	ldr	r0, [pc, #8]	; (8000e58 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8000e4e:	e7f8      	b.n	8000e42 <HAL_RCC_GetSysClockFreq+0x5a>
 8000e50:	08002680 	.word	0x08002680
 8000e54:	40021000 	.word	0x40021000
 8000e58:	007a1200 	.word	0x007a1200
 8000e5c:	003d0900 	.word	0x003d0900

08000e60 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000e60:	4a4d      	ldr	r2, [pc, #308]	; (8000f98 <HAL_RCC_ClockConfig+0x138>)
{
 8000e62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000e66:	6813      	ldr	r3, [r2, #0]
{
 8000e68:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000e6a:	f003 0307 	and.w	r3, r3, #7
 8000e6e:	428b      	cmp	r3, r1
{
 8000e70:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000e72:	d328      	bcc.n	8000ec6 <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000e74:	682a      	ldr	r2, [r5, #0]
 8000e76:	0791      	lsls	r1, r2, #30
 8000e78:	d432      	bmi.n	8000ee0 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000e7a:	07d2      	lsls	r2, r2, #31
 8000e7c:	d438      	bmi.n	8000ef0 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000e7e:	4a46      	ldr	r2, [pc, #280]	; (8000f98 <HAL_RCC_ClockConfig+0x138>)
 8000e80:	6813      	ldr	r3, [r2, #0]
 8000e82:	f003 0307 	and.w	r3, r3, #7
 8000e86:	429e      	cmp	r6, r3
 8000e88:	d373      	bcc.n	8000f72 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e8a:	682a      	ldr	r2, [r5, #0]
 8000e8c:	4c43      	ldr	r4, [pc, #268]	; (8000f9c <HAL_RCC_ClockConfig+0x13c>)
 8000e8e:	f012 0f04 	tst.w	r2, #4
 8000e92:	d179      	bne.n	8000f88 <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e94:	0713      	lsls	r3, r2, #28
 8000e96:	d506      	bpl.n	8000ea6 <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000e98:	6863      	ldr	r3, [r4, #4]
 8000e9a:	692a      	ldr	r2, [r5, #16]
 8000e9c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000ea0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000ea4:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000ea6:	f7ff ff9f 	bl	8000de8 <HAL_RCC_GetSysClockFreq>
 8000eaa:	6863      	ldr	r3, [r4, #4]
 8000eac:	4a3c      	ldr	r2, [pc, #240]	; (8000fa0 <HAL_RCC_ClockConfig+0x140>)
 8000eae:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000eb2:	5cd3      	ldrb	r3, [r2, r3]
 8000eb4:	40d8      	lsrs	r0, r3
 8000eb6:	4b3b      	ldr	r3, [pc, #236]	; (8000fa4 <HAL_RCC_ClockConfig+0x144>)
 8000eb8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000eba:	2000      	movs	r0, #0
 8000ebc:	f7ff f946 	bl	800014c <HAL_InitTick>
  return HAL_OK;
 8000ec0:	2000      	movs	r0, #0
}
 8000ec2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ec6:	6813      	ldr	r3, [r2, #0]
 8000ec8:	f023 0307 	bic.w	r3, r3, #7
 8000ecc:	430b      	orrs	r3, r1
 8000ece:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000ed0:	6813      	ldr	r3, [r2, #0]
 8000ed2:	f003 0307 	and.w	r3, r3, #7
 8000ed6:	4299      	cmp	r1, r3
 8000ed8:	d0cc      	beq.n	8000e74 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8000eda:	2001      	movs	r0, #1
 8000edc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ee0:	492e      	ldr	r1, [pc, #184]	; (8000f9c <HAL_RCC_ClockConfig+0x13c>)
 8000ee2:	68a8      	ldr	r0, [r5, #8]
 8000ee4:	684b      	ldr	r3, [r1, #4]
 8000ee6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000eea:	4303      	orrs	r3, r0
 8000eec:	604b      	str	r3, [r1, #4]
 8000eee:	e7c4      	b.n	8000e7a <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ef0:	686a      	ldr	r2, [r5, #4]
 8000ef2:	4c2a      	ldr	r4, [pc, #168]	; (8000f9c <HAL_RCC_ClockConfig+0x13c>)
 8000ef4:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ef6:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ef8:	d11c      	bne.n	8000f34 <HAL_RCC_ClockConfig+0xd4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000efa:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000efe:	d0ec      	beq.n	8000eda <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000f00:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f02:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000f06:	f023 0303 	bic.w	r3, r3, #3
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8000f0e:	f7ff f95f 	bl	80001d0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f12:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000f14:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f16:	2b01      	cmp	r3, #1
 8000f18:	d114      	bne.n	8000f44 <HAL_RCC_ClockConfig+0xe4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f1a:	6863      	ldr	r3, [r4, #4]
 8000f1c:	f003 030c 	and.w	r3, r3, #12
 8000f20:	2b04      	cmp	r3, #4
 8000f22:	d0ac      	beq.n	8000e7e <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f24:	f7ff f954 	bl	80001d0 <HAL_GetTick>
 8000f28:	1bc0      	subs	r0, r0, r7
 8000f2a:	4540      	cmp	r0, r8
 8000f2c:	d9f5      	bls.n	8000f1a <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 8000f2e:	2003      	movs	r0, #3
 8000f30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f34:	2a02      	cmp	r2, #2
 8000f36:	d102      	bne.n	8000f3e <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f38:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000f3c:	e7df      	b.n	8000efe <HAL_RCC_ClockConfig+0x9e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f3e:	f013 0f02 	tst.w	r3, #2
 8000f42:	e7dc      	b.n	8000efe <HAL_RCC_ClockConfig+0x9e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f44:	2b02      	cmp	r3, #2
 8000f46:	d10f      	bne.n	8000f68 <HAL_RCC_ClockConfig+0x108>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f48:	6863      	ldr	r3, [r4, #4]
 8000f4a:	f003 030c 	and.w	r3, r3, #12
 8000f4e:	2b08      	cmp	r3, #8
 8000f50:	d095      	beq.n	8000e7e <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f52:	f7ff f93d 	bl	80001d0 <HAL_GetTick>
 8000f56:	1bc0      	subs	r0, r0, r7
 8000f58:	4540      	cmp	r0, r8
 8000f5a:	d9f5      	bls.n	8000f48 <HAL_RCC_ClockConfig+0xe8>
 8000f5c:	e7e7      	b.n	8000f2e <HAL_RCC_ClockConfig+0xce>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f5e:	f7ff f937 	bl	80001d0 <HAL_GetTick>
 8000f62:	1bc0      	subs	r0, r0, r7
 8000f64:	4540      	cmp	r0, r8
 8000f66:	d8e2      	bhi.n	8000f2e <HAL_RCC_ClockConfig+0xce>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f68:	6863      	ldr	r3, [r4, #4]
 8000f6a:	f013 0f0c 	tst.w	r3, #12
 8000f6e:	d1f6      	bne.n	8000f5e <HAL_RCC_ClockConfig+0xfe>
 8000f70:	e785      	b.n	8000e7e <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f72:	6813      	ldr	r3, [r2, #0]
 8000f74:	f023 0307 	bic.w	r3, r3, #7
 8000f78:	4333      	orrs	r3, r6
 8000f7a:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000f7c:	6813      	ldr	r3, [r2, #0]
 8000f7e:	f003 0307 	and.w	r3, r3, #7
 8000f82:	429e      	cmp	r6, r3
 8000f84:	d1a9      	bne.n	8000eda <HAL_RCC_ClockConfig+0x7a>
 8000f86:	e780      	b.n	8000e8a <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000f88:	6863      	ldr	r3, [r4, #4]
 8000f8a:	68e9      	ldr	r1, [r5, #12]
 8000f8c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000f90:	430b      	orrs	r3, r1
 8000f92:	6063      	str	r3, [r4, #4]
 8000f94:	e77e      	b.n	8000e94 <HAL_RCC_ClockConfig+0x34>
 8000f96:	bf00      	nop
 8000f98:	40022000 	.word	0x40022000
 8000f9c:	40021000 	.word	0x40021000
 8000fa0:	08002690 	.word	0x08002690
 8000fa4:	20000008 	.word	0x20000008

08000fa8 <HAL_RCC_GetHCLKFreq>:
}
 8000fa8:	4b01      	ldr	r3, [pc, #4]	; (8000fb0 <HAL_RCC_GetHCLKFreq+0x8>)
 8000faa:	6818      	ldr	r0, [r3, #0]
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	20000008 	.word	0x20000008

08000fb4 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000fb4:	4b04      	ldr	r3, [pc, #16]	; (8000fc8 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000fb6:	4a05      	ldr	r2, [pc, #20]	; (8000fcc <HAL_RCC_GetPCLK1Freq+0x18>)
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8000fbe:	5cd3      	ldrb	r3, [r2, r3]
 8000fc0:	4a03      	ldr	r2, [pc, #12]	; (8000fd0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000fc2:	6810      	ldr	r0, [r2, #0]
}    
 8000fc4:	40d8      	lsrs	r0, r3
 8000fc6:	4770      	bx	lr
 8000fc8:	40021000 	.word	0x40021000
 8000fcc:	080026a0 	.word	0x080026a0
 8000fd0:	20000008 	.word	0x20000008

08000fd4 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000fd4:	4b04      	ldr	r3, [pc, #16]	; (8000fe8 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000fd6:	4a05      	ldr	r2, [pc, #20]	; (8000fec <HAL_RCC_GetPCLK2Freq+0x18>)
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8000fde:	5cd3      	ldrb	r3, [r2, r3]
 8000fe0:	4a03      	ldr	r2, [pc, #12]	; (8000ff0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000fe2:	6810      	ldr	r0, [r2, #0]
} 
 8000fe4:	40d8      	lsrs	r0, r3
 8000fe6:	4770      	bx	lr
 8000fe8:	40021000 	.word	0x40021000
 8000fec:	080026a0 	.word	0x080026a0
 8000ff0:	20000008 	.word	0x20000008

08000ff4 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000ff4:	6803      	ldr	r3, [r0, #0]
{
 8000ff6:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000ffa:	07d9      	lsls	r1, r3, #31
{
 8000ffc:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000ffe:	d520      	bpl.n	8001042 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001000:	4c35      	ldr	r4, [pc, #212]	; (80010d8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001002:	69e3      	ldr	r3, [r4, #28]
 8001004:	00da      	lsls	r2, r3, #3
 8001006:	d432      	bmi.n	800106e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8001008:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 800100a:	69e3      	ldr	r3, [r4, #28]
 800100c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001010:	61e3      	str	r3, [r4, #28]
 8001012:	69e3      	ldr	r3, [r4, #28]
 8001014:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001018:	9301      	str	r3, [sp, #4]
 800101a:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800101c:	4e2f      	ldr	r6, [pc, #188]	; (80010dc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800101e:	6833      	ldr	r3, [r6, #0]
 8001020:	05db      	lsls	r3, r3, #23
 8001022:	d526      	bpl.n	8001072 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001024:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001026:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800102a:	d136      	bne.n	800109a <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800102c:	6a23      	ldr	r3, [r4, #32]
 800102e:	686a      	ldr	r2, [r5, #4]
 8001030:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001034:	4313      	orrs	r3, r2
 8001036:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001038:	b11f      	cbz	r7, 8001042 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800103a:	69e3      	ldr	r3, [r4, #28]
 800103c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001040:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001042:	6828      	ldr	r0, [r5, #0]
 8001044:	0783      	lsls	r3, r0, #30
 8001046:	d506      	bpl.n	8001056 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001048:	4a23      	ldr	r2, [pc, #140]	; (80010d8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800104a:	68a9      	ldr	r1, [r5, #8]
 800104c:	6853      	ldr	r3, [r2, #4]
 800104e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001052:	430b      	orrs	r3, r1
 8001054:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001056:	f010 0010 	ands.w	r0, r0, #16
 800105a:	d01b      	beq.n	8001094 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800105c:	4a1e      	ldr	r2, [pc, #120]	; (80010d8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800105e:	68e9      	ldr	r1, [r5, #12]
 8001060:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001062:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001064:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001068:	430b      	orrs	r3, r1
 800106a:	6053      	str	r3, [r2, #4]
 800106c:	e012      	b.n	8001094 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 800106e:	2700      	movs	r7, #0
 8001070:	e7d4      	b.n	800101c <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001072:	6833      	ldr	r3, [r6, #0]
 8001074:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001078:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800107a:	f7ff f8a9 	bl	80001d0 <HAL_GetTick>
 800107e:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001080:	6833      	ldr	r3, [r6, #0]
 8001082:	05d8      	lsls	r0, r3, #23
 8001084:	d4ce      	bmi.n	8001024 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001086:	f7ff f8a3 	bl	80001d0 <HAL_GetTick>
 800108a:	eba0 0008 	sub.w	r0, r0, r8
 800108e:	2864      	cmp	r0, #100	; 0x64
 8001090:	d9f6      	bls.n	8001080 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8001092:	2003      	movs	r0, #3
}
 8001094:	b002      	add	sp, #8
 8001096:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800109a:	686a      	ldr	r2, [r5, #4]
 800109c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80010a0:	4293      	cmp	r3, r2
 80010a2:	d0c3      	beq.n	800102c <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 80010a4:	2001      	movs	r0, #1
 80010a6:	4a0e      	ldr	r2, [pc, #56]	; (80010e0 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80010a8:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 80010aa:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80010ac:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80010ae:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80010b2:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 80010b4:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80010b6:	07d9      	lsls	r1, r3, #31
 80010b8:	d5b8      	bpl.n	800102c <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 80010ba:	f7ff f889 	bl	80001d0 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010be:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80010c2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010c4:	6a23      	ldr	r3, [r4, #32]
 80010c6:	079a      	lsls	r2, r3, #30
 80010c8:	d4b0      	bmi.n	800102c <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010ca:	f7ff f881 	bl	80001d0 <HAL_GetTick>
 80010ce:	1b80      	subs	r0, r0, r6
 80010d0:	4540      	cmp	r0, r8
 80010d2:	d9f7      	bls.n	80010c4 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 80010d4:	e7dd      	b.n	8001092 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80010d6:	bf00      	nop
 80010d8:	40021000 	.word	0x40021000
 80010dc:	40007000 	.word	0x40007000
 80010e0:	42420440 	.word	0x42420440

080010e4 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 80010e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80010e8:	4604      	mov	r4, r0
 80010ea:	4688      	mov	r8, r1
 80010ec:	4617      	mov	r7, r2
 80010ee:	461d      	mov	r5, r3
 80010f0:	9e06      	ldr	r6, [sp, #24]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80010f2:	6822      	ldr	r2, [r4, #0]
 80010f4:	6893      	ldr	r3, [r2, #8]
 80010f6:	ea38 0303 	bics.w	r3, r8, r3
 80010fa:	bf0c      	ite	eq
 80010fc:	2301      	moveq	r3, #1
 80010fe:	2300      	movne	r3, #0
 8001100:	429f      	cmp	r7, r3
 8001102:	d102      	bne.n	800110a <SPI_WaitFlagStateUntilTimeout+0x26>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8001104:	2000      	movs	r0, #0
}
 8001106:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 800110a:	1c6b      	adds	r3, r5, #1
 800110c:	d0f2      	beq.n	80010f4 <SPI_WaitFlagStateUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 800110e:	bb55      	cbnz	r5, 8001166 <SPI_WaitFlagStateUntilTimeout+0x82>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001110:	6823      	ldr	r3, [r4, #0]
 8001112:	685a      	ldr	r2, [r3, #4]
 8001114:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001118:	605a      	str	r2, [r3, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800111a:	6862      	ldr	r2, [r4, #4]
 800111c:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8001120:	d10a      	bne.n	8001138 <SPI_WaitFlagStateUntilTimeout+0x54>
 8001122:	68a2      	ldr	r2, [r4, #8]
 8001124:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001128:	d002      	beq.n	8001130 <SPI_WaitFlagStateUntilTimeout+0x4c>
 800112a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800112e:	d103      	bne.n	8001138 <SPI_WaitFlagStateUntilTimeout+0x54>
          __HAL_SPI_DISABLE(hspi);
 8001130:	681a      	ldr	r2, [r3, #0]
 8001132:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001136:	601a      	str	r2, [r3, #0]
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001138:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800113a:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800113e:	d109      	bne.n	8001154 <SPI_WaitFlagStateUntilTimeout+0x70>
          SPI_RESET_CRC(hspi);
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001146:	0412      	lsls	r2, r2, #16
 8001148:	0c12      	lsrs	r2, r2, #16
 800114a:	601a      	str	r2, [r3, #0]
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001152:	601a      	str	r2, [r3, #0]
        hspi->State= HAL_SPI_STATE_READY;
 8001154:	2301      	movs	r3, #1
 8001156:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 800115a:	2300      	movs	r3, #0
 800115c:	2003      	movs	r0, #3
 800115e:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8001162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8001166:	f7ff f833 	bl	80001d0 <HAL_GetTick>
 800116a:	1b80      	subs	r0, r0, r6
 800116c:	4285      	cmp	r5, r0
 800116e:	d8c0      	bhi.n	80010f2 <SPI_WaitFlagStateUntilTimeout+0xe>
 8001170:	e7ce      	b.n	8001110 <SPI_WaitFlagStateUntilTimeout+0x2c>

08001172 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001172:	b513      	push	{r0, r1, r4, lr}
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001174:	460b      	mov	r3, r1
 8001176:	9200      	str	r2, [sp, #0]
 8001178:	2180      	movs	r1, #128	; 0x80
 800117a:	2200      	movs	r2, #0
{
 800117c:	4604      	mov	r4, r0
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800117e:	f7ff ffb1 	bl	80010e4 <SPI_WaitFlagStateUntilTimeout>
 8001182:	b120      	cbz	r0, 800118e <SPI_CheckFlag_BSY+0x1c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 8001184:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001186:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001188:	f043 0320 	orr.w	r3, r3, #32
 800118c:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 800118e:	b002      	add	sp, #8
 8001190:	bd10      	pop	{r4, pc}
	...

08001194 <HAL_SPI_TransmitReceive_IT>:
{
 8001194:	b530      	push	{r4, r5, lr}
 8001196:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8001198:	f890 0050 	ldrb.w	r0, [r0, #80]	; 0x50
 800119c:	2801      	cmp	r0, #1
 800119e:	d046      	beq.n	800122e <HAL_SPI_TransmitReceive_IT+0x9a>
 80011a0:	2001      	movs	r0, #1
 80011a2:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
  tmp  = hspi->State;
 80011a6:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 80011aa:	b2c0      	uxtb	r0, r0
  if(!((tmp == HAL_SPI_STATE_READY) || \
 80011ac:	2801      	cmp	r0, #1
 80011ae:	d008      	beq.n	80011c2 <HAL_SPI_TransmitReceive_IT+0x2e>
 80011b0:	6865      	ldr	r5, [r4, #4]
 80011b2:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
 80011b6:	d134      	bne.n	8001222 <HAL_SPI_TransmitReceive_IT+0x8e>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 80011b8:	68a5      	ldr	r5, [r4, #8]
 80011ba:	2d00      	cmp	r5, #0
 80011bc:	d131      	bne.n	8001222 <HAL_SPI_TransmitReceive_IT+0x8e>
 80011be:	2804      	cmp	r0, #4
 80011c0:	d12f      	bne.n	8001222 <HAL_SPI_TransmitReceive_IT+0x8e>
  if((pTxData == NULL ) || (pRxData == NULL ) || (Size == 0U))
 80011c2:	2900      	cmp	r1, #0
 80011c4:	d02f      	beq.n	8001226 <HAL_SPI_TransmitReceive_IT+0x92>
 80011c6:	2a00      	cmp	r2, #0
 80011c8:	d02d      	beq.n	8001226 <HAL_SPI_TransmitReceive_IT+0x92>
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d02b      	beq.n	8001226 <HAL_SPI_TransmitReceive_IT+0x92>
  if(hspi->State == HAL_SPI_STATE_READY)
 80011ce:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
  hspi->TxXferSize  = Size;
 80011d2:	86a3      	strh	r3, [r4, #52]	; 0x34
  if(hspi->State == HAL_SPI_STATE_READY)
 80011d4:	2801      	cmp	r0, #1
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80011d6:	bf04      	itt	eq
 80011d8:	2005      	moveq	r0, #5
 80011da:	f884 0051 	strbeq.w	r0, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80011de:	2000      	movs	r0, #0
  hspi->RxXferSize  = Size;
 80011e0:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80011e2:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->TxXferCount = Size;
 80011e4:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxXferCount = Size;
 80011e6:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT )
 80011e8:	68e3      	ldr	r3, [r4, #12]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80011ea:	6321      	str	r1, [r4, #48]	; 0x30
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80011ec:	63a2      	str	r2, [r4, #56]	; 0x38
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT )
 80011ee:	b1a3      	cbz	r3, 800121a <HAL_SPI_TransmitReceive_IT+0x86>
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 80011f0:	4b10      	ldr	r3, [pc, #64]	; (8001234 <HAL_SPI_TransmitReceive_IT+0xa0>)
 80011f2:	6423      	str	r3, [r4, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 80011f4:	4b10      	ldr	r3, [pc, #64]	; (8001238 <HAL_SPI_TransmitReceive_IT+0xa4>)
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 80011f6:	6463      	str	r3, [r4, #68]	; 0x44
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80011f8:	6823      	ldr	r3, [r4, #0]
 80011fa:	685a      	ldr	r2, [r3, #4]
 80011fc:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8001200:	605a      	str	r2, [r3, #4]
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8001202:	6818      	ldr	r0, [r3, #0]
 8001204:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 8001208:	d10f      	bne.n	800122a <HAL_SPI_TransmitReceive_IT+0x96>
    __HAL_SPI_ENABLE(hspi);
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001210:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8001212:	2300      	movs	r3, #0
 8001214:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8001218:	bd30      	pop	{r4, r5, pc}
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800121a:	4b08      	ldr	r3, [pc, #32]	; (800123c <HAL_SPI_TransmitReceive_IT+0xa8>)
 800121c:	6423      	str	r3, [r4, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800121e:	4b08      	ldr	r3, [pc, #32]	; (8001240 <HAL_SPI_TransmitReceive_IT+0xac>)
 8001220:	e7e9      	b.n	80011f6 <HAL_SPI_TransmitReceive_IT+0x62>
    errorcode = HAL_BUSY;
 8001222:	2002      	movs	r0, #2
 8001224:	e7f5      	b.n	8001212 <HAL_SPI_TransmitReceive_IT+0x7e>
    errorcode = HAL_ERROR;
 8001226:	2001      	movs	r0, #1
 8001228:	e7f3      	b.n	8001212 <HAL_SPI_TransmitReceive_IT+0x7e>
  HAL_StatusTypeDef errorcode = HAL_OK;
 800122a:	2000      	movs	r0, #0
 800122c:	e7f1      	b.n	8001212 <HAL_SPI_TransmitReceive_IT+0x7e>
  __HAL_LOCK(hspi);
 800122e:	2002      	movs	r0, #2
}
 8001230:	bd30      	pop	{r4, r5, pc}
 8001232:	bf00      	nop
 8001234:	080014b7 	.word	0x080014b7
 8001238:	08001483 	.word	0x08001483
 800123c:	08001453 	.word	0x08001453
 8001240:	0800141d 	.word	0x0800141d

08001244 <HAL_SPI_Receive_IT>:
{
 8001244:	4613      	mov	r3, r2
  if((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8001246:	6882      	ldr	r2, [r0, #8]
{
 8001248:	b470      	push	{r4, r5, r6}
 800124a:	4604      	mov	r4, r0
 800124c:	460d      	mov	r5, r1
  if((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800124e:	b952      	cbnz	r2, 8001266 <HAL_SPI_Receive_IT+0x22>
 8001250:	6846      	ldr	r6, [r0, #4]
 8001252:	f5b6 7f82 	cmp.w	r6, #260	; 0x104
 8001256:	d106      	bne.n	8001266 <HAL_SPI_Receive_IT+0x22>
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001258:	2204      	movs	r2, #4
}
 800125a:	bc70      	pop	{r4, r5, r6}
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 800125c:	f880 2051 	strb.w	r2, [r0, #81]	; 0x51
     return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8001260:	460a      	mov	r2, r1
 8001262:	f7ff bf97 	b.w	8001194 <HAL_SPI_TransmitReceive_IT>
  __HAL_LOCK(hspi);
 8001266:	f894 1050 	ldrb.w	r1, [r4, #80]	; 0x50
 800126a:	2901      	cmp	r1, #1
 800126c:	d038      	beq.n	80012e0 <HAL_SPI_Receive_IT+0x9c>
 800126e:	2101      	movs	r1, #1
  if(hspi->State != HAL_SPI_STATE_READY)
 8001270:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
  __HAL_LOCK(hspi);
 8001274:	f884 1050 	strb.w	r1, [r4, #80]	; 0x50
  if(hspi->State != HAL_SPI_STATE_READY)
 8001278:	b2c0      	uxtb	r0, r0
 800127a:	4288      	cmp	r0, r1
 800127c:	d12c      	bne.n	80012d8 <HAL_SPI_Receive_IT+0x94>
  if((pData == NULL) || (Size == 0U))
 800127e:	b325      	cbz	r5, 80012ca <HAL_SPI_Receive_IT+0x86>
 8001280:	b31b      	cbz	r3, 80012ca <HAL_SPI_Receive_IT+0x86>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001282:	2104      	movs	r1, #4
 8001284:	f884 1051 	strb.w	r1, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001288:	2100      	movs	r1, #0
  hspi->RxXferSize  = Size;
 800128a:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800128c:	6561      	str	r1, [r4, #84]	; 0x54
  hspi->RxXferCount = Size;
 800128e:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT )
 8001290:	68e3      	ldr	r3, [r4, #12]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001292:	63a5      	str	r5, [r4, #56]	; 0x38
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001294:	6321      	str	r1, [r4, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8001296:	86a1      	strh	r1, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8001298:	86e1      	strh	r1, [r4, #54]	; 0x36
  hspi->TxISR       = NULL;
 800129a:	6461      	str	r1, [r4, #68]	; 0x44
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT )
 800129c:	b1d3      	cbz	r3, 80012d4 <HAL_SPI_Receive_IT+0x90>
    hspi->RxISR = SPI_RxISR_16BIT;
 800129e:	4b11      	ldr	r3, [pc, #68]	; (80012e4 <HAL_SPI_Receive_IT+0xa0>)
    hspi->RxISR = SPI_RxISR_8BIT;
 80012a0:	6423      	str	r3, [r4, #64]	; 0x40
 80012a2:	6823      	ldr	r3, [r4, #0]
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80012a4:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    SPI_1LINE_RX(hspi);
 80012a8:	bf02      	ittt	eq
 80012aa:	681a      	ldreq	r2, [r3, #0]
 80012ac:	f422 4280 	biceq.w	r2, r2, #16384	; 0x4000
 80012b0:	601a      	streq	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80012b2:	685a      	ldr	r2, [r3, #4]
 80012b4:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80012b8:	605a      	str	r2, [r3, #4]
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80012ba:	6818      	ldr	r0, [r3, #0]
 80012bc:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 80012c0:	d10c      	bne.n	80012dc <HAL_SPI_Receive_IT+0x98>
    __HAL_SPI_ENABLE(hspi);
 80012c2:	681a      	ldr	r2, [r3, #0]
 80012c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80012c8:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 80012ca:	2300      	movs	r3, #0
 80012cc:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80012d0:	bc70      	pop	{r4, r5, r6}
 80012d2:	4770      	bx	lr
    hspi->RxISR = SPI_RxISR_8BIT;
 80012d4:	4b04      	ldr	r3, [pc, #16]	; (80012e8 <HAL_SPI_Receive_IT+0xa4>)
 80012d6:	e7e3      	b.n	80012a0 <HAL_SPI_Receive_IT+0x5c>
    errorcode = HAL_BUSY;
 80012d8:	2002      	movs	r0, #2
 80012da:	e7f6      	b.n	80012ca <HAL_SPI_Receive_IT+0x86>
  HAL_StatusTypeDef errorcode = HAL_OK;
 80012dc:	2000      	movs	r0, #0
 80012de:	e7f4      	b.n	80012ca <HAL_SPI_Receive_IT+0x86>
  __HAL_LOCK(hspi);
 80012e0:	2002      	movs	r0, #2
 80012e2:	e7f5      	b.n	80012d0 <HAL_SPI_Receive_IT+0x8c>
 80012e4:	08001363 	.word	0x08001363
 80012e8:	08001343 	.word	0x08001343

080012ec <HAL_SPI_TxRxCpltCallback>:
 80012ec:	4770      	bx	lr

080012ee <HAL_SPI_ErrorCallback>:
 80012ee:	4770      	bx	lr

080012f0 <SPI_CloseRx_ISR>:
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
    /* Disable RXNE and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80012f0:	6803      	ldr	r3, [r0, #0]
{
 80012f2:	b507      	push	{r0, r1, r2, lr}
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80012f4:	685a      	ldr	r2, [r3, #4]
 80012f6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80012fa:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80012fc:	6842      	ldr	r2, [r0, #4]
 80012fe:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8001302:	6882      	ldr	r2, [r0, #8]
 8001304:	d109      	bne.n	800131a <SPI_CloseRx_ISR+0x2a>
 8001306:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800130a:	d002      	beq.n	8001312 <SPI_CloseRx_ISR+0x22>
 800130c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8001310:	d103      	bne.n	800131a <SPI_CloseRx_ISR+0x2a>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8001312:	6819      	ldr	r1, [r3, #0]
 8001314:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8001318:	6019      	str	r1, [r3, #0]
    }

    /* Clear overrun flag in 2 Lines communication mode because received is not read */
    if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800131a:	b92a      	cbnz	r2, 8001328 <SPI_CloseRx_ISR+0x38>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800131c:	9201      	str	r2, [sp, #4]
 800131e:	68da      	ldr	r2, [r3, #12]
 8001320:	9201      	str	r2, [sp, #4]
 8001322:	689b      	ldr	r3, [r3, #8]
 8001324:	9301      	str	r3, [sp, #4]
 8001326:	9b01      	ldr	r3, [sp, #4]
    }
    hspi->State = HAL_SPI_STATE_READY;
 8001328:	2301      	movs	r3, #1
 800132a:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
      }
    }
    else
    {
#endif /* USE_SPI_CRC */
      if(hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800132e:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001330:	b923      	cbnz	r3, 800133c <SPI_CloseRx_ISR+0x4c>
      {
        HAL_SPI_RxCpltCallback(hspi);
 8001332:	f000 fd35 	bl	8001da0 <HAL_SPI_RxCpltCallback>
        HAL_SPI_ErrorCallback(hspi);
      }
#if (USE_SPI_CRC != 0U)
    }
#endif /* USE_SPI_CRC */
}
 8001336:	b003      	add	sp, #12
 8001338:	f85d fb04 	ldr.w	pc, [sp], #4
        HAL_SPI_ErrorCallback(hspi);
 800133c:	f7ff ffd7 	bl	80012ee <HAL_SPI_ErrorCallback>
}
 8001340:	e7f9      	b.n	8001336 <SPI_CloseRx_ISR+0x46>

08001342 <SPI_RxISR_8BIT>:
  *hspi->pRxBuffPtr++ = (*(__IO uint8_t *)&hspi->Instance->DR);
 8001342:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8001344:	1c51      	adds	r1, r2, #1
 8001346:	6381      	str	r1, [r0, #56]	; 0x38
 8001348:	6801      	ldr	r1, [r0, #0]
 800134a:	7b09      	ldrb	r1, [r1, #12]
 800134c:	7011      	strb	r1, [r2, #0]
  hspi->RxXferCount--;
 800134e:	8fc2      	ldrh	r2, [r0, #62]	; 0x3e
 8001350:	3a01      	subs	r2, #1
 8001352:	b292      	uxth	r2, r2
 8001354:	87c2      	strh	r2, [r0, #62]	; 0x3e
  if(hspi->RxXferCount == 0U)
 8001356:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8001358:	b29b      	uxth	r3, r3
 800135a:	b90b      	cbnz	r3, 8001360 <SPI_RxISR_8BIT+0x1e>
    SPI_CloseRx_ISR(hspi);
 800135c:	f7ff bfc8 	b.w	80012f0 <SPI_CloseRx_ISR>
 8001360:	4770      	bx	lr

08001362 <SPI_RxISR_16BIT>:
  *((uint16_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8001362:	6802      	ldr	r2, [r0, #0]
 8001364:	68d1      	ldr	r1, [r2, #12]
 8001366:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8001368:	f822 1b02 	strh.w	r1, [r2], #2
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800136c:	6382      	str	r2, [r0, #56]	; 0x38
  hspi->RxXferCount--;
 800136e:	8fc2      	ldrh	r2, [r0, #62]	; 0x3e
 8001370:	3a01      	subs	r2, #1
 8001372:	b292      	uxth	r2, r2
 8001374:	87c2      	strh	r2, [r0, #62]	; 0x3e
  if(hspi->RxXferCount == 0U)
 8001376:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8001378:	b29b      	uxth	r3, r3
 800137a:	b90b      	cbnz	r3, 8001380 <SPI_RxISR_16BIT+0x1e>
    SPI_CloseRx_ISR(hspi);
 800137c:	f7ff bfb8 	b.w	80012f0 <SPI_CloseRx_ISR>
 8001380:	4770      	bx	lr
	...

08001384 <SPI_CloseRxTx_ISR>:
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8001384:	f645 52c0 	movw	r2, #24000	; 0x5dc0
 8001388:	4b23      	ldr	r3, [pc, #140]	; (8001418 <SPI_CloseRxTx_ISR+0x94>)
{
 800138a:	b513      	push	{r0, r1, r4, lr}
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800138c:	681b      	ldr	r3, [r3, #0]
{
 800138e:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8001390:	fbb3 f2f2 	udiv	r2, r3, r2
 8001394:	2364      	movs	r3, #100	; 0x64
 8001396:	4353      	muls	r3, r2
 8001398:	9300      	str	r3, [sp, #0]
  tickstart = HAL_GetTick();
 800139a:	f7fe ff19 	bl	80001d0 <HAL_GetTick>
 800139e:	4602      	mov	r2, r0
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80013a0:	6823      	ldr	r3, [r4, #0]
 80013a2:	6859      	ldr	r1, [r3, #4]
 80013a4:	f021 0120 	bic.w	r1, r1, #32
 80013a8:	6059      	str	r1, [r3, #4]
    if(count-- == 0U)
 80013aa:	9900      	ldr	r1, [sp, #0]
 80013ac:	1e48      	subs	r0, r1, #1
 80013ae:	9000      	str	r0, [sp, #0]
 80013b0:	bb21      	cbnz	r1, 80013fc <SPI_CloseRxTx_ISR+0x78>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80013b2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80013b4:	f043 0320 	orr.w	r3, r3, #32
 80013b8:	6563      	str	r3, [r4, #84]	; 0x54
  if(SPI_CheckFlag_BSY(hspi, SPI_DEFAULT_TIMEOUT, tickstart)!=HAL_OK)
 80013ba:	2164      	movs	r1, #100	; 0x64
 80013bc:	4620      	mov	r0, r4
 80013be:	f7ff fed8 	bl	8001172 <SPI_CheckFlag_BSY>
 80013c2:	b118      	cbz	r0, 80013cc <SPI_CloseRxTx_ISR+0x48>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80013c4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80013c6:	f043 0320 	orr.w	r3, r3, #32
 80013ca:	6563      	str	r3, [r4, #84]	; 0x54
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80013cc:	68a3      	ldr	r3, [r4, #8]
 80013ce:	b933      	cbnz	r3, 80013de <SPI_CloseRxTx_ISR+0x5a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80013d0:	9301      	str	r3, [sp, #4]
 80013d2:	6823      	ldr	r3, [r4, #0]
 80013d4:	68da      	ldr	r2, [r3, #12]
 80013d6:	9201      	str	r2, [sp, #4]
 80013d8:	689b      	ldr	r3, [r3, #8]
 80013da:	9301      	str	r3, [sp, #4]
 80013dc:	9b01      	ldr	r3, [sp, #4]
    if(hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80013de:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80013e0:	b99b      	cbnz	r3, 800140a <SPI_CloseRxTx_ISR+0x86>
      if(hspi->State == HAL_SPI_STATE_BUSY_RX)
 80013e2:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
        HAL_SPI_RxCpltCallback(hspi);
 80013e6:	4620      	mov	r0, r4
      if(hspi->State == HAL_SPI_STATE_BUSY_RX)
 80013e8:	2b04      	cmp	r3, #4
 80013ea:	f04f 0301 	mov.w	r3, #1
      	hspi->State = HAL_SPI_STATE_READY;
 80013ee:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
      if(hspi->State == HAL_SPI_STATE_BUSY_RX)
 80013f2:	d107      	bne.n	8001404 <SPI_CloseRxTx_ISR+0x80>
        HAL_SPI_RxCpltCallback(hspi);
 80013f4:	f000 fcd4 	bl	8001da0 <HAL_SPI_RxCpltCallback>
}
 80013f8:	b002      	add	sp, #8
 80013fa:	bd10      	pop	{r4, pc}
  while((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 80013fc:	6899      	ldr	r1, [r3, #8]
 80013fe:	0789      	lsls	r1, r1, #30
 8001400:	d5d3      	bpl.n	80013aa <SPI_CloseRxTx_ISR+0x26>
 8001402:	e7da      	b.n	80013ba <SPI_CloseRxTx_ISR+0x36>
        HAL_SPI_TxRxCpltCallback(hspi);
 8001404:	f7ff ff72 	bl	80012ec <HAL_SPI_TxRxCpltCallback>
 8001408:	e7f6      	b.n	80013f8 <SPI_CloseRxTx_ISR+0x74>
      hspi->State = HAL_SPI_STATE_READY;
 800140a:	2301      	movs	r3, #1
      HAL_SPI_ErrorCallback(hspi);
 800140c:	4620      	mov	r0, r4
      hspi->State = HAL_SPI_STATE_READY;
 800140e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 8001412:	f7ff ff6c 	bl	80012ee <HAL_SPI_ErrorCallback>
}
 8001416:	e7ef      	b.n	80013f8 <SPI_CloseRxTx_ISR+0x74>
 8001418:	20000008 	.word	0x20000008

0800141c <SPI_2linesTxISR_8BIT>:
{
 800141c:	b410      	push	{r4}
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 800141e:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8001420:	6801      	ldr	r1, [r0, #0]
 8001422:	1c54      	adds	r4, r2, #1
 8001424:	6304      	str	r4, [r0, #48]	; 0x30
 8001426:	7812      	ldrb	r2, [r2, #0]
 8001428:	730a      	strb	r2, [r1, #12]
  hspi->TxXferCount--;
 800142a:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
 800142c:	3a01      	subs	r2, #1
 800142e:	b292      	uxth	r2, r2
 8001430:	86c2      	strh	r2, [r0, #54]	; 0x36
  if(hspi->TxXferCount == 0U)
 8001432:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
 8001434:	b292      	uxth	r2, r2
 8001436:	b952      	cbnz	r2, 800144e <SPI_2linesTxISR_8BIT+0x32>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8001438:	6801      	ldr	r1, [r0, #0]
 800143a:	684a      	ldr	r2, [r1, #4]
 800143c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001440:	604a      	str	r2, [r1, #4]
    if(hspi->RxXferCount == 0U)
 8001442:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 8001444:	b29b      	uxth	r3, r3
 8001446:	b913      	cbnz	r3, 800144e <SPI_2linesTxISR_8BIT+0x32>
}
 8001448:	bc10      	pop	{r4}
      SPI_CloseRxTx_ISR(hspi);
 800144a:	f7ff bf9b 	b.w	8001384 <SPI_CloseRxTx_ISR>
}
 800144e:	bc10      	pop	{r4}
 8001450:	4770      	bx	lr

08001452 <SPI_2linesRxISR_8BIT>:
  *hspi->pRxBuffPtr++ = *((__IO uint8_t *)&hspi->Instance->DR);
 8001452:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8001454:	1c51      	adds	r1, r2, #1
 8001456:	6381      	str	r1, [r0, #56]	; 0x38
 8001458:	6801      	ldr	r1, [r0, #0]
 800145a:	7b09      	ldrb	r1, [r1, #12]
 800145c:	7011      	strb	r1, [r2, #0]
  hspi->RxXferCount--;
 800145e:	8fc2      	ldrh	r2, [r0, #62]	; 0x3e
 8001460:	3a01      	subs	r2, #1
 8001462:	b292      	uxth	r2, r2
 8001464:	87c2      	strh	r2, [r0, #62]	; 0x3e
  if(hspi->RxXferCount == 0U)
 8001466:	8fc2      	ldrh	r2, [r0, #62]	; 0x3e
 8001468:	b292      	uxth	r2, r2
 800146a:	b94a      	cbnz	r2, 8001480 <SPI_2linesRxISR_8BIT+0x2e>
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800146c:	6801      	ldr	r1, [r0, #0]
 800146e:	684a      	ldr	r2, [r1, #4]
 8001470:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001474:	604a      	str	r2, [r1, #4]
    if(hspi->TxXferCount == 0U)
 8001476:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 8001478:	b29b      	uxth	r3, r3
 800147a:	b90b      	cbnz	r3, 8001480 <SPI_2linesRxISR_8BIT+0x2e>
      SPI_CloseRxTx_ISR(hspi);
 800147c:	f7ff bf82 	b.w	8001384 <SPI_CloseRxTx_ISR>
 8001480:	4770      	bx	lr

08001482 <SPI_2linesTxISR_16BIT>:
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001482:	6b02      	ldr	r2, [r0, #48]	; 0x30
{
 8001484:	b410      	push	{r4}
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001486:	6801      	ldr	r1, [r0, #0]
 8001488:	f832 4b02 	ldrh.w	r4, [r2], #2
 800148c:	60cc      	str	r4, [r1, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800148e:	6302      	str	r2, [r0, #48]	; 0x30
  hspi->TxXferCount--;
 8001490:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
 8001492:	3a01      	subs	r2, #1
 8001494:	b292      	uxth	r2, r2
 8001496:	86c2      	strh	r2, [r0, #54]	; 0x36
  if(hspi->TxXferCount == 0U)
 8001498:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
 800149a:	b292      	uxth	r2, r2
 800149c:	b94a      	cbnz	r2, 80014b2 <SPI_2linesTxISR_16BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800149e:	684a      	ldr	r2, [r1, #4]
 80014a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80014a4:	604a      	str	r2, [r1, #4]
    if(hspi->RxXferCount == 0U)
 80014a6:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 80014a8:	b29b      	uxth	r3, r3
 80014aa:	b913      	cbnz	r3, 80014b2 <SPI_2linesTxISR_16BIT+0x30>
}
 80014ac:	bc10      	pop	{r4}
      SPI_CloseRxTx_ISR(hspi);
 80014ae:	f7ff bf69 	b.w	8001384 <SPI_CloseRxTx_ISR>
}
 80014b2:	bc10      	pop	{r4}
 80014b4:	4770      	bx	lr

080014b6 <SPI_2linesRxISR_16BIT>:
  *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80014b6:	6801      	ldr	r1, [r0, #0]
 80014b8:	6b82      	ldr	r2, [r0, #56]	; 0x38
{
 80014ba:	b410      	push	{r4}
  *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80014bc:	68cc      	ldr	r4, [r1, #12]
 80014be:	f822 4b02 	strh.w	r4, [r2], #2
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80014c2:	6382      	str	r2, [r0, #56]	; 0x38
  hspi->RxXferCount--;
 80014c4:	8fc2      	ldrh	r2, [r0, #62]	; 0x3e
 80014c6:	3a01      	subs	r2, #1
 80014c8:	b292      	uxth	r2, r2
 80014ca:	87c2      	strh	r2, [r0, #62]	; 0x3e
  if(hspi->RxXferCount == 0U)
 80014cc:	8fc2      	ldrh	r2, [r0, #62]	; 0x3e
 80014ce:	b292      	uxth	r2, r2
 80014d0:	b94a      	cbnz	r2, 80014e6 <SPI_2linesRxISR_16BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 80014d2:	684a      	ldr	r2, [r1, #4]
 80014d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80014d8:	604a      	str	r2, [r1, #4]
    if(hspi->TxXferCount == 0U)
 80014da:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
 80014dc:	b29b      	uxth	r3, r3
 80014de:	b913      	cbnz	r3, 80014e6 <SPI_2linesRxISR_16BIT+0x30>
}
 80014e0:	bc10      	pop	{r4}
      SPI_CloseRxTx_ISR(hspi);
 80014e2:	f7ff bf4f 	b.w	8001384 <SPI_CloseRxTx_ISR>
}
 80014e6:	bc10      	pop	{r4}
 80014e8:	4770      	bx	lr
	...

080014ec <HAL_SPI_IRQHandler>:
  uint32_t itsource = hspi->Instance->CR2;
 80014ec:	6803      	ldr	r3, [r0, #0]
{
 80014ee:	b530      	push	{r4, r5, lr}
  uint32_t itsource = hspi->Instance->CR2;
 80014f0:	6859      	ldr	r1, [r3, #4]
  uint32_t itflag   = hspi->Instance->SR;
 80014f2:	689a      	ldr	r2, [r3, #8]
{
 80014f4:	b085      	sub	sp, #20
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 80014f6:	f002 0541 	and.w	r5, r2, #65	; 0x41
 80014fa:	2d01      	cmp	r5, #1
{
 80014fc:	4604      	mov	r4, r0
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 80014fe:	d105      	bne.n	800150c <HAL_SPI_IRQHandler+0x20>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 8001500:	064d      	lsls	r5, r1, #25
 8001502:	d503      	bpl.n	800150c <HAL_SPI_IRQHandler+0x20>
    hspi->RxISR(hspi);
 8001504:	6c03      	ldr	r3, [r0, #64]	; 0x40
    hspi->TxISR(hspi);
 8001506:	4798      	blx	r3
}
 8001508:	b005      	add	sp, #20
 800150a:	bd30      	pop	{r4, r5, pc}
  if(((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
 800150c:	0790      	lsls	r0, r2, #30
 800150e:	d504      	bpl.n	800151a <HAL_SPI_IRQHandler+0x2e>
 8001510:	060d      	lsls	r5, r1, #24
 8001512:	d502      	bpl.n	800151a <HAL_SPI_IRQHandler+0x2e>
    hspi->TxISR(hspi);
 8001514:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001516:	4620      	mov	r0, r4
 8001518:	e7f5      	b.n	8001506 <HAL_SPI_IRQHandler+0x1a>
  if(((itflag & (SPI_FLAG_MODF | SPI_FLAG_OVR)) != RESET) && ((itsource & SPI_IT_ERR) != RESET))
 800151a:	f012 0f60 	tst.w	r2, #96	; 0x60
 800151e:	d0f3      	beq.n	8001508 <HAL_SPI_IRQHandler+0x1c>
 8001520:	0688      	lsls	r0, r1, #26
 8001522:	d5f1      	bpl.n	8001508 <HAL_SPI_IRQHandler+0x1c>
    if((itflag & SPI_FLAG_OVR) != RESET)
 8001524:	0655      	lsls	r5, r2, #25
 8001526:	d50e      	bpl.n	8001546 <HAL_SPI_IRQHandler+0x5a>
      if(hspi->State != HAL_SPI_STATE_BUSY_TX)
 8001528:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 800152c:	2500      	movs	r5, #0
 800152e:	2803      	cmp	r0, #3
 8001530:	d036      	beq.n	80015a0 <HAL_SPI_IRQHandler+0xb4>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8001532:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001534:	f040 0004 	orr.w	r0, r0, #4
 8001538:	6560      	str	r0, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800153a:	9501      	str	r5, [sp, #4]
 800153c:	68d8      	ldr	r0, [r3, #12]
 800153e:	9001      	str	r0, [sp, #4]
 8001540:	6898      	ldr	r0, [r3, #8]
 8001542:	9001      	str	r0, [sp, #4]
 8001544:	9801      	ldr	r0, [sp, #4]
    if((itflag & SPI_FLAG_MODF) != RESET)
 8001546:	0690      	lsls	r0, r2, #26
 8001548:	d50c      	bpl.n	8001564 <HAL_SPI_IRQHandler+0x78>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800154a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800154c:	f042 0201 	orr.w	r2, r2, #1
 8001550:	6562      	str	r2, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8001552:	2200      	movs	r2, #0
 8001554:	9203      	str	r2, [sp, #12]
 8001556:	689a      	ldr	r2, [r3, #8]
 8001558:	9203      	str	r2, [sp, #12]
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001560:	601a      	str	r2, [r3, #0]
 8001562:	9a03      	ldr	r2, [sp, #12]
    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001564:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001566:	2a00      	cmp	r2, #0
 8001568:	d0ce      	beq.n	8001508 <HAL_SPI_IRQHandler+0x1c>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800156a:	685a      	ldr	r2, [r3, #4]
 800156c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001570:	605a      	str	r2, [r3, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8001572:	2201      	movs	r2, #1
 8001574:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN))||(HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8001578:	078a      	lsls	r2, r1, #30
 800157a:	d018      	beq.n	80015ae <HAL_SPI_IRQHandler+0xc2>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800157c:	685a      	ldr	r2, [r3, #4]
        if(hspi->hdmarx != NULL)
 800157e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8001580:	f022 0203 	bic.w	r2, r2, #3
 8001584:	605a      	str	r2, [r3, #4]
        if(hspi->hdmarx != NULL)
 8001586:	b118      	cbz	r0, 8001590 <HAL_SPI_IRQHandler+0xa4>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8001588:	4b0b      	ldr	r3, [pc, #44]	; (80015b8 <HAL_SPI_IRQHandler+0xcc>)
 800158a:	6343      	str	r3, [r0, #52]	; 0x34
          HAL_DMA_Abort_IT(hspi->hdmarx);
 800158c:	f7ff f8ee 	bl	800076c <HAL_DMA_Abort_IT>
        if(hspi->hdmatx != NULL)
 8001590:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8001592:	2800      	cmp	r0, #0
 8001594:	d0b8      	beq.n	8001508 <HAL_SPI_IRQHandler+0x1c>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8001596:	4b08      	ldr	r3, [pc, #32]	; (80015b8 <HAL_SPI_IRQHandler+0xcc>)
 8001598:	6343      	str	r3, [r0, #52]	; 0x34
          HAL_DMA_Abort_IT(hspi->hdmatx);
 800159a:	f7ff f8e7 	bl	800076c <HAL_DMA_Abort_IT>
 800159e:	e7b3      	b.n	8001508 <HAL_SPI_IRQHandler+0x1c>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80015a0:	9502      	str	r5, [sp, #8]
 80015a2:	68da      	ldr	r2, [r3, #12]
 80015a4:	9202      	str	r2, [sp, #8]
 80015a6:	689b      	ldr	r3, [r3, #8]
 80015a8:	9302      	str	r3, [sp, #8]
 80015aa:	9b02      	ldr	r3, [sp, #8]
        return;
 80015ac:	e7ac      	b.n	8001508 <HAL_SPI_IRQHandler+0x1c>
        HAL_SPI_ErrorCallback(hspi);
 80015ae:	4620      	mov	r0, r4
 80015b0:	f7ff fe9d 	bl	80012ee <HAL_SPI_ErrorCallback>
 80015b4:	e7a8      	b.n	8001508 <HAL_SPI_IRQHandler+0x1c>
 80015b6:	bf00      	nop
 80015b8:	080015bd 	.word	0x080015bd

080015bc <SPI_DMAAbortOnError>:
{
 80015bc:	b508      	push	{r3, lr}
  hspi->RxXferCount = 0U;
 80015be:	2300      	movs	r3, #0
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80015c0:	6a40      	ldr	r0, [r0, #36]	; 0x24
  hspi->RxXferCount = 0U;
 80015c2:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80015c4:	86c3      	strh	r3, [r0, #54]	; 0x36
  HAL_SPI_ErrorCallback(hspi);
 80015c6:	f7ff fe92 	bl	80012ee <HAL_SPI_ErrorCallback>
 80015ca:	bd08      	pop	{r3, pc}

080015cc <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80015cc:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80015ce:	4604      	mov	r4, r0
 80015d0:	2800      	cmp	r0, #0
 80015d2:	d034      	beq.n	800163e <HAL_SPI_Init+0x72>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015d4:	2300      	movs	r3, #0
 80015d6:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 80015d8:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80015dc:	b90b      	cbnz	r3, 80015e2 <HAL_SPI_Init+0x16>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80015de:	f000 fe99 	bl	8002314 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 80015e2:	2302      	movs	r3, #2

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80015e4:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 80015e6:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 80015ea:	680b      	ldr	r3, [r1, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80015ec:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 80015ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80015f2:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80015f4:	6863      	ldr	r3, [r4, #4]
 80015f6:	69a2      	ldr	r2, [r4, #24]
 80015f8:	4303      	orrs	r3, r0
 80015fa:	68e0      	ldr	r0, [r4, #12]
 80015fc:	4303      	orrs	r3, r0
 80015fe:	6920      	ldr	r0, [r4, #16]
 8001600:	4303      	orrs	r3, r0
 8001602:	6960      	ldr	r0, [r4, #20]
 8001604:	4303      	orrs	r3, r0
 8001606:	69e0      	ldr	r0, [r4, #28]
 8001608:	4303      	orrs	r3, r0
 800160a:	6a20      	ldr	r0, [r4, #32]
 800160c:	4303      	orrs	r3, r0
 800160e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001610:	4303      	orrs	r3, r0
 8001612:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8001616:	4303      	orrs	r3, r0
 8001618:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800161a:	0c12      	lsrs	r2, r2, #16
 800161c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800161e:	f002 0204 	and.w	r2, r2, #4
 8001622:	431a      	orrs	r2, r3

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8001624:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001626:	604a      	str	r2, [r1, #4]
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8001628:	610b      	str	r3, [r1, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800162a:	69cb      	ldr	r3, [r1, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800162c:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800162e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001632:	61cb      	str	r3, [r1, #28]
  hspi->State = HAL_SPI_STATE_READY;
 8001634:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001636:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8001638:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  
  return HAL_OK;
 800163c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800163e:	2001      	movs	r0, #1
}
 8001640:	bd10      	pop	{r4, pc}
	...

08001644 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001644:	6a03      	ldr	r3, [r0, #32]
{
 8001646:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001648:	f023 0301 	bic.w	r3, r3, #1
 800164c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800164e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001650:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001652:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001654:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001656:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800165a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800165c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800165e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001662:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001664:	4d0a      	ldr	r5, [pc, #40]	; (8001690 <TIM_OC1_SetConfig+0x4c>)
 8001666:	42a8      	cmp	r0, r5
 8001668:	d10b      	bne.n	8001682 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800166a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 800166c:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001670:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001672:	698e      	ldr	r6, [r1, #24]
 8001674:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001676:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800167a:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 800167c:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001680:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001682:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001684:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001686:	684a      	ldr	r2, [r1, #4]
 8001688:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800168a:	6203      	str	r3, [r0, #32]
 800168c:	bd70      	pop	{r4, r5, r6, pc}
 800168e:	bf00      	nop
 8001690:	40012c00 	.word	0x40012c00

08001694 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001694:	6a03      	ldr	r3, [r0, #32]
{
 8001696:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001698:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800169c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800169e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80016a0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80016a2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80016a4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80016a6:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80016aa:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80016ac:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80016ae:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80016b2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80016b6:	4d0b      	ldr	r5, [pc, #44]	; (80016e4 <TIM_OC3_SetConfig+0x50>)
 80016b8:	42a8      	cmp	r0, r5
 80016ba:	d10d      	bne.n	80016d8 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80016bc:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80016be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80016c2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80016c6:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80016c8:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80016ca:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80016ce:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80016d0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80016d4:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80016d8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80016da:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80016dc:	684a      	ldr	r2, [r1, #4]
 80016de:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80016e0:	6203      	str	r3, [r0, #32]
 80016e2:	bd70      	pop	{r4, r5, r6, pc}
 80016e4:	40012c00 	.word	0x40012c00

080016e8 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80016e8:	6a03      	ldr	r3, [r0, #32]
{
 80016ea:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80016ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80016f0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80016f2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80016f4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80016f6:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80016f8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80016fa:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80016fe:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001702:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001704:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001708:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800170c:	4d06      	ldr	r5, [pc, #24]	; (8001728 <TIM_OC4_SetConfig+0x40>)
 800170e:	42a8      	cmp	r0, r5
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8001710:	bf02      	ittt	eq
 8001712:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001714:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8001718:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800171c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800171e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001720:	684a      	ldr	r2, [r1, #4]
 8001722:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001724:	6203      	str	r3, [r0, #32]
 8001726:	bd30      	pop	{r4, r5, pc}
 8001728:	40012c00 	.word	0x40012c00

0800172c <HAL_TIM_IC_MspInit>:
 800172c:	4770      	bx	lr

0800172e <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800172e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001732:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8001734:	2b01      	cmp	r3, #1
 8001736:	f04f 0302 	mov.w	r3, #2
 800173a:	d01c      	beq.n	8001776 <HAL_TIM_ConfigClockSource+0x48>
 800173c:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800173e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001742:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8001744:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8001748:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800174a:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800174e:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001752:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8001754:	680a      	ldr	r2, [r1, #0]
 8001756:	2a40      	cmp	r2, #64	; 0x40
 8001758:	d079      	beq.n	800184e <HAL_TIM_ConfigClockSource+0x120>
 800175a:	d819      	bhi.n	8001790 <HAL_TIM_ConfigClockSource+0x62>
 800175c:	2a10      	cmp	r2, #16
 800175e:	f000 8093 	beq.w	8001888 <HAL_TIM_ConfigClockSource+0x15a>
 8001762:	d80a      	bhi.n	800177a <HAL_TIM_ConfigClockSource+0x4c>
 8001764:	2a00      	cmp	r2, #0
 8001766:	f000 8089 	beq.w	800187c <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 800176a:	2301      	movs	r3, #1
 800176c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001770:	2300      	movs	r3, #0
 8001772:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001776:	4618      	mov	r0, r3
}
 8001778:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 800177a:	2a20      	cmp	r2, #32
 800177c:	f000 808a 	beq.w	8001894 <HAL_TIM_ConfigClockSource+0x166>
 8001780:	2a30      	cmp	r2, #48	; 0x30
 8001782:	d1f2      	bne.n	800176a <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001784:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8001786:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800178a:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 800178e:	e036      	b.n	80017fe <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8001790:	2a70      	cmp	r2, #112	; 0x70
 8001792:	d036      	beq.n	8001802 <HAL_TIM_ConfigClockSource+0xd4>
 8001794:	d81b      	bhi.n	80017ce <HAL_TIM_ConfigClockSource+0xa0>
 8001796:	2a50      	cmp	r2, #80	; 0x50
 8001798:	d042      	beq.n	8001820 <HAL_TIM_ConfigClockSource+0xf2>
 800179a:	2a60      	cmp	r2, #96	; 0x60
 800179c:	d1e5      	bne.n	800176a <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800179e:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80017a0:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80017a2:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 80017a6:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80017a8:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80017aa:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80017ac:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80017ae:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80017b2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80017b6:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80017ba:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80017be:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80017c0:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80017c2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80017c4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80017c8:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 80017cc:	e017      	b.n	80017fe <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80017ce:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80017d2:	d011      	beq.n	80017f8 <HAL_TIM_ConfigClockSource+0xca>
 80017d4:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80017d8:	d1c7      	bne.n	800176a <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80017da:	688a      	ldr	r2, [r1, #8]
 80017dc:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80017de:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80017e0:	68c9      	ldr	r1, [r1, #12]
 80017e2:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80017e4:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80017e8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80017ec:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80017ee:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80017f0:	689a      	ldr	r2, [r3, #8]
 80017f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80017f6:	e002      	b.n	80017fe <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80017f8:	689a      	ldr	r2, [r3, #8]
 80017fa:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 80017fe:	609a      	str	r2, [r3, #8]
 8001800:	e7b3      	b.n	800176a <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001802:	688a      	ldr	r2, [r1, #8]
 8001804:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8001806:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001808:	68c9      	ldr	r1, [r1, #12]
 800180a:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800180c:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001810:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001814:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8001816:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8001818:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800181a:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 800181e:	e7ee      	b.n	80017fe <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001820:	684c      	ldr	r4, [r1, #4]
 8001822:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001824:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001826:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001828:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800182c:	f025 0501 	bic.w	r5, r5, #1
 8001830:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001832:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8001834:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001836:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800183a:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800183e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001840:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001842:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001844:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001848:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 800184c:	e7d7      	b.n	80017fe <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800184e:	684c      	ldr	r4, [r1, #4]
 8001850:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001852:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001854:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001856:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800185a:	f025 0501 	bic.w	r5, r5, #1
 800185e:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001860:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8001862:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001864:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001868:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800186c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800186e:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001870:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001872:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001876:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 800187a:	e7c0      	b.n	80017fe <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 800187c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800187e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001882:	f042 0207 	orr.w	r2, r2, #7
 8001886:	e7ba      	b.n	80017fe <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001888:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800188a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800188e:	f042 0217 	orr.w	r2, r2, #23
 8001892:	e7b4      	b.n	80017fe <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001894:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001896:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800189a:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 800189e:	e7ae      	b.n	80017fe <HAL_TIM_ConfigClockSource+0xd0>

080018a0 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80018a0:	4a1a      	ldr	r2, [pc, #104]	; (800190c <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 80018a2:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80018a4:	4290      	cmp	r0, r2
 80018a6:	d00a      	beq.n	80018be <TIM_Base_SetConfig+0x1e>
 80018a8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80018ac:	d007      	beq.n	80018be <TIM_Base_SetConfig+0x1e>
 80018ae:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80018b2:	4290      	cmp	r0, r2
 80018b4:	d003      	beq.n	80018be <TIM_Base_SetConfig+0x1e>
 80018b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80018ba:	4290      	cmp	r0, r2
 80018bc:	d115      	bne.n	80018ea <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 80018be:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80018c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80018c4:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80018c6:	4a11      	ldr	r2, [pc, #68]	; (800190c <TIM_Base_SetConfig+0x6c>)
 80018c8:	4290      	cmp	r0, r2
 80018ca:	d00a      	beq.n	80018e2 <TIM_Base_SetConfig+0x42>
 80018cc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80018d0:	d007      	beq.n	80018e2 <TIM_Base_SetConfig+0x42>
 80018d2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80018d6:	4290      	cmp	r0, r2
 80018d8:	d003      	beq.n	80018e2 <TIM_Base_SetConfig+0x42>
 80018da:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80018de:	4290      	cmp	r0, r2
 80018e0:	d103      	bne.n	80018ea <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80018e2:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80018e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80018e8:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80018ea:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 80018ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80018f0:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80018f2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80018f4:	688b      	ldr	r3, [r1, #8]
 80018f6:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80018f8:	680b      	ldr	r3, [r1, #0]
 80018fa:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80018fc:	4b03      	ldr	r3, [pc, #12]	; (800190c <TIM_Base_SetConfig+0x6c>)
 80018fe:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8001900:	bf04      	itt	eq
 8001902:	690b      	ldreq	r3, [r1, #16]
 8001904:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001906:	2301      	movs	r3, #1
 8001908:	6143      	str	r3, [r0, #20]
 800190a:	4770      	bx	lr
 800190c:	40012c00 	.word	0x40012c00

08001910 <HAL_TIM_Base_Init>:
{
 8001910:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001912:	4604      	mov	r4, r0
 8001914:	b1a0      	cbz	r0, 8001940 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001916:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800191a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800191e:	b91b      	cbnz	r3, 8001928 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001920:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001924:	f000 fd58 	bl	80023d8 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001928:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800192a:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 800192c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001930:	1d21      	adds	r1, r4, #4
 8001932:	f7ff ffb5 	bl	80018a0 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001936:	2301      	movs	r3, #1
  return HAL_OK;
 8001938:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800193a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800193e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001940:	2001      	movs	r0, #1
}
 8001942:	bd10      	pop	{r4, pc}

08001944 <HAL_TIM_OC_Init>:
{
 8001944:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001946:	4604      	mov	r4, r0
 8001948:	b1a0      	cbz	r0, 8001974 <HAL_TIM_OC_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800194a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800194e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001952:	b91b      	cbnz	r3, 800195c <HAL_TIM_OC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001954:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 8001958:	f000 fd60 	bl	800241c <HAL_TIM_OC_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 800195c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800195e:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001960:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8001964:	1d21      	adds	r1, r4, #4
 8001966:	f7ff ff9b 	bl	80018a0 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800196a:	2301      	movs	r3, #1
  return HAL_OK;
 800196c:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800196e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001972:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001974:	2001      	movs	r0, #1
}
 8001976:	bd10      	pop	{r4, pc}

08001978 <HAL_TIM_IC_Init>:
{
 8001978:	b510      	push	{r4, lr}
  if(htim == NULL)
 800197a:	4604      	mov	r4, r0
 800197c:	b1a0      	cbz	r0, 80019a8 <HAL_TIM_IC_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800197e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001982:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001986:	b91b      	cbnz	r3, 8001990 <HAL_TIM_IC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001988:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 800198c:	f7ff fece 	bl	800172c <HAL_TIM_IC_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001990:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001992:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001994:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001998:	1d21      	adds	r1, r4, #4
 800199a:	f7ff ff81 	bl	80018a0 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800199e:	2301      	movs	r3, #1
  return HAL_OK;
 80019a0:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80019a2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80019a6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80019a8:	2001      	movs	r0, #1
}
 80019aa:	bd10      	pop	{r4, pc}

080019ac <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80019ac:	6a03      	ldr	r3, [r0, #32]
{
 80019ae:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80019b0:	f023 0310 	bic.w	r3, r3, #16
 80019b4:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80019b6:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80019b8:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80019ba:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80019bc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80019be:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80019c2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80019c6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80019c8:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80019cc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80019d0:	4d0b      	ldr	r5, [pc, #44]	; (8001a00 <TIM_OC2_SetConfig+0x54>)
 80019d2:	42a8      	cmp	r0, r5
 80019d4:	d10d      	bne.n	80019f2 <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80019d6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80019d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80019dc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80019e0:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 80019e2:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80019e4:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80019e8:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 80019ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80019ee:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 80019f2:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80019f4:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80019f6:	684a      	ldr	r2, [r1, #4]
 80019f8:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80019fa:	6203      	str	r3, [r0, #32]
 80019fc:	bd70      	pop	{r4, r5, r6, pc}
 80019fe:	bf00      	nop
 8001a00:	40012c00 	.word	0x40012c00

08001a04 <HAL_TIM_OC_ConfigChannel>:
{
 8001a04:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001a06:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001a0a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	f04f 0002 	mov.w	r0, #2
 8001a12:	d018      	beq.n	8001a46 <HAL_TIM_OC_ConfigChannel+0x42>
 8001a14:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001a16:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8001a1a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001a1e:	461d      	mov	r5, r3
  switch (Channel)
 8001a20:	2a0c      	cmp	r2, #12
 8001a22:	d80b      	bhi.n	8001a3c <HAL_TIM_OC_ConfigChannel+0x38>
 8001a24:	e8df f002 	tbb	[pc, r2]
 8001a28:	0a0a0a07 	.word	0x0a0a0a07
 8001a2c:	0a0a0a10 	.word	0x0a0a0a10
 8001a30:	0a0a0a14 	.word	0x0a0a0a14
 8001a34:	18          	.byte	0x18
 8001a35:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001a36:	6820      	ldr	r0, [r4, #0]
 8001a38:	f7ff fe04 	bl	8001644 <TIM_OC1_SetConfig>
  __HAL_UNLOCK(htim);
 8001a3c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001a3e:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001a42:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001a46:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001a48:	6820      	ldr	r0, [r4, #0]
 8001a4a:	f7ff ffaf 	bl	80019ac <TIM_OC2_SetConfig>
    break;
 8001a4e:	e7f5      	b.n	8001a3c <HAL_TIM_OC_ConfigChannel+0x38>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001a50:	6820      	ldr	r0, [r4, #0]
 8001a52:	f7ff fe1f 	bl	8001694 <TIM_OC3_SetConfig>
    break;
 8001a56:	e7f1      	b.n	8001a3c <HAL_TIM_OC_ConfigChannel+0x38>
       TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001a58:	6820      	ldr	r0, [r4, #0]
 8001a5a:	f7ff fe45 	bl	80016e8 <TIM_OC4_SetConfig>
    break;
 8001a5e:	e7ed      	b.n	8001a3c <HAL_TIM_OC_ConfigChannel+0x38>

08001a60 <TIM_TI1_SetConfig>:
{
 8001a60:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a62:	6a04      	ldr	r4, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8001a64:	4e12      	ldr	r6, [pc, #72]	; (8001ab0 <TIM_TI1_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a66:	f024 0401 	bic.w	r4, r4, #1
 8001a6a:	6204      	str	r4, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8001a6c:	42b0      	cmp	r0, r6
  tmpccmr1 = TIMx->CCMR1;
 8001a6e:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8001a70:	6a05      	ldr	r5, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8001a72:	d00a      	beq.n	8001a8a <TIM_TI1_SetConfig+0x2a>
 8001a74:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001a78:	d007      	beq.n	8001a8a <TIM_TI1_SetConfig+0x2a>
 8001a7a:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8001a7e:	42b0      	cmp	r0, r6
 8001a80:	d003      	beq.n	8001a8a <TIM_TI1_SetConfig+0x2a>
 8001a82:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001a86:	42b0      	cmp	r0, r6
 8001a88:	d10f      	bne.n	8001aaa <TIM_TI1_SetConfig+0x4a>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8001a8a:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8001a8e:	4322      	orrs	r2, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8001a90:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001a92:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8001a96:	b2db      	uxtb	r3, r3
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001a98:	f025 050a 	bic.w	r5, r5, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8001a9c:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8001aa0:	431a      	orrs	r2, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8001aa2:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1;
 8001aa4:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001aa6:	6201      	str	r1, [r0, #32]
}
 8001aa8:	bd70      	pop	{r4, r5, r6, pc}
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8001aaa:	f044 0201 	orr.w	r2, r4, #1
 8001aae:	e7ef      	b.n	8001a90 <TIM_TI1_SetConfig+0x30>
 8001ab0:	40012c00 	.word	0x40012c00

08001ab4 <HAL_TIM_IC_ConfigChannel>:
{
 8001ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8001ab6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001aba:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001abc:	2b01      	cmp	r3, #1
{
 8001abe:	460d      	mov	r5, r1
 8001ac0:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8001ac4:	d019      	beq.n	8001afa <HAL_TIM_IC_ConfigChannel+0x46>
 8001ac6:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001ac8:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8001acc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  if (Channel == TIM_CHANNEL_1)
 8001ad0:	b9a2      	cbnz	r2, 8001afc <HAL_TIM_IC_ConfigChannel+0x48>
    TIM_TI1_SetConfig(htim->Instance,
 8001ad2:	68cb      	ldr	r3, [r1, #12]
 8001ad4:	6820      	ldr	r0, [r4, #0]
 8001ad6:	c906      	ldmia	r1, {r1, r2}
 8001ad8:	f7ff ffc2 	bl	8001a60 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8001adc:	6823      	ldr	r3, [r4, #0]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8001ade:	68a9      	ldr	r1, [r5, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8001ae0:	699a      	ldr	r2, [r3, #24]
 8001ae2:	f022 020c 	bic.w	r2, r2, #12
 8001ae6:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8001ae8:	699a      	ldr	r2, [r3, #24]
 8001aea:	430a      	orrs	r2, r1
 8001aec:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8001aee:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001af0:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001af2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001af6:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001afa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (Channel == TIM_CHANNEL_2)
 8001afc:	2a04      	cmp	r2, #4
 8001afe:	688e      	ldr	r6, [r1, #8]
 8001b00:	6823      	ldr	r3, [r4, #0]
 8001b02:	c982      	ldmia	r1, {r1, r7}
 8001b04:	68e8      	ldr	r0, [r5, #12]
 8001b06:	d11f      	bne.n	8001b48 <HAL_TIM_IC_ConfigChannel+0x94>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001b08:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8001b0a:	0300      	lsls	r0, r0, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001b0c:	f022 0210 	bic.w	r2, r2, #16
 8001b10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001b12:	699a      	ldr	r2, [r3, #24]
  tmpccer = TIMx->CCER;
 8001b14:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8001b16:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8001b1a:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8001b1e:	b280      	uxth	r0, r0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001b20:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8001b24:	0109      	lsls	r1, r1, #4
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8001b26:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8001b28:	f001 01a0 	and.w	r1, r1, #160	; 0xa0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001b2c:	f025 00a0 	bic.w	r0, r5, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8001b30:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1 ;
 8001b32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001b34:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8001b36:	699a      	ldr	r2, [r3, #24]
 8001b38:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001b3c:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8001b3e:	699a      	ldr	r2, [r3, #24]
 8001b40:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 8001b44:	619e      	str	r6, [r3, #24]
 8001b46:	e7d2      	b.n	8001aee <HAL_TIM_IC_ConfigChannel+0x3a>
  else if (Channel == TIM_CHANNEL_3)
 8001b48:	2a08      	cmp	r2, #8
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001b4a:	6a1a      	ldr	r2, [r3, #32]
  else if (Channel == TIM_CHANNEL_3)
 8001b4c:	d11c      	bne.n	8001b88 <HAL_TIM_IC_ConfigChannel+0xd4>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001b4e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001b52:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001b54:	69da      	ldr	r2, [r3, #28]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8001b56:	0100      	lsls	r0, r0, #4
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8001b58:	f022 0203 	bic.w	r2, r2, #3
  tmpccer = TIMx->CCER;
 8001b5c:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr2 |= TIM_ICSelection;
 8001b5e:	433a      	orrs	r2, r7
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8001b60:	b2c0      	uxtb	r0, r0
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8001b62:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8001b66:	0209      	lsls	r1, r1, #8
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8001b68:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8001b6a:	f401 6120 	and.w	r1, r1, #2560	; 0xa00
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8001b6e:	f425 6020 	bic.w	r0, r5, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8001b72:	4301      	orrs	r1, r0
  TIMx->CCMR2 = tmpccmr2;
 8001b74:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8001b76:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8001b78:	69da      	ldr	r2, [r3, #28]
 8001b7a:	f022 020c 	bic.w	r2, r2, #12
 8001b7e:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8001b80:	69da      	ldr	r2, [r3, #28]
 8001b82:	4316      	orrs	r6, r2
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8001b84:	61de      	str	r6, [r3, #28]
 8001b86:	e7b2      	b.n	8001aee <HAL_TIM_IC_ConfigChannel+0x3a>
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001b88:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001b8c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001b8e:	69da      	ldr	r2, [r3, #28]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8001b90:	0300      	lsls	r0, r0, #12
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8001b92:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccer = TIMx->CCER;
 8001b96:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8001b98:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8001b9c:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8001ba0:	b280      	uxth	r0, r0
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8001ba2:	0309      	lsls	r1, r1, #12
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8001ba4:	4310      	orrs	r0, r2
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8001ba6:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
  tmpccer &= ~TIM_CCER_CC4P;
 8001baa:	f425 5200 	bic.w	r2, r5, #8192	; 0x2000
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8001bae:	4311      	orrs	r1, r2
  TIMx->CCMR2 = tmpccmr2;
 8001bb0:	61d8      	str	r0, [r3, #28]
  TIMx->CCER = tmpccer ;
 8001bb2:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8001bb4:	69da      	ldr	r2, [r3, #28]
 8001bb6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001bba:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8001bbc:	69da      	ldr	r2, [r3, #28]
 8001bbe:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 8001bc2:	e7df      	b.n	8001b84 <HAL_TIM_IC_ConfigChannel+0xd0>

08001bc4 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8001bc4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001bc8:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	f04f 0302 	mov.w	r3, #2
 8001bd0:	d018      	beq.n	8001c04 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8001bd2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001bd6:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001bd8:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001bda:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001bdc:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001bde:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001be2:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001be4:	685a      	ldr	r2, [r3, #4]
 8001be6:	4322      	orrs	r2, r4
 8001be8:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001bea:	689a      	ldr	r2, [r3, #8]
 8001bec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001bf0:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001bf2:	689a      	ldr	r2, [r3, #8]
 8001bf4:	430a      	orrs	r2, r1
 8001bf6:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001bfe:	2300      	movs	r3, #0
 8001c00:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001c04:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001c06:	bd10      	pop	{r4, pc}

08001c08 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001c0c:	6805      	ldr	r5, [r0, #0]
 8001c0e:	68c2      	ldr	r2, [r0, #12]
 8001c10:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001c12:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001c14:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001c1c:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 8001c1e:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001c20:	430b      	orrs	r3, r1
 8001c22:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8001c24:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8001c28:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001c2c:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001c32:	696b      	ldr	r3, [r5, #20]
 8001c34:	6982      	ldr	r2, [r0, #24]
 8001c36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001c3e:	4b40      	ldr	r3, [pc, #256]	; (8001d40 <UART_SetConfig+0x138>)
{
 8001c40:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 8001c42:	429d      	cmp	r5, r3
 8001c44:	f04f 0419 	mov.w	r4, #25
 8001c48:	d146      	bne.n	8001cd8 <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001c4a:	f7ff f9c3 	bl	8000fd4 <HAL_RCC_GetPCLK2Freq>
 8001c4e:	fb04 f300 	mul.w	r3, r4, r0
 8001c52:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8001c56:	f04f 0864 	mov.w	r8, #100	; 0x64
 8001c5a:	00b6      	lsls	r6, r6, #2
 8001c5c:	fbb3 f3f6 	udiv	r3, r3, r6
 8001c60:	fbb3 f3f8 	udiv	r3, r3, r8
 8001c64:	011e      	lsls	r6, r3, #4
 8001c66:	f7ff f9b5 	bl	8000fd4 <HAL_RCC_GetPCLK2Freq>
 8001c6a:	4360      	muls	r0, r4
 8001c6c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001c70:	009b      	lsls	r3, r3, #2
 8001c72:	fbb0 f7f3 	udiv	r7, r0, r3
 8001c76:	f7ff f9ad 	bl	8000fd4 <HAL_RCC_GetPCLK2Freq>
 8001c7a:	4360      	muls	r0, r4
 8001c7c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c86:	fbb3 f3f8 	udiv	r3, r3, r8
 8001c8a:	fb08 7313 	mls	r3, r8, r3, r7
 8001c8e:	011b      	lsls	r3, r3, #4
 8001c90:	3332      	adds	r3, #50	; 0x32
 8001c92:	fbb3 f3f8 	udiv	r3, r3, r8
 8001c96:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8001c9a:	f7ff f99b 	bl	8000fd4 <HAL_RCC_GetPCLK2Freq>
 8001c9e:	4360      	muls	r0, r4
 8001ca0:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001ca4:	0092      	lsls	r2, r2, #2
 8001ca6:	fbb0 faf2 	udiv	sl, r0, r2
 8001caa:	f7ff f993 	bl	8000fd4 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001cae:	4360      	muls	r0, r4
 8001cb0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001cb4:	009b      	lsls	r3, r3, #2
 8001cb6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001cba:	fbb3 f3f8 	udiv	r3, r3, r8
 8001cbe:	fb08 a313 	mls	r3, r8, r3, sl
 8001cc2:	011b      	lsls	r3, r3, #4
 8001cc4:	3332      	adds	r3, #50	; 0x32
 8001cc6:	fbb3 f3f8 	udiv	r3, r3, r8
 8001cca:	f003 030f 	and.w	r3, r3, #15
 8001cce:	433b      	orrs	r3, r7
 8001cd0:	4433      	add	r3, r6
 8001cd2:	60ab      	str	r3, [r5, #8]
 8001cd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001cd8:	f7ff f96c 	bl	8000fb4 <HAL_RCC_GetPCLK1Freq>
 8001cdc:	fb04 f300 	mul.w	r3, r4, r0
 8001ce0:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8001ce4:	f04f 0864 	mov.w	r8, #100	; 0x64
 8001ce8:	00b6      	lsls	r6, r6, #2
 8001cea:	fbb3 f3f6 	udiv	r3, r3, r6
 8001cee:	fbb3 f3f8 	udiv	r3, r3, r8
 8001cf2:	011e      	lsls	r6, r3, #4
 8001cf4:	f7ff f95e 	bl	8000fb4 <HAL_RCC_GetPCLK1Freq>
 8001cf8:	4360      	muls	r0, r4
 8001cfa:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	fbb0 f7f3 	udiv	r7, r0, r3
 8001d04:	f7ff f956 	bl	8000fb4 <HAL_RCC_GetPCLK1Freq>
 8001d08:	4360      	muls	r0, r4
 8001d0a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001d0e:	009b      	lsls	r3, r3, #2
 8001d10:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d14:	fbb3 f3f8 	udiv	r3, r3, r8
 8001d18:	fb08 7313 	mls	r3, r8, r3, r7
 8001d1c:	011b      	lsls	r3, r3, #4
 8001d1e:	3332      	adds	r3, #50	; 0x32
 8001d20:	fbb3 f3f8 	udiv	r3, r3, r8
 8001d24:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8001d28:	f7ff f944 	bl	8000fb4 <HAL_RCC_GetPCLK1Freq>
 8001d2c:	4360      	muls	r0, r4
 8001d2e:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001d32:	0092      	lsls	r2, r2, #2
 8001d34:	fbb0 faf2 	udiv	sl, r0, r2
 8001d38:	f7ff f93c 	bl	8000fb4 <HAL_RCC_GetPCLK1Freq>
 8001d3c:	e7b7      	b.n	8001cae <UART_SetConfig+0xa6>
 8001d3e:	bf00      	nop
 8001d40:	40013800 	.word	0x40013800

08001d44 <HAL_UART_Init>:
{
 8001d44:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001d46:	4604      	mov	r4, r0
 8001d48:	b340      	cbz	r0, 8001d9c <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8001d4a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001d4e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001d52:	b91b      	cbnz	r3, 8001d5c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001d54:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001d58:	f000 fb92 	bl	8002480 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001d5c:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001d5e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001d60:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001d64:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8001d66:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8001d68:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001d6c:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001d6e:	f7ff ff4b 	bl	8001c08 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d72:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d74:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d76:	691a      	ldr	r2, [r3, #16]
 8001d78:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001d7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d7e:	695a      	ldr	r2, [r3, #20]
 8001d80:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001d84:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001d86:	68da      	ldr	r2, [r3, #12]
 8001d88:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001d8c:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8001d8e:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d90:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001d92:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001d96:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8001d9a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001d9c:	2001      	movs	r0, #1
}
 8001d9e:	bd10      	pop	{r4, pc}

08001da0 <HAL_SPI_RxCpltCallback>:
{

}*/
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
	HAL_GPIO_TogglePin(LED_R_GPIO_Port, LED_R_Pin);
 8001da0:	2140      	movs	r1, #64	; 0x40
 8001da2:	4801      	ldr	r0, [pc, #4]	; (8001da8 <HAL_SPI_RxCpltCallback+0x8>)
 8001da4:	f7fe be0f 	b.w	80009c6 <HAL_GPIO_TogglePin>
 8001da8:	40011000 	.word	0x40011000

08001dac <HAL_SYSTICK_Callback>:
}

void HAL_SYSTICK_Callback(void){
	  if(HAL_GetTick()%100==0){
 8001dac:	f7fe ba10 	b.w	80001d0 <HAL_GetTick>

08001db0 <SystemClock_Config>:
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001db0:	2301      	movs	r3, #1
{
 8001db2:	b510      	push	{r4, lr}
 8001db4:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001db6:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001db8:	2310      	movs	r3, #16
 8001dba:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001dbc:	2300      	movs	r3, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001dbe:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001dc0:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001dc2:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dc6:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001dc8:	940a      	str	r4, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dca:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001dcc:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dce:	f7fe fe7f 	bl	8000ad0 <HAL_RCC_OscConfig>
 8001dd2:	b100      	cbz	r0, 8001dd6 <SystemClock_Config+0x26>
 8001dd4:	e7fe      	b.n	8001dd4 <SystemClock_Config+0x24>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001dd6:	230f      	movs	r3, #15
 8001dd8:	9305      	str	r3, [sp, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001dda:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001dde:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001de0:	9009      	str	r0, [sp, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001de2:	4621      	mov	r1, r4
 8001de4:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001de6:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001de8:	9308      	str	r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001dea:	f7ff f839 	bl	8000e60 <HAL_RCC_ClockConfig>
 8001dee:	b100      	cbz	r0, 8001df2 <SystemClock_Config+0x42>
 8001df0:	e7fe      	b.n	8001df0 <SystemClock_Config+0x40>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001df2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001df6:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001df8:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001dfa:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001dfc:	f7ff f8fa 	bl	8000ff4 <HAL_RCCEx_PeriphCLKConfig>
 8001e00:	4604      	mov	r4, r0
 8001e02:	b100      	cbz	r0, 8001e06 <SystemClock_Config+0x56>
 8001e04:	e7fe      	b.n	8001e04 <SystemClock_Config+0x54>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001e06:	f7ff f8cf 	bl	8000fa8 <HAL_RCC_GetHCLKFreq>
 8001e0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e0e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001e12:	f7fe fc85 	bl	8000720 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001e16:	2004      	movs	r0, #4
 8001e18:	f7fe fc98 	bl	800074c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001e1c:	4622      	mov	r2, r4
 8001e1e:	4621      	mov	r1, r4
 8001e20:	f04f 30ff 	mov.w	r0, #4294967295
 8001e24:	f7fe fc3c 	bl	80006a0 <HAL_NVIC_SetPriority>
}
 8001e28:	b014      	add	sp, #80	; 0x50
 8001e2a:	bd10      	pop	{r4, pc}

08001e2c <initADC>:

}

/* USER CODE BEGIN 4 */
void initADC(void){
	adcChannel.Channel = ADC_CHANNEL_0;//B
 8001e2c:	2200      	movs	r2, #0
	adcChannel.Rank = 1;
 8001e2e:	2101      	movs	r1, #1
	adcChannel.Channel = ADC_CHANNEL_0;//B
 8001e30:	4b03      	ldr	r3, [pc, #12]	; (8001e40 <initADC+0x14>)



	  //ADC1
	  //HAL_ADC_MspInit(&hadc1);
	  HAL_ADC_Start(&hadc1);
 8001e32:	4804      	ldr	r0, [pc, #16]	; (8001e44 <initADC+0x18>)
	adcChannel.Channel = ADC_CHANNEL_0;//B
 8001e34:	601a      	str	r2, [r3, #0]
	adcChannel.Rank = 1;
 8001e36:	6059      	str	r1, [r3, #4]
	adcChannel.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001e38:	609a      	str	r2, [r3, #8]
	  HAL_ADC_Start(&hadc1);
 8001e3a:	f7fe ba8f 	b.w	800035c <HAL_ADC_Start>
 8001e3e:	bf00      	nop
 8001e40:	200002e8 	.word	0x200002e8
 8001e44:	20000160 	.word	0x20000160

08001e48 <ReadAnalogADC1>:
	while( __HAL_ADC_GET_FLAG(&hadc1, ADC_FLAG_EOC)==0 ){}
	return HAL_ADC_GetValue(&hadc1);
}
int ReadAnalogADC1( uint32_t ch ){
	adcChannel.Channel = ch;//B
	adcChannel.Rank = 1;
 8001e48:	2301      	movs	r3, #1
	adcChannel.Channel = ch;//B
 8001e4a:	490b      	ldr	r1, [pc, #44]	; (8001e78 <ReadAnalogADC1+0x30>)
int ReadAnalogADC1( uint32_t ch ){
 8001e4c:	b510      	push	{r4, lr}
	adcChannel.Rank = 1;
 8001e4e:	604b      	str	r3, [r1, #4]
	adcChannel.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001e50:	2300      	movs	r3, #0

	HAL_ADC_ConfigChannel(&hadc1, &adcChannel);//A4 / B
 8001e52:	4c0a      	ldr	r4, [pc, #40]	; (8001e7c <ReadAnalogADC1+0x34>)
	adcChannel.Channel = ch;//B
 8001e54:	6008      	str	r0, [r1, #0]
	HAL_ADC_ConfigChannel(&hadc1, &adcChannel);//A4 / B
 8001e56:	4620      	mov	r0, r4
	adcChannel.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001e58:	608b      	str	r3, [r1, #8]
	HAL_ADC_ConfigChannel(&hadc1, &adcChannel);//A4 / B
 8001e5a:	f7fe f9c3 	bl	80001e4 <HAL_ADC_ConfigChannel>
	HAL_ADC_Start(&hadc1);
 8001e5e:	4620      	mov	r0, r4
 8001e60:	f7fe fa7c 	bl	800035c <HAL_ADC_Start>
	while( __HAL_ADC_GET_FLAG(&hadc1, ADC_FLAG_EOC)==0 ){}
 8001e64:	6822      	ldr	r2, [r4, #0]
 8001e66:	6813      	ldr	r3, [r2, #0]
 8001e68:	079b      	lsls	r3, r3, #30
 8001e6a:	d5fc      	bpl.n	8001e66 <ReadAnalogADC1+0x1e>
	return HAL_ADC_GetValue(&hadc1);
 8001e6c:	4803      	ldr	r0, [pc, #12]	; (8001e7c <ReadAnalogADC1+0x34>)
}
 8001e6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return HAL_ADC_GetValue(&hadc1);
 8001e72:	f7fe b9b3 	b.w	80001dc <HAL_ADC_GetValue>
 8001e76:	bf00      	nop
 8001e78:	200002e8 	.word	0x200002e8
 8001e7c:	20000160 	.word	0x20000160

08001e80 <main>:
{
 8001e80:	b500      	push	{lr}
 8001e82:	b093      	sub	sp, #76	; 0x4c
  HAL_Init();
 8001e84:	f7fe f986 	bl	8000194 <HAL_Init>
  SystemClock_Config();
 8001e88:	f7ff ff92 	bl	8001db0 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e8c:	4b92      	ldr	r3, [pc, #584]	; (80020d8 <main+0x258>)
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 8001e8e:	2140      	movs	r1, #64	; 0x40
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e90:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 8001e92:	4892      	ldr	r0, [pc, #584]	; (80020dc <main+0x25c>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e94:	f042 0210 	orr.w	r2, r2, #16
 8001e98:	619a      	str	r2, [r3, #24]
 8001e9a:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e9c:	2501      	movs	r5, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e9e:	f002 0210 	and.w	r2, r2, #16
 8001ea2:	9201      	str	r2, [sp, #4]
 8001ea4:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ea6:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ea8:	2402      	movs	r4, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eaa:	f042 0204 	orr.w	r2, r2, #4
 8001eae:	619a      	str	r2, [r3, #24]
 8001eb0:	699a      	ldr	r2, [r3, #24]
 8001eb2:	f002 0204 	and.w	r2, r2, #4
 8001eb6:	9202      	str	r2, [sp, #8]
 8001eb8:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eba:	699a      	ldr	r2, [r3, #24]
 8001ebc:	f042 0208 	orr.w	r2, r2, #8
 8001ec0:	619a      	str	r2, [r3, #24]
 8001ec2:	699a      	ldr	r2, [r3, #24]
 8001ec4:	f002 0208 	and.w	r2, r2, #8
 8001ec8:	9203      	str	r2, [sp, #12]
 8001eca:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ecc:	699a      	ldr	r2, [r3, #24]
 8001ece:	f042 0220 	orr.w	r2, r2, #32
 8001ed2:	619a      	str	r2, [r3, #24]
 8001ed4:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 8001ed6:	2200      	movs	r2, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ed8:	f003 0320 	and.w	r3, r3, #32
 8001edc:	9304      	str	r3, [sp, #16]
 8001ede:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 8001ee0:	f7fe fd6c 	bl	80009bc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	2104      	movs	r1, #4
 8001ee8:	487d      	ldr	r0, [pc, #500]	; (80020e0 <main+0x260>)
 8001eea:	f7fe fd67 	bl	80009bc <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LED_R_Pin;
 8001eee:	2340      	movs	r3, #64	; 0x40
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 8001ef0:	a90b      	add	r1, sp, #44	; 0x2c
 8001ef2:	487a      	ldr	r0, [pc, #488]	; (80020dc <main+0x25c>)
  GPIO_InitStruct.Pin = LED_R_Pin;
 8001ef4:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef6:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ef8:	950c      	str	r5, [sp, #48]	; 0x30
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 8001efa:	f7fe fc7f 	bl	80007fc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001efe:	2304      	movs	r3, #4
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f00:	4877      	ldr	r0, [pc, #476]	; (80020e0 <main+0x260>)
 8001f02:	a90b      	add	r1, sp, #44	; 0x2c
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001f04:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f06:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f08:	950c      	str	r5, [sp, #48]	; 0x30
  hadc1.Instance = ADC1;
 8001f0a:	4c76      	ldr	r4, [pc, #472]	; (80020e4 <main+0x264>)
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f0c:	f7fe fc76 	bl	80007fc <HAL_GPIO_Init>
  hadc1.Instance = ADC1;
 8001f10:	4b75      	ldr	r3, [pc, #468]	; (80020e8 <main+0x268>)
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f12:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
  hadc1.Instance = ADC1;
 8001f16:	6023      	str	r3, [r4, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001f18:	2300      	movs	r3, #0
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f1a:	4620      	mov	r0, r4
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001f1c:	60a3      	str	r3, [r4, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001f1e:	60e3      	str	r3, [r4, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f20:	6163      	str	r3, [r4, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f22:	61e2      	str	r2, [r4, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f24:	6063      	str	r3, [r4, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001f26:	6125      	str	r5, [r4, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f28:	f7fe fa9c 	bl	8000464 <HAL_ADC_Init>
 8001f2c:	b100      	cbz	r0, 8001f30 <main+0xb0>
 8001f2e:	e7fe      	b.n	8001f2e <main+0xae>
  sConfig.Channel = ADC_CHANNEL_0;
 8001f30:	900b      	str	r0, [sp, #44]	; 0x2c
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001f32:	900d      	str	r0, [sp, #52]	; 0x34
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f34:	a90b      	add	r1, sp, #44	; 0x2c
 8001f36:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001f38:	950c      	str	r5, [sp, #48]	; 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f3a:	f7fe f953 	bl	80001e4 <HAL_ADC_ConfigChannel>
 8001f3e:	b100      	cbz	r0, 8001f42 <main+0xc2>
 8001f40:	e7fe      	b.n	8001f40 <main+0xc0>
  hcan.Init.Prescaler = 16;
 8001f42:	2510      	movs	r5, #16
  hcan.Instance = CAN1;
 8001f44:	4b69      	ldr	r3, [pc, #420]	; (80020ec <main+0x26c>)
  hcan.Init.Prescaler = 16;
 8001f46:	4a6a      	ldr	r2, [pc, #424]	; (80020f0 <main+0x270>)
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001f48:	6098      	str	r0, [r3, #8]
  hcan.Init.SJW = CAN_SJW_1TQ;
 8001f4a:	60d8      	str	r0, [r3, #12]
  hcan.Init.BS1 = CAN_BS1_1TQ;
 8001f4c:	6118      	str	r0, [r3, #16]
  hcan.Init.BS2 = CAN_BS2_1TQ;
 8001f4e:	6158      	str	r0, [r3, #20]
  hcan.Init.TTCM = DISABLE;
 8001f50:	6198      	str	r0, [r3, #24]
  hcan.Init.ABOM = DISABLE;
 8001f52:	61d8      	str	r0, [r3, #28]
  hcan.Init.AWUM = DISABLE;
 8001f54:	6218      	str	r0, [r3, #32]
  hcan.Init.NART = DISABLE;
 8001f56:	6258      	str	r0, [r3, #36]	; 0x24
  hcan.Init.RFLM = DISABLE;
 8001f58:	6298      	str	r0, [r3, #40]	; 0x28
  hcan.Init.TXFP = DISABLE;
 8001f5a:	62d8      	str	r0, [r3, #44]	; 0x2c
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001f5c:	4618      	mov	r0, r3
  hcan.Init.Prescaler = 16;
 8001f5e:	e883 0024 	stmia.w	r3, {r2, r5}
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001f62:	f7fe faff 	bl	8000564 <HAL_CAN_Init>
 8001f66:	b100      	cbz	r0, 8001f6a <main+0xea>
 8001f68:	e7fe      	b.n	8001f68 <main+0xe8>
  hi2c1.Instance = I2C1;
 8001f6a:	4b62      	ldr	r3, [pc, #392]	; (80020f4 <main+0x274>)
  hi2c1.Init.ClockSpeed = 100000;
 8001f6c:	4a62      	ldr	r2, [pc, #392]	; (80020f8 <main+0x278>)
 8001f6e:	4c63      	ldr	r4, [pc, #396]	; (80020fc <main+0x27c>)
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f70:	6098      	str	r0, [r3, #8]
  hi2c1.Init.ClockSpeed = 100000;
 8001f72:	e883 0014 	stmia.w	r3, {r2, r4}
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f76:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.OwnAddress1 = 0;
 8001f7a:	60d8      	str	r0, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f7c:	6158      	str	r0, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001f7e:	6198      	str	r0, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f80:	61d8      	str	r0, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f82:	6218      	str	r0, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f84:	4618      	mov	r0, r3
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f86:	611a      	str	r2, [r3, #16]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f88:	f7fe fd22 	bl	80009d0 <HAL_I2C_Init>
 8001f8c:	b100      	cbz	r0, 8001f90 <main+0x110>
 8001f8e:	e7fe      	b.n	8001f8e <main+0x10e>
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001f90:	f44f 7282 	mov.w	r2, #260	; 0x104
  hspi1.Instance = SPI1;
 8001f94:	4b5a      	ldr	r3, [pc, #360]	; (8002100 <main+0x280>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001f96:	495b      	ldr	r1, [pc, #364]	; (8002104 <main+0x284>)
  hspi1.Init.CRCPolynomial = 10;
 8001f98:	240a      	movs	r4, #10
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001f9a:	e883 0006 	stmia.w	r3, {r1, r2}
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001f9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001fa2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001fa4:	2208      	movs	r2, #8
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001fa6:	6098      	str	r0, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001fa8:	60d8      	str	r0, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001faa:	6118      	str	r0, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001fac:	6158      	str	r0, [r3, #20]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001fae:	6218      	str	r0, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001fb0:	6258      	str	r0, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fb2:	6298      	str	r0, [r3, #40]	; 0x28
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001fb4:	4618      	mov	r0, r3
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001fb6:	61da      	str	r2, [r3, #28]
  hspi1.Init.CRCPolynomial = 10;
 8001fb8:	62dc      	str	r4, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001fba:	f7ff fb07 	bl	80015cc <HAL_SPI_Init>
 8001fbe:	b100      	cbz	r0, 8001fc2 <main+0x142>
 8001fc0:	e7fe      	b.n	8001fc0 <main+0x140>
  hspi2.Instance = SPI2;
 8001fc2:	4b51      	ldr	r3, [pc, #324]	; (8002108 <main+0x288>)
 8001fc4:	4a51      	ldr	r2, [pc, #324]	; (800210c <main+0x28c>)
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8001fc6:	6058      	str	r0, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001fc8:	6098      	str	r0, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001fca:	60d8      	str	r0, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001fcc:	6118      	str	r0, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001fce:	6158      	str	r0, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8001fd0:	6198      	str	r0, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001fd2:	61d8      	str	r0, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001fd4:	6218      	str	r0, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001fd6:	6258      	str	r0, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fd8:	6298      	str	r0, [r3, #40]	; 0x28
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001fda:	4618      	mov	r0, r3
  hspi2.Instance = SPI2;
 8001fdc:	601a      	str	r2, [r3, #0]
  hspi2.Init.CRCPolynomial = 10;
 8001fde:	62dc      	str	r4, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001fe0:	f7ff faf4 	bl	80015cc <HAL_SPI_Init>
 8001fe4:	b100      	cbz	r0, 8001fe8 <main+0x168>
 8001fe6:	e7fe      	b.n	8001fe6 <main+0x166>
  htim1.Instance = TIM1;
 8001fe8:	4c49      	ldr	r4, [pc, #292]	; (8002110 <main+0x290>)
 8001fea:	4b4a      	ldr	r3, [pc, #296]	; (8002114 <main+0x294>)
  htim1.Init.Prescaler = 0;
 8001fec:	6060      	str	r0, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fee:	60a0      	str	r0, [r4, #8]
  htim1.Init.Period = 0;
 8001ff0:	60e0      	str	r0, [r4, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ff2:	6120      	str	r0, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ff4:	6160      	str	r0, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ff6:	61a0      	str	r0, [r4, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ff8:	4620      	mov	r0, r4
  htim1.Instance = TIM1;
 8001ffa:	6023      	str	r3, [r4, #0]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ffc:	f7ff fc88 	bl	8001910 <HAL_TIM_Base_Init>
 8002000:	b100      	cbz	r0, 8002004 <main+0x184>
 8002002:	e7fe      	b.n	8002002 <main+0x182>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002004:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002008:	ad12      	add	r5, sp, #72	; 0x48
 800200a:	f845 3d2c 	str.w	r3, [r5, #-44]!
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800200e:	4629      	mov	r1, r5
 8002010:	4620      	mov	r0, r4
 8002012:	f7ff fb8c 	bl	800172e <HAL_TIM_ConfigClockSource>
 8002016:	b100      	cbz	r0, 800201a <main+0x19a>
 8002018:	e7fe      	b.n	8002018 <main+0x198>
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 800201a:	4620      	mov	r0, r4
 800201c:	f7ff fcac 	bl	8001978 <HAL_TIM_IC_Init>
 8002020:	b100      	cbz	r0, 8002024 <main+0x1a4>
 8002022:	e7fe      	b.n	8002022 <main+0x1a2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002024:	9005      	str	r0, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002026:	9006      	str	r0, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002028:	a905      	add	r1, sp, #20
 800202a:	4620      	mov	r0, r4
 800202c:	f7ff fdca 	bl	8001bc4 <HAL_TIMEx_MasterConfigSynchronization>
 8002030:	b100      	cbz	r0, 8002034 <main+0x1b4>
 8002032:	e7fe      	b.n	8002032 <main+0x1b2>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002034:	2200      	movs	r2, #0
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002036:	2301      	movs	r3, #1
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002038:	a90b      	add	r1, sp, #44	; 0x2c
 800203a:	4835      	ldr	r0, [pc, #212]	; (8002110 <main+0x290>)
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800203c:	920b      	str	r2, [sp, #44]	; 0x2c
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800203e:	930c      	str	r3, [sp, #48]	; 0x30
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002040:	920d      	str	r2, [sp, #52]	; 0x34
  sConfigIC.ICFilter = 0;
 8002042:	920e      	str	r2, [sp, #56]	; 0x38
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002044:	f7ff fd36 	bl	8001ab4 <HAL_TIM_IC_ConfigChannel>
 8002048:	b100      	cbz	r0, 800204c <main+0x1cc>
 800204a:	e7fe      	b.n	800204a <main+0x1ca>
  htim2.Instance = TIM2;
 800204c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002050:	4c31      	ldr	r4, [pc, #196]	; (8002118 <main+0x298>)
  htim2.Init.Prescaler = 0;
 8002052:	6060      	str	r0, [r4, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002054:	60a0      	str	r0, [r4, #8]
  htim2.Init.Period = 0;
 8002056:	60e0      	str	r0, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002058:	6120      	str	r0, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800205a:	61a0      	str	r0, [r4, #24]
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800205c:	4620      	mov	r0, r4
  htim2.Instance = TIM2;
 800205e:	6023      	str	r3, [r4, #0]
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8002060:	f7ff fc70 	bl	8001944 <HAL_TIM_OC_Init>
 8002064:	b100      	cbz	r0, 8002068 <main+0x1e8>
 8002066:	e7fe      	b.n	8002066 <main+0x1e6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002068:	9007      	str	r0, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800206a:	9008      	str	r0, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800206c:	4629      	mov	r1, r5
 800206e:	4620      	mov	r0, r4
 8002070:	f7ff fda8 	bl	8001bc4 <HAL_TIMEx_MasterConfigSynchronization>
 8002074:	4602      	mov	r2, r0
 8002076:	b100      	cbz	r0, 800207a <main+0x1fa>
 8002078:	e7fe      	b.n	8002078 <main+0x1f8>
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800207a:	900b      	str	r0, [sp, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 800207c:	900c      	str	r0, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800207e:	900d      	str	r0, [sp, #52]	; 0x34
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002080:	900f      	str	r0, [sp, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002082:	a90b      	add	r1, sp, #44	; 0x2c
 8002084:	4620      	mov	r0, r4
 8002086:	f7ff fcbd 	bl	8001a04 <HAL_TIM_OC_ConfigChannel>
 800208a:	4605      	mov	r5, r0
 800208c:	b100      	cbz	r0, 8002090 <main+0x210>
 800208e:	e7fe      	b.n	800208e <main+0x20e>
  HAL_TIM_MspPostInit(&htim2);
 8002090:	4620      	mov	r0, r4
  huart1.Init.BaudRate = 115200;
 8002092:	f44f 36e1 	mov.w	r6, #115200	; 0x1c200
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002096:	240c      	movs	r4, #12
  HAL_TIM_MspPostInit(&htim2);
 8002098:	f000 f9d2 	bl	8002440 <HAL_TIM_MspPostInit>
  huart1.Instance = USART1;
 800209c:	481f      	ldr	r0, [pc, #124]	; (800211c <main+0x29c>)
  huart1.Init.BaudRate = 115200;
 800209e:	4b20      	ldr	r3, [pc, #128]	; (8002120 <main+0x2a0>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80020a0:	6085      	str	r5, [r0, #8]
  huart1.Init.BaudRate = 115200;
 80020a2:	e880 0048 	stmia.w	r0, {r3, r6}
  huart1.Init.StopBits = UART_STOPBITS_1;
 80020a6:	60c5      	str	r5, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80020a8:	6105      	str	r5, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80020aa:	6144      	str	r4, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020ac:	6185      	str	r5, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80020ae:	61c5      	str	r5, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80020b0:	f7ff fe48 	bl	8001d44 <HAL_UART_Init>
 80020b4:	b100      	cbz	r0, 80020b8 <main+0x238>
 80020b6:	e7fe      	b.n	80020b6 <main+0x236>
  huart2.Instance = USART2;
 80020b8:	4b1a      	ldr	r3, [pc, #104]	; (8002124 <main+0x2a4>)
 80020ba:	4a1b      	ldr	r2, [pc, #108]	; (8002128 <main+0x2a8>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80020bc:	6098      	str	r0, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80020be:	60d8      	str	r0, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80020c0:	6118      	str	r0, [r3, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020c2:	6198      	str	r0, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80020c4:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80020c6:	4618      	mov	r0, r3
  huart2.Init.BaudRate = 115200;
 80020c8:	e883 0044 	stmia.w	r3, {r2, r6}
  huart2.Init.Mode = UART_MODE_TX_RX;
 80020cc:	615c      	str	r4, [r3, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80020ce:	f7ff fe39 	bl	8001d44 <HAL_UART_Init>
 80020d2:	b358      	cbz	r0, 800212c <main+0x2ac>
 80020d4:	e7fe      	b.n	80020d4 <main+0x254>
 80020d6:	bf00      	nop
 80020d8:	40021000 	.word	0x40021000
 80020dc:	40011000 	.word	0x40011000
 80020e0:	40011400 	.word	0x40011400
 80020e4:	20000160 	.word	0x20000160
 80020e8:	40012400 	.word	0x40012400
 80020ec:	2000011c 	.word	0x2000011c
 80020f0:	40006400 	.word	0x40006400
 80020f4:	200000c8 	.word	0x200000c8
 80020f8:	40005400 	.word	0x40005400
 80020fc:	000186a0 	.word	0x000186a0
 8002100:	20000210 	.word	0x20000210
 8002104:	40013000 	.word	0x40013000
 8002108:	2000002c 	.word	0x2000002c
 800210c:	40003800 	.word	0x40003800
 8002110:	200001d0 	.word	0x200001d0
 8002114:	40012c00 	.word	0x40012c00
 8002118:	20000268 	.word	0x20000268
 800211c:	20000190 	.word	0x20000190
 8002120:	40013800 	.word	0x40013800
 8002124:	200002a8 	.word	0x200002a8
 8002128:	40004400 	.word	0x40004400
  huart3.Instance = USART3;
 800212c:	4b0d      	ldr	r3, [pc, #52]	; (8002164 <main+0x2e4>)
 800212e:	4a0e      	ldr	r2, [pc, #56]	; (8002168 <main+0x2e8>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002130:	6098      	str	r0, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002132:	60d8      	str	r0, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002134:	6118      	str	r0, [r3, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002136:	6198      	str	r0, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002138:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800213a:	4618      	mov	r0, r3
  huart3.Init.BaudRate = 115200;
 800213c:	e883 0044 	stmia.w	r3, {r2, r6}
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002140:	615c      	str	r4, [r3, #20]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002142:	f7ff fdff 	bl	8001d44 <HAL_UART_Init>
 8002146:	b100      	cbz	r0, 800214a <main+0x2ca>
 8002148:	e7fe      	b.n	8002148 <main+0x2c8>
  HAL_SPI_Receive_IT(&hspi2, RPi_SPI.rx_buff, 2);
 800214a:	4c08      	ldr	r4, [pc, #32]	; (800216c <main+0x2ec>)
  initADC();
 800214c:	f7ff fe6e 	bl	8001e2c <initADC>
  HAL_SPI_Receive_IT(&hspi2, RPi_SPI.rx_buff, 2);
 8002150:	2202      	movs	r2, #2
 8002152:	78a1      	ldrb	r1, [r4, #2]
 8002154:	4806      	ldr	r0, [pc, #24]	; (8002170 <main+0x2f0>)
 8002156:	f7ff f875 	bl	8001244 <HAL_SPI_Receive_IT>
	  RPi_SPI.data = ReadAnalogADC1( RPI_3V3_SENSE );
 800215a:	2005      	movs	r0, #5
 800215c:	f7ff fe74 	bl	8001e48 <ReadAnalogADC1>
 8002160:	7060      	strb	r0, [r4, #1]
 8002162:	e7fa      	b.n	800215a <main+0x2da>
 8002164:	20000088 	.word	0x20000088
 8002168:	40004800 	.word	0x40004800
 800216c:	20000084 	.word	0x20000084
 8002170:	2000002c 	.word	0x2000002c

08002174 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002174:	4b20      	ldr	r3, [pc, #128]	; (80021f8 <HAL_MspInit+0x84>)
{
 8002176:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002178:	699a      	ldr	r2, [r3, #24]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800217a:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 800217c:	f042 0201 	orr.w	r2, r2, #1
 8002180:	619a      	str	r2, [r3, #24]
 8002182:	699b      	ldr	r3, [r3, #24]
 8002184:	f003 0301 	and.w	r3, r3, #1
 8002188:	9301      	str	r3, [sp, #4]
 800218a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800218c:	f7fe fa76 	bl	800067c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002190:	2200      	movs	r2, #0
 8002192:	f06f 000b 	mvn.w	r0, #11
 8002196:	4611      	mov	r1, r2
 8002198:	f7fe fa82 	bl	80006a0 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800219c:	2200      	movs	r2, #0
 800219e:	f06f 000a 	mvn.w	r0, #10
 80021a2:	4611      	mov	r1, r2
 80021a4:	f7fe fa7c 	bl	80006a0 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80021a8:	2200      	movs	r2, #0
 80021aa:	f06f 0009 	mvn.w	r0, #9
 80021ae:	4611      	mov	r1, r2
 80021b0:	f7fe fa76 	bl	80006a0 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80021b4:	2200      	movs	r2, #0
 80021b6:	f06f 0004 	mvn.w	r0, #4
 80021ba:	4611      	mov	r1, r2
 80021bc:	f7fe fa70 	bl	80006a0 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80021c0:	2200      	movs	r2, #0
 80021c2:	f06f 0003 	mvn.w	r0, #3
 80021c6:	4611      	mov	r1, r2
 80021c8:	f7fe fa6a 	bl	80006a0 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80021cc:	2200      	movs	r2, #0
 80021ce:	f06f 0001 	mvn.w	r0, #1
 80021d2:	4611      	mov	r1, r2
 80021d4:	f7fe fa64 	bl	80006a0 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80021d8:	2200      	movs	r2, #0
 80021da:	f04f 30ff 	mov.w	r0, #4294967295
 80021de:	4611      	mov	r1, r2
 80021e0:	f7fe fa5e 	bl	80006a0 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80021e4:	4a05      	ldr	r2, [pc, #20]	; (80021fc <HAL_MspInit+0x88>)
 80021e6:	6853      	ldr	r3, [r2, #4]
 80021e8:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80021ec:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80021f0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021f2:	b003      	add	sp, #12
 80021f4:	f85d fb04 	ldr.w	pc, [sp], #4
 80021f8:	40021000 	.word	0x40021000
 80021fc:	40010000 	.word	0x40010000

08002200 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002200:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8002202:	6802      	ldr	r2, [r0, #0]
 8002204:	4b12      	ldr	r3, [pc, #72]	; (8002250 <HAL_ADC_MspInit+0x50>)
{
 8002206:	b086      	sub	sp, #24
  if(hadc->Instance==ADC1)
 8002208:	429a      	cmp	r2, r3
 800220a:	d11f      	bne.n	800224c <HAL_ADC_MspInit+0x4c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800220c:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8002210:	699a      	ldr	r2, [r3, #24]
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002212:	2403      	movs	r4, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002214:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002218:	619a      	str	r2, [r3, #24]
 800221a:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800221c:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 800221e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002222:	9301      	str	r3, [sp, #4]
 8002224:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8002226:	233f      	movs	r3, #63	; 0x3f
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002228:	480a      	ldr	r0, [pc, #40]	; (8002254 <HAL_ADC_MspInit+0x54>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 800222a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800222c:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800222e:	f7fe fae5 	bl	80007fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 8002232:	23f3      	movs	r3, #243	; 0xf3
                          |GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002234:	a902      	add	r1, sp, #8
 8002236:	4808      	ldr	r0, [pc, #32]	; (8002258 <HAL_ADC_MspInit+0x58>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 8002238:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800223a:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800223c:	f7fe fade 	bl	80007fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002240:	a902      	add	r1, sp, #8
 8002242:	4806      	ldr	r0, [pc, #24]	; (800225c <HAL_ADC_MspInit+0x5c>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002244:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002246:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002248:	f7fe fad8 	bl	80007fc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800224c:	b006      	add	sp, #24
 800224e:	bd10      	pop	{r4, pc}
 8002250:	40012400 	.word	0x40012400
 8002254:	40011000 	.word	0x40011000
 8002258:	40010800 	.word	0x40010800
 800225c:	40010c00 	.word	0x40010c00

08002260 <HAL_CAN_MspInit>:
  }

}

void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002260:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hcan->Instance==CAN1)
 8002262:	6802      	ldr	r2, [r0, #0]
 8002264:	4b17      	ldr	r3, [pc, #92]	; (80022c4 <HAL_CAN_MspInit+0x64>)
 8002266:	429a      	cmp	r2, r3
 8002268:	d128      	bne.n	80022bc <HAL_CAN_MspInit+0x5c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800226a:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 800226e:	69da      	ldr	r2, [r3, #28]
    PB9     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002270:	a902      	add	r1, sp, #8
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002272:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8002276:	61da      	str	r2, [r3, #28]
 8002278:	69db      	ldr	r3, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800227a:	4813      	ldr	r0, [pc, #76]	; (80022c8 <HAL_CAN_MspInit+0x68>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 800227c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002280:	9301      	str	r3, [sp, #4]
 8002282:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002284:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002288:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800228a:	2300      	movs	r3, #0
 800228c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228e:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002290:	f7fe fab4 	bl	80007fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002294:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002298:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800229a:	2302      	movs	r3, #2
 800229c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800229e:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022a0:	a902      	add	r1, sp, #8
 80022a2:	4809      	ldr	r0, [pc, #36]	; (80022c8 <HAL_CAN_MspInit+0x68>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022a4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022a6:	f7fe faa9 	bl	80007fc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 80022aa:	4a08      	ldr	r2, [pc, #32]	; (80022cc <HAL_CAN_MspInit+0x6c>)
 80022ac:	6853      	ldr	r3, [r2, #4]
 80022ae:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 80022b2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80022b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022ba:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80022bc:	b007      	add	sp, #28
 80022be:	f85d fb04 	ldr.w	pc, [sp], #4
 80022c2:	bf00      	nop
 80022c4:	40006400 	.word	0x40006400
 80022c8:	40010c00 	.word	0x40010c00
 80022cc:	40010000 	.word	0x40010000

080022d0 <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80022d0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 80022d2:	6802      	ldr	r2, [r0, #0]
 80022d4:	4b0c      	ldr	r3, [pc, #48]	; (8002308 <HAL_I2C_MspInit+0x38>)
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d113      	bne.n	8002302 <HAL_I2C_MspInit+0x32>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80022da:	23c0      	movs	r3, #192	; 0xc0
 80022dc:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022de:	2312      	movs	r3, #18
 80022e0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022e2:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022e4:	a902      	add	r1, sp, #8
 80022e6:	4809      	ldr	r0, [pc, #36]	; (800230c <HAL_I2C_MspInit+0x3c>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022e8:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022ea:	f7fe fa87 	bl	80007fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80022ee:	4b08      	ldr	r3, [pc, #32]	; (8002310 <HAL_I2C_MspInit+0x40>)
 80022f0:	69da      	ldr	r2, [r3, #28]
 80022f2:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80022f6:	61da      	str	r2, [r3, #28]
 80022f8:	69db      	ldr	r3, [r3, #28]
 80022fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022fe:	9301      	str	r3, [sp, #4]
 8002300:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002302:	b007      	add	sp, #28
 8002304:	f85d fb04 	ldr.w	pc, [sp], #4
 8002308:	40005400 	.word	0x40005400
 800230c:	40010c00 	.word	0x40010c00
 8002310:	40021000 	.word	0x40021000

08002314 <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002314:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 8002316:	6803      	ldr	r3, [r0, #0]
 8002318:	4a2a      	ldr	r2, [pc, #168]	; (80023c4 <HAL_SPI_MspInit+0xb0>)
{
 800231a:	b086      	sub	sp, #24
  if(hspi->Instance==SPI1)
 800231c:	4293      	cmp	r3, r2
 800231e:	d125      	bne.n	800236c <HAL_SPI_MspInit+0x58>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002320:	4b29      	ldr	r3, [pc, #164]	; (80023c8 <HAL_SPI_MspInit+0xb4>)
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002322:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002324:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002326:	4829      	ldr	r0, [pc, #164]	; (80023cc <HAL_SPI_MspInit+0xb8>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002328:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800232c:	619a      	str	r2, [r3, #24]
 800232e:	699b      	ldr	r3, [r3, #24]
 8002330:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002334:	9300      	str	r3, [sp, #0]
 8002336:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8002338:	2328      	movs	r3, #40	; 0x28
 800233a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233c:	2302      	movs	r3, #2
 800233e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002340:	2303      	movs	r3, #3
 8002342:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002344:	f7fe fa5a 	bl	80007fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002348:	2310      	movs	r3, #16
 800234a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800234c:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800234e:	a902      	add	r1, sp, #8
 8002350:	481e      	ldr	r0, [pc, #120]	; (80023cc <HAL_SPI_MspInit+0xb8>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002352:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002354:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002356:	f7fe fa51 	bl	80007fc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 800235a:	4a1d      	ldr	r2, [pc, #116]	; (80023d0 <HAL_SPI_MspInit+0xbc>)
 800235c:	6853      	ldr	r3, [r2, #4]
 800235e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002362:	f043 0301 	orr.w	r3, r3, #1
 8002366:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002368:	b006      	add	sp, #24
 800236a:	bd10      	pop	{r4, pc}
  else if(hspi->Instance==SPI2)
 800236c:	4a19      	ldr	r2, [pc, #100]	; (80023d4 <HAL_SPI_MspInit+0xc0>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d1fa      	bne.n	8002368 <HAL_SPI_MspInit+0x54>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002372:	4b15      	ldr	r3, [pc, #84]	; (80023c8 <HAL_SPI_MspInit+0xb4>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002374:	2400      	movs	r4, #0
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002376:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002378:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI2_CLK_ENABLE();
 800237a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800237e:	61da      	str	r2, [r3, #28]
 8002380:	69db      	ldr	r3, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002382:	4812      	ldr	r0, [pc, #72]	; (80023cc <HAL_SPI_MspInit+0xb8>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002384:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002388:	9301      	str	r3, [sp, #4]
 800238a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 800238c:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002390:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8002392:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002394:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002396:	f7fe fa31 	bl	80007fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800239a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800239e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a0:	2302      	movs	r3, #2
 80023a2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023a4:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023a6:	a902      	add	r1, sp, #8
 80023a8:	4808      	ldr	r0, [pc, #32]	; (80023cc <HAL_SPI_MspInit+0xb8>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023aa:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023ac:	f7fe fa26 	bl	80007fc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80023b0:	4622      	mov	r2, r4
 80023b2:	4621      	mov	r1, r4
 80023b4:	2024      	movs	r0, #36	; 0x24
 80023b6:	f7fe f973 	bl	80006a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80023ba:	2024      	movs	r0, #36	; 0x24
 80023bc:	f7fe f9a4 	bl	8000708 <HAL_NVIC_EnableIRQ>
}
 80023c0:	e7d2      	b.n	8002368 <HAL_SPI_MspInit+0x54>
 80023c2:	bf00      	nop
 80023c4:	40013000 	.word	0x40013000
 80023c8:	40021000 	.word	0x40021000
 80023cc:	40010c00 	.word	0x40010c00
 80023d0:	40010000 	.word	0x40010000
 80023d4:	40003800 	.word	0x40003800

080023d8 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80023d8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_base->Instance==TIM1)
 80023da:	6802      	ldr	r2, [r0, #0]
 80023dc:	4b0d      	ldr	r3, [pc, #52]	; (8002414 <HAL_TIM_Base_MspInit+0x3c>)
 80023de:	429a      	cmp	r2, r3
 80023e0:	d114      	bne.n	800240c <HAL_TIM_Base_MspInit+0x34>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80023e2:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80023e6:	699a      	ldr	r2, [r3, #24]
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023e8:	a902      	add	r1, sp, #8
    __HAL_RCC_TIM1_CLK_ENABLE();
 80023ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80023ee:	619a      	str	r2, [r3, #24]
 80023f0:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023f2:	4809      	ldr	r0, [pc, #36]	; (8002418 <HAL_TIM_Base_MspInit+0x40>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 80023f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80023f8:	9301      	str	r3, [sp, #4]
 80023fa:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80023fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002400:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002402:	2300      	movs	r3, #0
 8002404:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002406:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002408:	f7fe f9f8 	bl	80007fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800240c:	b007      	add	sp, #28
 800240e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002412:	bf00      	nop
 8002414:	40012c00 	.word	0x40012c00
 8002418:	40010800 	.word	0x40010800

0800241c <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{

  if(htim_oc->Instance==TIM2)
 800241c:	6803      	ldr	r3, [r0, #0]
{
 800241e:	b082      	sub	sp, #8
  if(htim_oc->Instance==TIM2)
 8002420:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002424:	d10a      	bne.n	800243c <HAL_TIM_OC_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002426:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800242a:	69da      	ldr	r2, [r3, #28]
 800242c:	f042 0201 	orr.w	r2, r2, #1
 8002430:	61da      	str	r2, [r3, #28]
 8002432:	69db      	ldr	r3, [r3, #28]
 8002434:	f003 0301 	and.w	r3, r3, #1
 8002438:	9301      	str	r3, [sp, #4]
 800243a:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800243c:	b002      	add	sp, #8
 800243e:	4770      	bx	lr

08002440 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002440:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM2)
 8002442:	6803      	ldr	r3, [r0, #0]
 8002444:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002448:	d112      	bne.n	8002470 <HAL_TIM_MspPostInit+0x30>
  /* USER CODE END TIM2_MspPostInit 0 */
  
    /**TIM2 GPIO Configuration    
    PA15     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800244a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800244e:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002450:	2302      	movs	r3, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002452:	4669      	mov	r1, sp
 8002454:	4808      	ldr	r0, [pc, #32]	; (8002478 <HAL_TIM_MspPostInit+0x38>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002456:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002458:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800245a:	f7fe f9cf 	bl	80007fc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 800245e:	4a07      	ldr	r2, [pc, #28]	; (800247c <HAL_TIM_MspPostInit+0x3c>)
 8002460:	6853      	ldr	r3, [r2, #4]
 8002462:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002466:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800246a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800246e:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002470:	b005      	add	sp, #20
 8002472:	f85d fb04 	ldr.w	pc, [sp], #4
 8002476:	bf00      	nop
 8002478:	40010800 	.word	0x40010800
 800247c:	40010000 	.word	0x40010000

08002480 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002480:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8002482:	6803      	ldr	r3, [r0, #0]
 8002484:	4a2f      	ldr	r2, [pc, #188]	; (8002544 <HAL_UART_MspInit+0xc4>)
{
 8002486:	b089      	sub	sp, #36	; 0x24
  if(huart->Instance==USART1)
 8002488:	4293      	cmp	r3, r2
 800248a:	d121      	bne.n	80024d0 <HAL_UART_MspInit+0x50>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800248c:	4b2e      	ldr	r3, [pc, #184]	; (8002548 <HAL_UART_MspInit+0xc8>)
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800248e:	a904      	add	r1, sp, #16
    __HAL_RCC_USART1_CLK_ENABLE();
 8002490:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002492:	482e      	ldr	r0, [pc, #184]	; (800254c <HAL_UART_MspInit+0xcc>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8002494:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002498:	619a      	str	r2, [r3, #24]
 800249a:	699b      	ldr	r3, [r3, #24]
 800249c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024a0:	9301      	str	r3, [sp, #4]
 80024a2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80024a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024a8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024aa:	2302      	movs	r3, #2
 80024ac:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024ae:	2303      	movs	r3, #3
 80024b0:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024b2:	f7fe f9a3 	bl	80007fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80024b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80024ba:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024bc:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024be:	4823      	ldr	r0, [pc, #140]	; (800254c <HAL_UART_MspInit+0xcc>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024c0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c2:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024c4:	a904      	add	r1, sp, #16
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024c6:	f7fe f999 	bl	80007fc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80024ca:	b009      	add	sp, #36	; 0x24
 80024cc:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(huart->Instance==USART2)
 80024d0:	4a1f      	ldr	r2, [pc, #124]	; (8002550 <HAL_UART_MspInit+0xd0>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d115      	bne.n	8002502 <HAL_UART_MspInit+0x82>
    __HAL_RCC_USART2_CLK_ENABLE();
 80024d6:	4b1c      	ldr	r3, [pc, #112]	; (8002548 <HAL_UART_MspInit+0xc8>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024d8:	a904      	add	r1, sp, #16
    __HAL_RCC_USART2_CLK_ENABLE();
 80024da:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024dc:	481b      	ldr	r0, [pc, #108]	; (800254c <HAL_UART_MspInit+0xcc>)
    __HAL_RCC_USART2_CLK_ENABLE();
 80024de:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80024e2:	61da      	str	r2, [r3, #28]
 80024e4:	69db      	ldr	r3, [r3, #28]
 80024e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024ea:	9302      	str	r3, [sp, #8]
 80024ec:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80024ee:	2304      	movs	r3, #4
 80024f0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f2:	2302      	movs	r3, #2
 80024f4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024f6:	2303      	movs	r3, #3
 80024f8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024fa:	f7fe f97f 	bl	80007fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80024fe:	2308      	movs	r3, #8
 8002500:	e7db      	b.n	80024ba <HAL_UART_MspInit+0x3a>
  else if(huart->Instance==USART3)
 8002502:	4a14      	ldr	r2, [pc, #80]	; (8002554 <HAL_UART_MspInit+0xd4>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d1e0      	bne.n	80024ca <HAL_UART_MspInit+0x4a>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002508:	4b0f      	ldr	r3, [pc, #60]	; (8002548 <HAL_UART_MspInit+0xc8>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800250a:	a904      	add	r1, sp, #16
    __HAL_RCC_USART3_CLK_ENABLE();
 800250c:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800250e:	4812      	ldr	r0, [pc, #72]	; (8002558 <HAL_UART_MspInit+0xd8>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8002510:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002514:	61da      	str	r2, [r3, #28]
 8002516:	69db      	ldr	r3, [r3, #28]
 8002518:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800251c:	9303      	str	r3, [sp, #12]
 800251e:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002520:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002524:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002526:	2302      	movs	r3, #2
 8002528:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800252a:	2303      	movs	r3, #3
 800252c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800252e:	f7fe f965 	bl	80007fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002532:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002536:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002538:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800253a:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800253c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800253e:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002540:	4805      	ldr	r0, [pc, #20]	; (8002558 <HAL_UART_MspInit+0xd8>)
 8002542:	e7c0      	b.n	80024c6 <HAL_UART_MspInit+0x46>
 8002544:	40013800 	.word	0x40013800
 8002548:	40021000 	.word	0x40021000
 800254c:	40010800 	.word	0x40010800
 8002550:	40004400 	.word	0x40004400
 8002554:	40004800 	.word	0x40004800
 8002558:	40010c00 	.word	0x40010c00

0800255c <NMI_Handler>:
 800255c:	4770      	bx	lr

0800255e <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800255e:	e7fe      	b.n	800255e <HardFault_Handler>

08002560 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8002560:	e7fe      	b.n	8002560 <MemManage_Handler>

08002562 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8002562:	e7fe      	b.n	8002562 <BusFault_Handler>

08002564 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8002564:	e7fe      	b.n	8002564 <UsageFault_Handler>

08002566 <SVC_Handler>:
 8002566:	4770      	bx	lr

08002568 <DebugMon_Handler>:
 8002568:	4770      	bx	lr

0800256a <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800256a:	4770      	bx	lr

0800256c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800256c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800256e:	f7fd fe23 	bl	80001b8 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002572:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8002576:	f7fe b8f5 	b.w	8000764 <HAL_SYSTICK_IRQHandler>
	...

0800257c <SPI2_IRQHandler>:
void SPI2_IRQHandler(void)
{
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800257c:	4801      	ldr	r0, [pc, #4]	; (8002584 <SPI2_IRQHandler+0x8>)
 800257e:	f7fe bfb5 	b.w	80014ec <HAL_SPI_IRQHandler>
 8002582:	bf00      	nop
 8002584:	2000002c 	.word	0x2000002c

08002588 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002588:	4b0f      	ldr	r3, [pc, #60]	; (80025c8 <SystemInit+0x40>)
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	f042 0201 	orr.w	r2, r2, #1
 8002590:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002592:	6859      	ldr	r1, [r3, #4]
 8002594:	4a0d      	ldr	r2, [pc, #52]	; (80025cc <SystemInit+0x44>)
 8002596:	400a      	ands	r2, r1
 8002598:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80025a0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80025a4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80025ac:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80025ae:	685a      	ldr	r2, [r3, #4]
 80025b0:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80025b4:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80025b6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80025ba:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80025bc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80025c0:	4b03      	ldr	r3, [pc, #12]	; (80025d0 <SystemInit+0x48>)
 80025c2:	609a      	str	r2, [r3, #8]
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	40021000 	.word	0x40021000
 80025cc:	f8ff0000 	.word	0xf8ff0000
 80025d0:	e000ed00 	.word	0xe000ed00

080025d4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80025d4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80025d6:	e003      	b.n	80025e0 <LoopCopyDataInit>

080025d8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80025d8:	4b0b      	ldr	r3, [pc, #44]	; (8002608 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80025da:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80025dc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80025de:	3104      	adds	r1, #4

080025e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80025e0:	480a      	ldr	r0, [pc, #40]	; (800260c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80025e2:	4b0b      	ldr	r3, [pc, #44]	; (8002610 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80025e4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80025e6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80025e8:	d3f6      	bcc.n	80025d8 <CopyDataInit>
  ldr r2, =_sbss
 80025ea:	4a0a      	ldr	r2, [pc, #40]	; (8002614 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80025ec:	e002      	b.n	80025f4 <LoopFillZerobss>

080025ee <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80025ee:	2300      	movs	r3, #0
  str r3, [r2], #4
 80025f0:	f842 3b04 	str.w	r3, [r2], #4

080025f4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80025f4:	4b08      	ldr	r3, [pc, #32]	; (8002618 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80025f6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80025f8:	d3f9      	bcc.n	80025ee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80025fa:	f7ff ffc5 	bl	8002588 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80025fe:	f000 f80f 	bl	8002620 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002602:	f7ff fc3d 	bl	8001e80 <main>
  bx lr
 8002606:	4770      	bx	lr
  ldr r3, =_sidata
 8002608:	080026b0 	.word	0x080026b0
  ldr r0, =_sdata
 800260c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002610:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8002614:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8002618:	200002f4 	.word	0x200002f4

0800261c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800261c:	e7fe      	b.n	800261c <ADC1_2_IRQHandler>
	...

08002620 <__libc_init_array>:
 8002620:	b570      	push	{r4, r5, r6, lr}
 8002622:	2500      	movs	r5, #0
 8002624:	4e0c      	ldr	r6, [pc, #48]	; (8002658 <__libc_init_array+0x38>)
 8002626:	4c0d      	ldr	r4, [pc, #52]	; (800265c <__libc_init_array+0x3c>)
 8002628:	1ba4      	subs	r4, r4, r6
 800262a:	10a4      	asrs	r4, r4, #2
 800262c:	42a5      	cmp	r5, r4
 800262e:	d109      	bne.n	8002644 <__libc_init_array+0x24>
 8002630:	f000 f81a 	bl	8002668 <_init>
 8002634:	2500      	movs	r5, #0
 8002636:	4e0a      	ldr	r6, [pc, #40]	; (8002660 <__libc_init_array+0x40>)
 8002638:	4c0a      	ldr	r4, [pc, #40]	; (8002664 <__libc_init_array+0x44>)
 800263a:	1ba4      	subs	r4, r4, r6
 800263c:	10a4      	asrs	r4, r4, #2
 800263e:	42a5      	cmp	r5, r4
 8002640:	d105      	bne.n	800264e <__libc_init_array+0x2e>
 8002642:	bd70      	pop	{r4, r5, r6, pc}
 8002644:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002648:	4798      	blx	r3
 800264a:	3501      	adds	r5, #1
 800264c:	e7ee      	b.n	800262c <__libc_init_array+0xc>
 800264e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002652:	4798      	blx	r3
 8002654:	3501      	adds	r5, #1
 8002656:	e7f2      	b.n	800263e <__libc_init_array+0x1e>
 8002658:	080026a8 	.word	0x080026a8
 800265c:	080026a8 	.word	0x080026a8
 8002660:	080026a8 	.word	0x080026a8
 8002664:	080026ac 	.word	0x080026ac

08002668 <_init>:
 8002668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800266a:	bf00      	nop
 800266c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800266e:	bc08      	pop	{r3}
 8002670:	469e      	mov	lr, r3
 8002672:	4770      	bx	lr

08002674 <_fini>:
 8002674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002676:	bf00      	nop
 8002678:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800267a:	bc08      	pop	{r3}
 800267c:	469e      	mov	lr, r3
 800267e:	4770      	bx	lr
