import os
import streamlit as st
import cv2
import numpy as np
from PIL import Image
from streamlit_drawable_canvas import st_canvas
import pandas as pd
import tkinter as tk
from tkinter import simpledialog
import matplotlib.pyplot as plt

from detector.fasterrcnn_detector import FasterRCNNDetector
from detector.hole_detector import HoleDetector
from detector.resistor_detector import ResistorEndpointDetector
from detector.led_detector import LedEndpointDetector
from detector.diode_detector import ResistorEndpointDetector as DiodeEndpointDetector
from detector.ic_chip_detector import ICChipPinDetector
from detector.wire_detector import WireDetector
from circuit_generator import generate_circuit
from checker.error_checker import ErrorChecker
from diagram import get_n_clicks

# ì ˆëŒ€ê²½ë¡œ ì„¤ì •
BASE_DIR = os.path.dirname(os.path.abspath(__file__))
MODEL_PATH = os.path.join(BASE_DIR, "model", "fasterrcnn.pt")

# ìº”ë²„ìŠ¤ í¬ê¸° (main.pyì™€ ë™ì¼í•˜ê²Œ 640x640ìœ¼ë¡œ ê³ ì •)
DISPLAY_SIZE = 640
MAX_DISPLAY_WIDTH = DISPLAY_SIZE
MAX_DISPLAY_HEIGHT = DISPLAY_SIZE

# ì „ì²´ ë‹¨ê³„ ìˆ˜
TOTAL_PAGES = 12

# ì„¸ì…˜ ìƒíƒœ ì´ˆê¸°í™”
if 'page' not in st.session_state:
    st.session_state.page = 1
if 'processing' not in st.session_state:
    st.session_state.processing = False

# ì»´í¬ë„ŒíŠ¸ ìƒ‰ìƒ ë§¤í•‘
COLOR_MAP = {
    'Resistor': '#e63946',
    'LED': '#f4a261',
    'Diode': '#457b9d',
    'IC': '#9d4edd',
    'Line_area': '#2a9d8f',
    'Capacitor': '#6c757d'
}

# Utility functions
@st.cache_data
def resize_image(img, target_size=DISPLAY_SIZE):
    """ì´ë¯¸ì§€ë¥¼ ì •ì‚¬ê°í˜•ìœ¼ë¡œ ë¦¬ì‚¬ì´ì¦ˆí•˜ê³  ìŠ¤ì¼€ì¼ ë°˜í™˜"""
    h, w = img.shape[:2]
    # ì •ì‚¬ê°í˜•ìœ¼ë¡œ ë§Œë“¤ê¸° ìœ„í•´ ì‘ì€ ìª½ì— ë§ì¶° í¬ë¡­
    size = min(h, w)
    scale = target_size / size
    
    # ì¤‘ì•™ í¬ë¡­
    start_y = (h - size) // 2
    start_x = (w - size) // 2
    cropped = img[start_y:start_y+size, start_x:start_x+size]
    
    # 640x640ìœ¼ë¡œ ë¦¬ì‚¬ì´ì¦ˆ
    resized = cv2.resize(cropped, (target_size, target_size))
    return resized, scale, (start_x, start_y)

def show_navigation(page_num, prev_enabled=True, next_enabled=True):
    """ë„¤ë¹„ê²Œì´ì…˜ ë²„íŠ¼ì„ í‘œì‹œí•˜ê³  í˜ì´ì§€ ì „í™˜ì„ ì²˜ë¦¬í•©ë‹ˆë‹¤."""
    cols = st.columns([1, 2, 1])
    
    # ì´ì „ ë²„íŠ¼
    if cols[0].button("â—€ï¸ Previous", key=f"prev_{page_num}", disabled=not prev_enabled or page_num <= 1):
        st.session_state.page = max(1, page_num - 1)
        st.rerun()
    
    # ì§„í–‰ë¥  í‘œì‹œ
    with cols[1]:
        progress = page_num / TOTAL_PAGES
        st.progress(progress)
        st.write(f"Step {page_num} of {TOTAL_PAGES}")
    
    # ë‹¤ìŒ ë²„íŠ¼
    if cols[2].button("Next â–¶ï¸", key=f"next_{page_num}", disabled=not next_enabled):
        st.session_state.page = min(TOTAL_PAGES, page_num + 1)
        st.rerun()

# 1) ì—…ë¡œë“œ & ì›ë³¸ í‘œì‹œ
def page_10_circuit_generation():
    st.subheader("Step 10: Circuit Generation")
    
    required_keys = ['fixed_pins', 'holes', 'hole_to_net', 'comp_values', 'power_points', 'voltage']
    missing = [k for k in required_keys if k not in st.session_state]
    
    if missing:
        st.error(f"âŒ Missing required data: {missing}")
        show_navigation(10, next_enabled=False)
        return
    
    with st.spinner("âš¡ Generating circuit diagram and SPICE file..."):
        try:
            # ì „ì› ìŒ ë³€í™˜ ë° ë‹¨ì ì°¾ê¸° (main.pyì˜ ë¡œì§ ì°¸ì¡°)
            all_endpoints = [pt for comp in st.session_state.fixed_pins for pt in comp['pins']]
            
            power_pairs = []
            voltage = st.session_state.voltage
            
            # í´ë¦­í•œ ìœ„ì¹˜ì—ì„œ ê°€ì¥ ê°€ê¹Œìš´ ì‹¤ì œ ì—”ë“œí¬ì¸íŠ¸ ì°¾ê¸°
            for plus_pt, minus_pt in [(st.session_state.power_points[0], st.session_state.power_points[1])]:
                closest_plus = min(all_endpoints, key=lambda p: (p[0]-plus_pt[0])**2 + (p[1]-plus_pt[1])**2)
                closest_minus = min(all_endpoints, key=lambda p: (p[0]-minus_pt[0])**2 + (p[1]-minus_pt[1])**2)
                
                # nearest_net í•¨ìˆ˜ êµ¬í˜„
                def find_nearest_net(pt):
                    hole_to_net = st.session_state.hole_to_net
                    closest = min(hole_to_net.keys(), key=lambda h: (h[0]-pt[0])**2 + (h[1]-pt[1])**2)
                    return hole_to_net[closest]
                
                net_plus = find_nearest_net(closest_plus)
                net_minus = find_nearest_net(closest_minus)
                
                # schemdrawìš© ê·¸ë¦¬ë“œ ì¢Œí‘œ ë³€í™˜ (640x640 ê¸°ì¤€)
                img_w = DISPLAY_SIZE
                comp_count = len([c for c in st.session_state.fixed_pins if c['class'] != 'Line_area'])
                grid_width = comp_count * 2 + 2
                x_plus_grid = closest_plus[0] / img_w * grid_width
                x_minus_grid = closest_minus[0] / img_w * grid_width
                
                power_pairs.append((net_plus, x_plus_grid, net_minus, x_minus_grid))
            
            # ì™€ì´ì–´ ì—°ê²° ì²˜ë¦¬
            wires = []
            for comp in st.session_state.fixed_pins:
                if comp['class'] == 'Line_area' and len(comp['pins']) == 2:
                    net1 = find_nearest_net(comp['pins'][0])
                    net2 = find_nearest_net(comp['pins'][1])
                    if net1 != net2:
                        wires.append((net1, net2))
            
            # íšŒë¡œ ìƒì„± (640x640 í¬ê¸°ë¡œ)
            mapped, hole_to_net = generate_circuit(
                all_comps=st.session_state.fixed_pins,
                holes=st.session_state.holes,
                wires=wires,
                voltage=voltage,
                output_spice=os.path.join(BASE_DIR, "circuit.spice"),
                output_img=os.path.join(BASE_DIR, "circuit.jpg"),
                hole_to_net=st.session_state.hole_to_net,
                power_pairs=power_pairs
            )
            
            st.session_state.circuit_components = mapped
            st.success("âœ… Circuit generated successfully!")
            
        except Exception as e:
            st.error(f"âŒ Circuit generation failed: {str(e)}")
            show_navigation(10, next_enabled=False)
            return
    
    # ê²°ê³¼ í‘œì‹œ
    col1, col2 = st.columns(2)
    
    with col1:
        img_path = os.path.join(BASE_DIR, "circuit.jpg")
        if os.path.exists(img_path):
            circuit_img = cv2.imread(img_path)
            if circuit_img is not None:
                st.image(cv2.cvtColor(circuit_img, cv2.COLOR_BGR2RGB), 
                        caption="Generated Circuit Diagram", use_container_width=True)
                st.session_state.circuit_img = circuit_img
    
    with col2:
        spice_path = os.path.join(BASE_DIR, "circuit.spice")
        if os.path.exists(spice_path):
            st.success("SPICE file generated!")
            with open(spice_path, 'r') as f:
                spice_content = f.read()
                st.text_area("SPICE Netlist", spice_content, height=200)
            
            with open(spice_path, 'rb') as f:
                st.download_button(
                    "ğŸ“¥ Download SPICE File",
                    f.read(),
                    file_name="circuit.spice",
                    mime="text/plain"
                )
            st.session_state.spice_file = spice_path
    
    show_navigation(10, next_enabled=True)

# 11) ì˜¤ë¥˜ ê²€ì‚¬
def page_11_error_checking():
    st.subheader("Step 11: Circuit Error Checking")
    
    if 'spice_file' not in st.session_state or not os.path.exists(st.session_state.spice_file):
        st.error("âŒ No SPICE file available for error checking.")
        show_navigation(11, next_enabled=False)
        return
    
    if 'circuit_components' not in st.session_state:
        st.error("âŒ No circuit components available for error checking.")
        show_navigation(11, next_enabled=False)
        return
    
    with st.spinner("ğŸ” Checking for circuit errors..."):
        try:
            # ì»´í¬ë„ŒíŠ¸ì™€ ë„· ë§¤í•‘ ìƒì„±
            components = st.session_state.circuit_components
            nets_mapping = {}
            
            for comp in components:
                n1, n2 = comp['nodes']
                nets_mapping.setdefault(n1, []).append(comp['name'])
                nets_mapping.setdefault(n2, []).append(comp['name'])
            
            # ì „ì› ì •ë³´ ì¶”ê°€ (power_pairsì—ì„œ ground_net ì¶”ì¶œ)
            power_pairs = getattr(st.session_state, 'power_pairs', [])
            ground_nodes = {power_pairs[0][2]} if power_pairs else set()
            
            # ErrorChecker ì‹¤í–‰
            checker = ErrorChecker(components, nets_mapping, ground_nodes=ground_nodes)
            errors = checker.run_all_checks()
            
            st.session_state.circuit_errors = errors
            
        except Exception as e:
            st.error(f"âŒ Error checking failed: {str(e)}")
            show_navigation(11, next_enabled=True)  # ì˜¤ë¥˜ê°€ ìˆì–´ë„ ë‹¤ìŒ ë‹¨ê³„ë¡œ ì§„í–‰ ê°€ëŠ¥
            return
    
    # ì˜¤ë¥˜ ê²°ê³¼ í‘œì‹œ
    if errors:
        st.warning(f"âš ï¸ Found {len(errors)} potential issues:")
        
        error_df = pd.DataFrame([
            {"Error Type": "Circuit Error", "Description": error}
            for error in errors
        ])
        st.dataframe(error_df, use_container_width=True)
        
        # ì˜¤ë¥˜ ìœ í˜•ë³„ ë¶„ë¥˜
        error_types = {}
        for error in errors:
            if "Open circuit" in error:
                error_types.setdefault("Open Circuits", []).append(error)
            elif "Short circuit" in error:
                error_types.setdefault("Short Circuits", []).append(error)
            elif "Floating" in error:
                error_types.setdefault("Floating Components", []).append(error)
            elif "voltage source" in error.lower():
                error_types.setdefault("Power Issues", []).append(error)
            else:
                error_types.setdefault("Other Issues", []).append(error)
        
        for error_type, error_list in error_types.items():
            with st.expander(f"{error_type} ({len(error_list)})"):
                for error in error_list:
                    st.write(f"â€¢ {error}")
    else:
        st.success("âœ… No circuit errors detected! Your circuit looks good.")
    
    show_navigation(11, next_enabled=True)

# 12) ìµœì¢… ìš”ì•½
def page_12_summary():
    st.subheader("Step 12: Project Summary")
    
    # í”„ë¡œì íŠ¸ ì™„ë£Œ ë©”ì‹œì§€
    st.balloons()
    st.success("ğŸ‰ Breadboard to Schematic conversion completed!")
    
    # ìš”ì•½ ì •ë³´
    col1, col2 = st.columns(2)
    
    with col1:
        st.markdown("### ğŸ“Š Analysis Results")
        
        # ì»´í¬ë„ŒíŠ¸ ìš”ì•½
        if 'final_comps' in st.session_state:
            comp_summary = {}
            for comp in st.session_state.final_comps:
                comp_type = comp['class']
                comp_summary[comp_type] = comp_summary.get(comp_type, 0) + 1
            
            st.write("**Detected Components:**")
            for comp_type, count in comp_summary.items():
                st.write(f"â€¢ {comp_type}: {count}")
        
        # í™€ê³¼ ë„· ìš”ì•½
        if 'holes' in st.session_state:
            st.write(f"**Holes Detected:** {len(st.session_state.holes)}")
        
        if 'nets' in st.session_state:
            st.write(f"**Net Clusters:** {len(st.session_state.nets)}")
        
        # ì „ì•• ì„¤ì •
        if 'voltage' in st.session_state:
            st.write(f"**Supply Voltage:** {st.session_state.voltage}V")
    
    with col2:
        st.markdown("### ğŸ“ Generated Files")
        
        # ë‹¤ìš´ë¡œë“œ ë§í¬ë“¤
        img_path = os.path.join(BASE_DIR, "circuit.jpg")
        spice_path = os.path.join(BASE_DIR, "circuit.spice")
        
        if os.path.exists(img_path):
            st.success("âœ… Circuit diagram generated")
            with open(img_path, 'rb') as f:
                st.download_button(
                    "ğŸ“¥ Download Circuit Image",
                    f.read(),
                    file_name="circuit_diagram.jpg",
                    mime="image/jpeg"
                )
        
        if os.path.exists(spice_path):
            st.success("âœ… SPICE netlist generated")
            with open(spice_path, 'rb') as f:
                st.download_button(
                    "ğŸ“¥ Download SPICE File",
                    f.read(),
                    file_name="circuit.spice",
                    mime="text/plain"
                )
        
        # GraphML íŒŒì¼ì´ ìˆë‹¤ë©´
        graphml_path = os.path.join(BASE_DIR, "circuit.graphml")
        if os.path.exists(graphml_path):
            st.success("âœ… Circuit graph generated")
            with open(graphml_path, 'rb') as f:
                st.download_button(
                    "ğŸ“¥ Download GraphML",
                    f.read(),
                    file_name="circuit.graphml",
                    mime="application/xml"
                )
    
    # ì˜¤ë¥˜ ìš”ì•½
    if 'circuit_errors' in st.session_state:
        if st.session_state.circuit_errors:
            st.warning(f"âš ï¸ {len(st.session_state.circuit_errors)} potential issues detected")
            with st.expander("View Error Details"):
                for error in st.session_state.circuit_errors:
                    st.write(f"â€¢ {error}")
        else:
            st.success("âœ… No circuit errors detected")
    
    # ìµœì¢… ì´ë¯¸ì§€ í‘œì‹œ (640x640)
    if 'circuit_img' in st.session_state:
        st.markdown("### ğŸ”Œ Final Circuit Diagram")
        st.image(cv2.cvtColor(st.session_state.circuit_img, cv2.COLOR_BGR2RGB), 
                caption=f"Generated Schematic ({DISPLAY_SIZE}x{DISPLAY_SIZE})", 
                use_container_width=False, width=DISPLAY_SIZE)
    
    # ì¬ì‹œì‘ ë²„íŠ¼
    st.markdown("---")
    col1, col2, col3 = st.columns([1, 1, 1])
    
    with col2:
        if st.button("ğŸ”„ Start New Project", key="restart", use_container_width=True):
            # ì„¸ì…˜ ìƒíƒœ ì´ˆê¸°í™”
            for key in list(st.session_state.keys()):
                if key != 'page':  # í˜ì´ì§€ëŠ” 1ë¡œ ë¦¬ì…‹
                    del st.session_state[key]
            st.session_state.page = 1
            st.rerun()
    
    # ì´ì „ ë²„íŠ¼ë§Œ í‘œì‹œ (ë‹¤ìŒ ë²„íŠ¼ ì—†ìŒ)
    cols = st.columns([1, 2, 1])
    if cols[0].button("â—€ï¸ Previous", key="prev_12"):
        st.session_state.page = 11
        st.rerun()
    
    with cols[1]:
        st.progress(1.0)
        st.write("Project Complete!")

# ë©”ì¸ ì•± ë¼ìš°íŒ…
def main():
    st.set_page_config(
        page_title="Breadboard to Schematic", 
        page_icon="ğŸ”Œ",
        layout="wide"
    )
    
    # ì‚¬ì´ë“œë°”ì— í˜ì´ì§€ ë„¤ë¹„ê²Œì´ì…˜
    with st.sidebar:
        st.title("ğŸ”Œ Navigation")
        page_names = [
            "1. Upload Image",
            "2. Adjust Corners", 
            "3. View Transform",
            "4. Edit Components",
            "5. Detect Holes",
            "6. Detect Pins",
            "7. Enter Values",
            "8. Adjust Pins",
            "9. Select Power",
            "10. Generate Circuit",
            "11. Check Errors",
            "12. Summary"
        ]
        
        current_page = st.session_state.page
        for i, name in enumerate(page_names, 1):
            if i == current_page:
                st.markdown(f"**â¤ {name}**")
            elif i < current_page:
                st.markdown(f"âœ… {name}")
            else:
                st.markdown(f"â¸ï¸ {name}")
        
        st.markdown("---")
        st.markdown("### ğŸ“‹ Progress")
        progress = (current_page - 1) / (TOTAL_PAGES - 1)
        st.progress(progress)
        st.write(f"{progress*100:.0f}% Complete")
    
    # ë©”ì¸ í˜ì´ì§€ ì»¨í…ì¸ 
    page = st.session_state.page
    
    if page == 1:
        page_1_upload()
    elif page == 2:
        page_2_corner_adjust()
    elif page == 3:
        page_3_transformed()
    elif page == 4:
        page_4_component_edit()
    elif page == 5:
        page_5_hole_detection()
    elif page == 6:
        page_6_pin_detection()
    elif page == 7:
        page_7_value_input()
    elif page == 8:
        page_8_manual_pin_adjustment()
    elif page == 9:
        page_9_power_selection()
    elif page == 10:
        page_10_circuit_generation()
    elif page == 11:
        page_11_error_checking()
    elif page == 12:
        page_12_summary()
    else:
        st.error("Invalid page number. Restarting...")
        st.session_state.page = 1
        st.rerun()

if __name__ == "__main__":
    main()