<stg><name>cshake256_simple_absorb_Pipeline_VITIS_LOOP_529_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %s

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %store_ln527 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln527"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc:0 %i_275 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_275"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:1 %icmp_ln529 = icmp_eq  i5 %i_275, i5 25

]]></Node>
<StgValue><ssdm name="icmp_ln529"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:2 %add_ln529 = add i5 %i_275, i5 1

]]></Node>
<StgValue><ssdm name="add_ln529"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln529 = br i1 %icmp_ln529, void %for.inc.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln529"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln527 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln527"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln527 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln527"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln529 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln529"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:3 %zext_ln530 = zext i5 %i_275

]]></Node>
<StgValue><ssdm name="zext_ln530"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:4 %s_addr = getelementptr i64 %s, i32 0, i32 %zext_ln530

]]></Node>
<StgValue><ssdm name="s_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="8">
<![CDATA[
for.inc.split:5 %store_ln530 = store void @_ssdm_op_Write.bram.i64, i5 %s_addr, i64 0, i8 255

]]></Node>
<StgValue><ssdm name="store_ln530"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:6 %store_ln527 = store i5 %add_ln529, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln527"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:7 %br_ln529 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln529"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln529" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0">
<![CDATA[
for.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="27" name="s" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="s"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="29" from="StgValue_28" to="i" fromId="28" toId="4">
</dataflow>
<dataflow id="31" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="30" toId="5">
</dataflow>
<dataflow id="32" from="s" to="specbramwithbyteenable_ln0" fromId="27" toId="5">
</dataflow>
<dataflow id="34" from="StgValue_33" to="store_ln527" fromId="33" toId="6">
</dataflow>
<dataflow id="35" from="i" to="store_ln527" fromId="4" toId="6">
</dataflow>
<dataflow id="36" from="i" to="i_275" fromId="4" toId="8">
</dataflow>
<dataflow id="37" from="i_275" to="icmp_ln529" fromId="8" toId="9">
</dataflow>
<dataflow id="39" from="StgValue_38" to="icmp_ln529" fromId="38" toId="9">
</dataflow>
<dataflow id="40" from="i_275" to="add_ln529" fromId="8" toId="10">
</dataflow>
<dataflow id="42" from="StgValue_41" to="add_ln529" fromId="41" toId="10">
</dataflow>
<dataflow id="43" from="icmp_ln529" to="br_ln529" fromId="9" toId="11">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecPipeline" to="specpipeline_ln527" fromId="44" toId="12">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specpipeline_ln527" fromId="46" toId="12">
</dataflow>
<dataflow id="49" from="StgValue_48" to="specpipeline_ln527" fromId="48" toId="12">
</dataflow>
<dataflow id="50" from="StgValue_48" to="specpipeline_ln527" fromId="48" toId="12">
</dataflow>
<dataflow id="51" from="StgValue_48" to="specpipeline_ln527" fromId="48" toId="12">
</dataflow>
<dataflow id="53" from="empty_44" to="specpipeline_ln527" fromId="52" toId="12">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln527" fromId="54" toId="13">
</dataflow>
<dataflow id="57" from="StgValue_56" to="speclooptripcount_ln527" fromId="56" toId="13">
</dataflow>
<dataflow id="58" from="StgValue_56" to="speclooptripcount_ln527" fromId="56" toId="13">
</dataflow>
<dataflow id="59" from="StgValue_56" to="speclooptripcount_ln527" fromId="56" toId="13">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecLoopName" to="specloopname_ln529" fromId="60" toId="14">
</dataflow>
<dataflow id="63" from="empty_1" to="specloopname_ln529" fromId="62" toId="14">
</dataflow>
<dataflow id="64" from="i_275" to="zext_ln530" fromId="8" toId="15">
</dataflow>
<dataflow id="65" from="s" to="s_addr" fromId="27" toId="16">
</dataflow>
<dataflow id="66" from="StgValue_48" to="s_addr" fromId="48" toId="16">
</dataflow>
<dataflow id="67" from="zext_ln530" to="s_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="69" from="_ssdm_op_Write.bram.i64" to="store_ln530" fromId="68" toId="17">
</dataflow>
<dataflow id="70" from="s_addr" to="store_ln530" fromId="16" toId="17">
</dataflow>
<dataflow id="72" from="StgValue_71" to="store_ln530" fromId="71" toId="17">
</dataflow>
<dataflow id="74" from="StgValue_73" to="store_ln530" fromId="73" toId="17">
</dataflow>
<dataflow id="75" from="add_ln529" to="store_ln527" fromId="10" toId="18">
</dataflow>
<dataflow id="76" from="i" to="store_ln527" fromId="4" toId="18">
</dataflow>
<dataflow id="77" from="icmp_ln529" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
