[2025-09-18 00:02:27] START suite=cs trace=cloud9_phase2_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2324291 heartbeat IPC: 4.302 cumulative IPC: 4.302 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4446976 cumulative IPC: 4.497 (Simulation time: 00 hr 01 min 09 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4446976 cumulative IPC: 4.497 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4446977 heartbeat IPC: 4.711 cumulative IPC: 5 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 15986346 heartbeat IPC: 0.8666 cumulative IPC: 0.8666 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 27245477 heartbeat IPC: 0.8882 cumulative IPC: 0.8773 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 38441477 heartbeat IPC: 0.8932 cumulative IPC: 0.8825 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 50063163 heartbeat IPC: 0.8605 cumulative IPC: 0.8769 (Simulation time: 00 hr 05 min 51 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 61419621 heartbeat IPC: 0.8806 cumulative IPC: 0.8776 (Simulation time: 00 hr 07 min 01 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 72553278 heartbeat IPC: 0.8982 cumulative IPC: 0.881 (Simulation time: 00 hr 08 min 07 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 84217560 heartbeat IPC: 0.8573 cumulative IPC: 0.8775 (Simulation time: 00 hr 09 min 19 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000018 cycles: 95672730 heartbeat IPC: 0.873 cumulative IPC: 0.8769 (Simulation time: 00 hr 10 min 30 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 107144401 heartbeat IPC: 0.8717 cumulative IPC: 0.8764 (Simulation time: 00 hr 11 min 40 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 113914074 cumulative IPC: 0.8779 (Simulation time: 00 hr 12 min 53 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 113914074 cumulative IPC: 0.8779 (Simulation time: 00 hr 12 min 53 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8779 instructions: 100000004 cycles: 113914074
CPU 0 Branch Prediction Accuracy: 99.8% MPKI: 0.01536 Average ROB Occupancy at Mispredict: 6.43e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01293
BRANCH_INDIRECT: 0.00189
BRANCH_CONDITIONAL: 0.00054
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 78565
LQ_STALL: 0
SQ_STALL: 156479


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 177.61111
REPLAY_LOAD: 89.17308
NON_REPLAY_LOAD: 11.648715

== Total ==
ADDR_TRANS: 3197
REPLAY_LOAD: 4637
NON_REPLAY_LOAD: 70731

== Counts ==
ADDR_TRANS: 18
REPLAY_LOAD: 52
NON_REPLAY_LOAD: 6072

cpu0->cpu0_STLB TOTAL        ACCESS:     280997 HIT:     279068 MISS:       1929 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     280997 HIT:     279068 MISS:       1929 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 328.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1604351 HIT:    1057927 MISS:     546424 MSHR_MERGE:       9395
cpu0->cpu0_L2C LOAD         ACCESS:     673537 HIT:     306710 MISS:     366827 MSHR_MERGE:          8
cpu0->cpu0_L2C RFO          ACCESS:      36769 HIT:       6845 MISS:      29924 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     428244 HIT:     282581 MISS:     145663 MSHR_MERGE:       9387
cpu0->cpu0_L2C WRITE        ACCESS:     462131 HIT:     461750 MISS:        381 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3670 HIT:         41 MISS:       3629 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     349172 ISSUED:     349172 USEFUL:     116998 USELESS:       2368
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 76.22 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7378458 HIT:    7366008 MISS:      12450 MSHR_MERGE:       4088
cpu0->cpu0_L1I LOAD         ACCESS:    7378458 HIT:    7366008 MISS:      12450 MSHR_MERGE:       4088
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 76.68 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22713935 HIT:   21431162 MISS:    1282773 MSHR_MERGE:     498084
cpu0->cpu0_L1D LOAD         ACCESS:   14668650 HIT:   13682915 MISS:     985735 MSHR_MERGE:     320558
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     498449 HIT:     409469 MISS:      88980 MSHR_MERGE:       9907
cpu0->cpu0_L1D WRITE        ACCESS:    7542732 HIT:    7338374 MISS:     204358 MSHR_MERGE:     167589
cpu0->cpu0_L1D TRANSLATION  ACCESS:       4104 HIT:        404 MISS:       3700 MSHR_MERGE:         30
cpu0->cpu0_L1D PREFETCH REQUESTED:     498455 ISSUED:     498449 USEFUL:      76014 USELESS:       3041
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 53.69 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6310382 HIT:    6303197 MISS:       7185 MSHR_MERGE:       3740
cpu0->cpu0_ITLB LOAD         ACCESS:    6310382 HIT:    6303197 MISS:       7185 MSHR_MERGE:       3740
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 17.4 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21988484 HIT:   21681424 MISS:     307060 MSHR_MERGE:      29508
cpu0->cpu0_DTLB LOAD         ACCESS:   21988484 HIT:   21681424 MISS:     307060 MSHR_MERGE:      29508
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.108 cycles
cpu0->LLC TOTAL        ACCESS:     854031 HIT:     566598 MISS:     287433 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     366819 HIT:     197729 MISS:     169090 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      29924 HIT:      12873 MISS:      17051 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     136276 HIT:      38718 MISS:      97558 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     317383 HIT:     317007 MISS:        376 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3629 HIT:        271 MISS:       3358 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3496
  ROW_BUFFER_MISS:     283531
  AVG DBUS CONGESTED CYCLE: 5.758
Channel 0 WQ ROW_BUFFER_HIT:      11988
  ROW_BUFFER_MISS:     133271
  FULL:          0
Channel 0 REFRESHES ISSUED:       9493

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        60136        51957        77830        38712
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1            0           60          635
  STLB miss resolved @ L2C                0            0            0            3           83
  STLB miss resolved @ LLC                0            1            1           44          265
  STLB miss resolved @ MEM                0            8            0          330         2812

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               5372           59          541           24          345
---------------------------------------------------------------
  STLB miss resolved @ L1D               13            0            1            8           50
  STLB miss resolved @ L2C                1            0            0            1            0
  STLB miss resolved @ LLC               10            2            0            6           34
  STLB miss resolved @ MEM               44            9            1           30          185
[2025-09-18 00:15:20] END   suite=cs trace=cloud9_phase2_core2 (rc=0)
