/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [6:0] _03_;
  wire [13:0] _04_;
  wire [19:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [37:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire [11:0] celloutsig_0_27z;
  wire [8:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire [28:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire [3:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [43:0] celloutsig_0_40z;
  wire [2:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_98z;
  wire celloutsig_0_99z;
  wire [5:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire [25:0] celloutsig_1_15z;
  wire [16:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [17:0] celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire [29:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_99z = !(celloutsig_0_38z[2] ? celloutsig_0_17z[2] : celloutsig_0_26z[1]);
  assign celloutsig_1_11z = !(celloutsig_1_10z[1] ? celloutsig_1_4z[13] : celloutsig_1_9z[5]);
  assign celloutsig_0_32z = ~_01_;
  assign celloutsig_0_10z = celloutsig_0_5z[7] | ~(celloutsig_0_6z[2]);
  assign celloutsig_0_98z = celloutsig_0_5z[2] | ~(celloutsig_0_40z[2]);
  assign celloutsig_0_19z = celloutsig_0_12z[0] | ~(celloutsig_0_16z[2]);
  assign celloutsig_0_0z = ~(in_data[18] ^ in_data[95]);
  reg [6:0] _13_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _13_ <= 7'h00;
    else _13_ <= celloutsig_0_11z[7:1];
  assign { _00_, _03_[5:0] } = _13_;
  reg [13:0] _14_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _14_ <= 14'h0000;
    else _14_ <= { celloutsig_0_11z[2:0], celloutsig_0_4z[2], celloutsig_0_4z[2], celloutsig_0_4z[0], celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_0z };
  assign { _04_[13:9], _02_, _04_[7:0] } = _14_;
  reg [19:0] _15_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _15_ <= 20'h00000;
    else _15_ <= { celloutsig_0_5z[7:0], celloutsig_0_20z };
  assign { _05_[19:7], _01_, _05_[5:0] } = _15_;
  assign celloutsig_0_33z = { celloutsig_0_20z[1:0], celloutsig_0_4z[2], celloutsig_0_4z[2], celloutsig_0_4z[0] } / { 1'h1, celloutsig_0_27z[9:6] };
  assign celloutsig_0_38z = celloutsig_0_2z[2:0] / { 1'h1, celloutsig_0_20z[5:4] };
  assign celloutsig_0_5z = in_data[22:13] / { 1'h1, in_data[61:56], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_3z = { in_data[147:139], celloutsig_1_1z, celloutsig_1_0z } / { 1'h1, in_data[136:123] };
  assign celloutsig_0_34z = celloutsig_0_8z ? { celloutsig_0_31z[3:2], celloutsig_0_15z } : celloutsig_0_16z[23:18];
  assign celloutsig_0_39z = celloutsig_0_38z[2] ? celloutsig_0_5z[4:1] : { celloutsig_0_9z[2:0], celloutsig_0_8z };
  assign celloutsig_0_40z = celloutsig_0_15z[3] ? { celloutsig_0_2z[1:0], celloutsig_0_29z, celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_35z } : { celloutsig_0_25z[6:3], celloutsig_0_39z, celloutsig_0_32z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_31z, celloutsig_0_0z, _04_[13:9], _02_, _04_[7:0], celloutsig_0_37z };
  assign celloutsig_1_4z = in_data[176] ? { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z } : { in_data[122:114], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_1z[2] ? celloutsig_1_2z[9:1] : celloutsig_1_3z[13:5];
  assign celloutsig_1_19z = celloutsig_1_0z[1] ? { celloutsig_1_15z[8:1], celloutsig_1_10z } : { celloutsig_1_5z[7:5], celloutsig_1_5z };
  assign celloutsig_0_16z = celloutsig_0_8z ? { in_data[34:15], 1'h1, celloutsig_0_3z, 1'h1, celloutsig_0_5z, celloutsig_0_2z } : { celloutsig_0_7z[8:4], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z, _00_, _03_[5:0], celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_20z = celloutsig_0_4z[2] ? { celloutsig_0_7z[10:0], celloutsig_0_14z } : celloutsig_0_7z;
  assign celloutsig_1_8z = - celloutsig_1_0z;
  assign celloutsig_1_15z = - { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_0z };
  assign celloutsig_0_2z = - { in_data[32:29], celloutsig_0_0z };
  assign celloutsig_1_0z = ~ in_data[126:124];
  assign celloutsig_1_1z = ~ in_data[109:107];
  assign celloutsig_0_1z = ~ in_data[81:78];
  assign celloutsig_0_35z = { celloutsig_0_5z[4:1], celloutsig_0_26z, celloutsig_0_20z, _00_, _03_[5:0], celloutsig_0_32z } | { in_data[94:91], celloutsig_0_33z, celloutsig_0_5z, celloutsig_0_21z };
  assign celloutsig_0_6z = { celloutsig_0_2z[3:2], celloutsig_0_4z[2], celloutsig_0_4z[2], celloutsig_0_4z[0] } | in_data[85:81];
  assign celloutsig_1_2z = { in_data[116:105], celloutsig_1_0z, celloutsig_1_0z } | { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_2z[11:9], celloutsig_1_0z } | in_data[129:124];
  assign celloutsig_0_12z = celloutsig_0_6z[3:1] | { celloutsig_0_4z[2], celloutsig_0_4z[2], celloutsig_0_4z[0] };
  assign celloutsig_1_10z = celloutsig_1_3z[12:9] | celloutsig_1_6z[3:0];
  assign celloutsig_0_17z = celloutsig_0_16z[13:9] | { celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_25z = celloutsig_0_11z[7:0] | in_data[16:9];
  assign celloutsig_0_27z = { _03_[5:4], celloutsig_0_5z } | { celloutsig_0_7z[6:1], celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_29z = { celloutsig_0_25z[4:1], celloutsig_0_6z } | celloutsig_0_5z[8:0];
  assign celloutsig_0_37z = & celloutsig_0_34z[4:2];
  assign celloutsig_1_12z = & celloutsig_1_2z[6:0];
  assign celloutsig_0_3z = | { celloutsig_0_2z, in_data[51:46], celloutsig_0_0z };
  assign celloutsig_0_8z = ^ { celloutsig_0_5z[4], celloutsig_0_2z };
  assign celloutsig_0_14z = ^ { celloutsig_0_4z[2], celloutsig_0_4z[2], celloutsig_0_4z[0], celloutsig_0_7z };
  assign celloutsig_1_13z = { celloutsig_1_8z, celloutsig_1_0z } >> { celloutsig_1_3z[10:6], celloutsig_1_12z };
  assign celloutsig_0_9z = { in_data[91:90], celloutsig_0_1z } << celloutsig_0_7z[9:4];
  assign celloutsig_0_11z = { celloutsig_0_6z[2], celloutsig_0_2z, celloutsig_0_4z[2], celloutsig_0_4z[2], celloutsig_0_4z[0] } << { in_data[55:52], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_9z = in_data[159:151] << { celloutsig_1_3z[6:1], celloutsig_1_8z };
  assign celloutsig_1_14z = celloutsig_1_13z[4:0] << celloutsig_1_5z[7:3];
  assign celloutsig_1_18z = { in_data[189:185], celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_14z } << { celloutsig_1_9z[7:0], celloutsig_1_5z };
  assign celloutsig_0_7z = { in_data[75:65], celloutsig_0_3z } >> { celloutsig_0_5z[8], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_1z[2:0], celloutsig_0_10z } >> celloutsig_0_11z[8:5];
  assign celloutsig_0_21z = { celloutsig_0_1z[3:1], celloutsig_0_15z, celloutsig_0_4z[2], celloutsig_0_4z[2], celloutsig_0_4z[0] } >> { celloutsig_0_16z[24:23], _00_, _03_[5:0], celloutsig_0_19z };
  assign celloutsig_0_22z = celloutsig_0_9z[2:0] >> celloutsig_0_17z[4:2];
  assign celloutsig_0_26z = { celloutsig_0_20z[6:5], celloutsig_0_12z } >> celloutsig_0_2z;
  assign celloutsig_0_31z = celloutsig_0_26z >> celloutsig_0_5z[6:2];
  assign { celloutsig_0_4z[2], celloutsig_0_4z[0] } = ~ { celloutsig_0_3z, celloutsig_0_0z };
  assign _03_[6] = _00_;
  assign _04_[8] = _02_;
  assign _05_[6] = _01_;
  assign celloutsig_0_4z[1] = celloutsig_0_4z[2];
  assign { out_data[144:128], out_data[107:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_98z, celloutsig_0_99z };
endmodule
