{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 1995, "design__instance__area": 19861.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 24, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.003109519835561514, "power__switching__total": 0.0015864382730796933, "power__leakage__total": 2.1677518446949762e-08, "power__total": 0.004695979878306389, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.14703909339629334, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.12330518899382593, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.4802771649654904, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.07116085699894, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.480277, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.689285, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 24, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.1702886629905701, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.13769817620327918, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.7909431111714086, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.6008331779946241, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.069031, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 7.42511, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 24, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.1344647348193373, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.11664185225617864, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.26584823983571365, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.221173863262042, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.265848, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9.110797, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 24, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.13155112094225963, "clock__skew__worst_setup": 0.11477998043564931, "timing__hold__ws": 0.2634187942333682, "timing__setup__ws": 0.4515552504169165, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.263419, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 4.986792, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 161.3 172.02", "design__core__bbox": "5.52 10.88 155.48 160.48", "design__io": 65, "design__die__area": 27746.8, "design__core__area": 22434, "design__instance__count__stdcell": 1995, "design__instance__area__stdcell": 19861.5, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.885332, "design__instance__utilization__stdcell": 0.885332, "design__rows": 55, "design__rows:unithd": 55, "design__sites": 17930, "design__sites:unithd": 17930, "design__instance__count__class:inverter": 29, "design__instance__count__class:sequential_cell": 335, "design__instance__count__class:multi_input_combinational_cell": 788, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 63, "design__io__hpwl": 3505523, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 57567.2, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 437, "design__instance__count__class:clock_buffer": 39, "design__instance__count__class:clock_inverter": 22, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 285, "antenna__violating__nets": 5, "antenna__violating__pins": 5, "route__antenna_violation__count": 5, "antenna_diodes_count": 32, "design__instance__count__class:antenna_cell": 32, "route__net": 1663, "route__net__special": 2, "route__drc_errors__iter:1": 1368, "route__wirelength__iter:1": 69119, "route__drc_errors__iter:2": 852, "route__wirelength__iter:2": 68133, "route__drc_errors__iter:3": 641, "route__wirelength__iter:3": 67903, "route__drc_errors__iter:4": 225, "route__wirelength__iter:4": 67844, "route__drc_errors__iter:5": 26, "route__wirelength__iter:5": 67817, "route__drc_errors__iter:6": 11, "route__wirelength__iter:6": 67815, "route__drc_errors__iter:7": 1, "route__wirelength__iter:7": 67817, "route__drc_errors__iter:8": 0, "route__wirelength__iter:8": 67818, "route__drc_errors": 0, "route__wirelength": 67818, "route__vias": 13350, "route__vias__singlecut": 13350, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 399.47, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 27, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 27, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 27, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 24, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.14302763545026595, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.11986988130272241, "timing__hold__ws__corner:min_tt_025C_1v80": 0.4764808127365677, "timing__setup__ws__corner:min_tt_025C_1v80": 4.2381210851453375, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.476481, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 8.696428, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 27, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 24, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.16389533250014793, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.13249911265422248, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8082748032990056, "timing__setup__ws__corner:min_ss_100C_1v60": 0.734764270224295, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.061757, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 7.44035, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 27, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 24, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.13155112094225963, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.11477998043564931, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.2634187942333682, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.243787774645591, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.263419, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 9.11629, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 27, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 24, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.14927297320732005, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.12648098204558375, "timing__hold__ws__corner:max_tt_025C_1v80": 0.4852481331876869, "timing__setup__ws__corner:max_tt_025C_1v80": 3.923469660212903, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.485248, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 8.681493, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 27, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 24, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.17386513554324712, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.1423122632241166, "timing__hold__ws__corner:max_ss_100C_1v60": 0.7748659710971191, "timing__setup__ws__corner:max_ss_100C_1v60": 0.4515552504169165, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.077386, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 4.986792, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 27, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 24, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.13594474541974702, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.11903635358783568, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.2691069110386037, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.192104226852321, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.269107, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 9.105645, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 27, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 27, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79762, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79916, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00237815, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00213732, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000778079, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00213732, "design_powergrid__voltage__worst": 0.00213732, "design_powergrid__voltage__worst__net:VPWR": 1.79762, "design_powergrid__drop__worst": 0.00237815, "design_powergrid__drop__worst__net:VPWR": 0.00237815, "design_powergrid__voltage__worst__net:VGND": 0.00213732, "design_powergrid__drop__worst__net:VGND": 0.00213732, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000839, "ir__drop__worst": 0.00238, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}