

================================================================
== Vitis HLS Report for 'krnl_mmult_Pipeline_readB_readB_inner'
================================================================
* Date:           Mon Dec  4 19:45:22 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        systolic_hls
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- readB_readB_inner  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    781|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     86|    -|
|Register         |        -|    -|    1183|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1183|    867|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln221_1_fu_356_p2             |         +|   0|  0|   71|          64|           1|
    |add_ln221_fu_288_p2               |         +|   0|  0|   83|          76|           1|
    |add_ln223_fu_321_p2               |         +|   0|  0|   20|          13|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op35_read_state3     |       and|   0|  0|    2|           1|           1|
    |icmp_ln221_fu_283_p2              |      icmp|   0|  0|   32|          76|          76|
    |icmp_ln223_fu_297_p2              |      icmp|   0|  0|   12|          13|          14|
    |icmp_ln224_fu_315_p2              |      icmp|   0|  0|    9|           4|           1|
    |select_ln221_1_fu_349_p3          |    select|   0|  0|  477|           1|           1|
    |select_ln221_2_fu_362_p3          |    select|   0|  0|   56|           1|          64|
    |select_ln221_fu_303_p3            |    select|   0|  0|   13|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  781|         253|         165|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3         |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_246_p4  |  14|          3|  512|       1536|
    |gmem_blk_n_R                    |   9|          2|    1|          2|
    |indvar_flatten32_fu_112         |   9|          2|   76|        152|
    |j_fu_108                        |   9|          2|   64|        128|
    |k_1_fu_104                      |   9|          2|   13|         26|
    |shiftreg_fu_100                 |   9|          2|  480|        960|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  86|         19| 1149|       2810|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                           |    1|   0|    1|          0|
    |ap_done_reg                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |    1|   0|    1|          0|
    |gmem_addr_read_reg_478              |  512|   0|  512|          0|
    |icmp_ln221_reg_459                  |    1|   0|    1|          0|
    |icmp_ln221_reg_459_pp0_iter2_reg    |    1|   0|    1|          0|
    |icmp_ln223_reg_463                  |    1|   0|    1|          0|
    |icmp_ln223_reg_463_pp0_iter2_reg    |    1|   0|    1|          0|
    |icmp_ln224_reg_474                  |    1|   0|    1|          0|
    |icmp_ln224_reg_474_pp0_iter2_reg    |    1|   0|    1|          0|
    |indvar_flatten32_fu_112             |   76|   0|   76|          0|
    |j_fu_108                            |   64|   0|   64|          0|
    |k_1_fu_104                          |   13|   0|   13|          0|
    |select_ln221_reg_469                |   13|   0|   13|          0|
    |select_ln221_reg_469_pp0_iter2_reg  |   13|   0|   13|          0|
    |shiftreg_fu_100                     |  480|   0|  480|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 1183|   0| 1183|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  krnl_mmult_Pipeline_readB_readB_inner|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  krnl_mmult_Pipeline_readB_readB_inner|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  krnl_mmult_Pipeline_readB_readB_inner|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  krnl_mmult_Pipeline_readB_readB_inner|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  krnl_mmult_Pipeline_readB_readB_inner|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  krnl_mmult_Pipeline_readB_readB_inner|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WDATA     |  out|  512|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|   64|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RDATA     |   in|  512|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                   gmem|       pointer|
|zext_ln212_1         |   in|   12|     ap_none|                           zext_ln212_1|        scalar|
|sext_ln221           |   in|   58|     ap_none|                             sext_ln221|        scalar|
|bound29              |   in|   76|     ap_none|                                bound29|        scalar|
|localB_0_address0    |  out|   12|   ap_memory|                               localB_0|         array|
|localB_0_ce0         |  out|    1|   ap_memory|                               localB_0|         array|
|localB_0_we0         |  out|    1|   ap_memory|                               localB_0|         array|
|localB_0_d0          |  out|   32|   ap_memory|                               localB_0|         array|
|localB_1_address0    |  out|   12|   ap_memory|                               localB_1|         array|
|localB_1_ce0         |  out|    1|   ap_memory|                               localB_1|         array|
|localB_1_we0         |  out|    1|   ap_memory|                               localB_1|         array|
|localB_1_d0          |  out|   32|   ap_memory|                               localB_1|         array|
|localB_2_address0    |  out|   12|   ap_memory|                               localB_2|         array|
|localB_2_ce0         |  out|    1|   ap_memory|                               localB_2|         array|
|localB_2_we0         |  out|    1|   ap_memory|                               localB_2|         array|
|localB_2_d0          |  out|   32|   ap_memory|                               localB_2|         array|
|localB_3_address0    |  out|   12|   ap_memory|                               localB_3|         array|
|localB_3_ce0         |  out|    1|   ap_memory|                               localB_3|         array|
|localB_3_we0         |  out|    1|   ap_memory|                               localB_3|         array|
|localB_3_d0          |  out|   32|   ap_memory|                               localB_3|         array|
|localB_4_address0    |  out|   12|   ap_memory|                               localB_4|         array|
|localB_4_ce0         |  out|    1|   ap_memory|                               localB_4|         array|
|localB_4_we0         |  out|    1|   ap_memory|                               localB_4|         array|
|localB_4_d0          |  out|   32|   ap_memory|                               localB_4|         array|
|localB_5_address0    |  out|   12|   ap_memory|                               localB_5|         array|
|localB_5_ce0         |  out|    1|   ap_memory|                               localB_5|         array|
|localB_5_we0         |  out|    1|   ap_memory|                               localB_5|         array|
|localB_5_d0          |  out|   32|   ap_memory|                               localB_5|         array|
|localB_6_address0    |  out|   12|   ap_memory|                               localB_6|         array|
|localB_6_ce0         |  out|    1|   ap_memory|                               localB_6|         array|
|localB_6_we0         |  out|    1|   ap_memory|                               localB_6|         array|
|localB_6_d0          |  out|   32|   ap_memory|                               localB_6|         array|
|localB_7_address0    |  out|   12|   ap_memory|                               localB_7|         array|
|localB_7_ce0         |  out|    1|   ap_memory|                               localB_7|         array|
|localB_7_we0         |  out|    1|   ap_memory|                               localB_7|         array|
|localB_7_d0          |  out|   32|   ap_memory|                               localB_7|         array|
+---------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k_1 = alloca i32 1"   --->   Operation 7 'alloca' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten32 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bound29_read = read i76 @_ssdm_op_Read.ap_auto.i76, i76 %bound29"   --->   Operation 10 'read' 'bound29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln221_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln221"   --->   Operation 11 'read' 'sext_ln221_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln212_1_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln212_1"   --->   Operation 12 'read' 'zext_ln212_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln221_cast = sext i58 %sext_ln221_read"   --->   Operation 13 'sext' 'sext_ln221_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln212_1_cast = zext i12 %zext_ln212_1_read"   --->   Operation 14 'zext' 'zext_ln212_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_6, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_19, void @empty_15, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%store_ln0 = store i76 0, i76 %indvar_flatten32"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 17 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 %zext_ln212_1_cast, i64 %j"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln0 = store i13 0, i13 %k_1"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln0 = store i480 0, i480 %shiftreg"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten32_load = load i76 %indvar_flatten32" [krnl_mmult.cpp:221]   --->   Operation 21 'load' 'indvar_flatten32_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.47ns)   --->   "%icmp_ln221 = icmp_eq  i76 %indvar_flatten32_load, i76 %bound29_read" [krnl_mmult.cpp:221]   --->   Operation 22 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.51ns)   --->   "%add_ln221 = add i76 %indvar_flatten32_load, i76 1" [krnl_mmult.cpp:221]   --->   Operation 23 'add' 'add_ln221' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %icmp_ln221, void %.split41, void %.preheader3812.preheader.exitStub" [krnl_mmult.cpp:221]   --->   Operation 24 'br' 'br_ln221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%k_1_load = load i13 %k_1" [krnl_mmult.cpp:223]   --->   Operation 25 'load' 'k_1_load' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.86ns)   --->   "%icmp_ln223 = icmp_eq  i13 %k_1_load, i13 4096" [krnl_mmult.cpp:223]   --->   Operation 26 'icmp' 'icmp_ln223' <Predicate = (!icmp_ln221)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.48ns)   --->   "%select_ln221 = select i1 %icmp_ln223, i13 0, i13 %k_1_load" [krnl_mmult.cpp:221]   --->   Operation 27 'select' 'select_ln221' <Predicate = (!icmp_ln221)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty_44 = trunc i13 %select_ln221" [krnl_mmult.cpp:221]   --->   Operation 28 'trunc' 'empty_44' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.88ns)   --->   "%icmp_ln224 = icmp_eq  i4 %empty_44, i4 0" [krnl_mmult.cpp:224]   --->   Operation 29 'icmp' 'icmp_ln224' <Predicate = (!icmp_ln221)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.97ns)   --->   "%add_ln223 = add i13 %select_ln221, i13 1" [krnl_mmult.cpp:223]   --->   Operation 30 'add' 'add_ln223' <Predicate = (!icmp_ln221)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln221 = store i76 %add_ln221, i76 %indvar_flatten32" [krnl_mmult.cpp:221]   --->   Operation 31 'store' 'store_ln221' <Predicate = (!icmp_ln221)> <Delay = 0.48>
ST_2 : Operation 32 [1/1] (0.48ns)   --->   "%store_ln223 = store i13 %add_ln223, i13 %k_1" [krnl_mmult.cpp:223]   --->   Operation 32 'store' 'store_ln223' <Predicate = (!icmp_ln221)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln221_cast" [krnl_mmult.cpp:221]   --->   Operation 33 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %gmem_addr" [krnl_mmult.cpp:224]   --->   Operation 35 'read' 'gmem_addr_read' <Predicate = (!icmp_ln221 & icmp_ln224)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 80 'ret' 'ret_ln0' <Predicate = (icmp_ln221)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.32>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%shiftreg_load = load i480 %shiftreg" [krnl_mmult.cpp:221]   --->   Operation 36 'load' 'shiftreg_load' <Predicate = (!icmp_ln221 & !icmp_ln223)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%j_load = load i64 %j" [krnl_mmult.cpp:221]   --->   Operation 37 'load' 'j_load' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @readB_readB_inner_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.75ns)   --->   "%select_ln221_1 = select i1 %icmp_ln223, i480 0, i480 %shiftreg_load" [krnl_mmult.cpp:221]   --->   Operation 39 'select' 'select_ln221_1' <Predicate = (!icmp_ln221)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (1.47ns)   --->   "%add_ln221_1 = add i64 %j_load, i64 1" [krnl_mmult.cpp:221]   --->   Operation 40 'add' 'add_ln221_1' <Predicate = (!icmp_ln221 & icmp_ln223)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.49ns)   --->   "%select_ln221_2 = select i1 %icmp_ln223, i64 %add_ln221_1, i64 %j_load" [krnl_mmult.cpp:221]   --->   Operation 41 'select' 'select_ln221_2' <Predicate = (!icmp_ln221)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln221 = trunc i64 %select_ln221_2" [krnl_mmult.cpp:221]   --->   Operation 42 'trunc' 'trunc_ln221' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%shiftreg_cast = zext i480 %select_ln221_1" [krnl_mmult.cpp:221]   --->   Operation 44 'zext' 'shiftreg_cast' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%k_1_cast77 = zext i13 %select_ln221" [krnl_mmult.cpp:221]   --->   Operation 45 'zext' 'k_1_cast77' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln223 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [krnl_mmult.cpp:223]   --->   Operation 46 'specloopname' 'specloopname_ln223' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.48ns)   --->   "%br_ln224 = br i1 %icmp_ln224, void %.split39._crit_edge, void" [krnl_mmult.cpp:224]   --->   Operation 47 'br' 'br_ln224' <Predicate = (!icmp_ln221)> <Delay = 0.48>
ST_4 : Operation 48 [1/1] (0.48ns)   --->   "%br_ln224 = br void %.split39._crit_edge" [krnl_mmult.cpp:224]   --->   Operation 48 'br' 'br_ln224' <Predicate = (!icmp_ln221 & icmp_ln224)> <Delay = 0.48>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty = phi i512 %gmem_addr_read, void, i512 %shiftreg_cast, void %.split41" [krnl_mmult.cpp:224]   --->   Operation 49 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i512 %empty" [krnl_mmult.cpp:224]   --->   Operation 50 'trunc' 'trunc_ln224' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln224_1 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty, i32 32, i32 511" [krnl_mmult.cpp:224]   --->   Operation 51 'partselect' 'trunc_ln224_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%localB_0_addr = getelementptr i32 %localB_0, i64 0, i64 %k_1_cast77" [krnl_mmult.cpp:224]   --->   Operation 52 'getelementptr' 'localB_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%localB_1_addr = getelementptr i32 %localB_1, i64 0, i64 %k_1_cast77" [krnl_mmult.cpp:224]   --->   Operation 53 'getelementptr' 'localB_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%localB_2_addr = getelementptr i32 %localB_2, i64 0, i64 %k_1_cast77" [krnl_mmult.cpp:224]   --->   Operation 54 'getelementptr' 'localB_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%localB_3_addr = getelementptr i32 %localB_3, i64 0, i64 %k_1_cast77" [krnl_mmult.cpp:224]   --->   Operation 55 'getelementptr' 'localB_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%localB_4_addr = getelementptr i32 %localB_4, i64 0, i64 %k_1_cast77" [krnl_mmult.cpp:224]   --->   Operation 56 'getelementptr' 'localB_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%localB_5_addr = getelementptr i32 %localB_5, i64 0, i64 %k_1_cast77" [krnl_mmult.cpp:224]   --->   Operation 57 'getelementptr' 'localB_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%localB_6_addr = getelementptr i32 %localB_6, i64 0, i64 %k_1_cast77" [krnl_mmult.cpp:224]   --->   Operation 58 'getelementptr' 'localB_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%localB_7_addr = getelementptr i32 %localB_7, i64 0, i64 %k_1_cast77" [krnl_mmult.cpp:224]   --->   Operation 59 'getelementptr' 'localB_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.87ns)   --->   "%switch_ln224 = switch i3 %trunc_ln221, void %branch15, i3 0, void %branch8, i3 1, void %branch9, i3 2, void %branch10, i3 3, void %branch11, i3 4, void %branch12, i3 5, void %branch13, i3 6, void %branch14" [krnl_mmult.cpp:224]   --->   Operation 60 'switch' 'switch_ln224' <Predicate = true> <Delay = 0.87>
ST_4 : Operation 61 [1/1] (1.35ns)   --->   "%store_ln224 = store i32 %trunc_ln224, i12 %localB_6_addr" [krnl_mmult.cpp:224]   --->   Operation 61 'store' 'store_ln224' <Predicate = (trunc_ln221 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln224 = br void %.split39._crit_edge195" [krnl_mmult.cpp:224]   --->   Operation 62 'br' 'br_ln224' <Predicate = (trunc_ln221 == 6)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.35ns)   --->   "%store_ln224 = store i32 %trunc_ln224, i12 %localB_5_addr" [krnl_mmult.cpp:224]   --->   Operation 63 'store' 'store_ln224' <Predicate = (trunc_ln221 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln224 = br void %.split39._crit_edge195" [krnl_mmult.cpp:224]   --->   Operation 64 'br' 'br_ln224' <Predicate = (trunc_ln221 == 5)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.35ns)   --->   "%store_ln224 = store i32 %trunc_ln224, i12 %localB_4_addr" [krnl_mmult.cpp:224]   --->   Operation 65 'store' 'store_ln224' <Predicate = (trunc_ln221 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln224 = br void %.split39._crit_edge195" [krnl_mmult.cpp:224]   --->   Operation 66 'br' 'br_ln224' <Predicate = (trunc_ln221 == 4)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.35ns)   --->   "%store_ln224 = store i32 %trunc_ln224, i12 %localB_3_addr" [krnl_mmult.cpp:224]   --->   Operation 67 'store' 'store_ln224' <Predicate = (trunc_ln221 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln224 = br void %.split39._crit_edge195" [krnl_mmult.cpp:224]   --->   Operation 68 'br' 'br_ln224' <Predicate = (trunc_ln221 == 3)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.35ns)   --->   "%store_ln224 = store i32 %trunc_ln224, i12 %localB_2_addr" [krnl_mmult.cpp:224]   --->   Operation 69 'store' 'store_ln224' <Predicate = (trunc_ln221 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln224 = br void %.split39._crit_edge195" [krnl_mmult.cpp:224]   --->   Operation 70 'br' 'br_ln224' <Predicate = (trunc_ln221 == 2)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.35ns)   --->   "%store_ln224 = store i32 %trunc_ln224, i12 %localB_1_addr" [krnl_mmult.cpp:224]   --->   Operation 71 'store' 'store_ln224' <Predicate = (trunc_ln221 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln224 = br void %.split39._crit_edge195" [krnl_mmult.cpp:224]   --->   Operation 72 'br' 'br_ln224' <Predicate = (trunc_ln221 == 1)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.35ns)   --->   "%store_ln224 = store i32 %trunc_ln224, i12 %localB_0_addr" [krnl_mmult.cpp:224]   --->   Operation 73 'store' 'store_ln224' <Predicate = (trunc_ln221 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln224 = br void %.split39._crit_edge195" [krnl_mmult.cpp:224]   --->   Operation 74 'br' 'br_ln224' <Predicate = (trunc_ln221 == 0)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.35ns)   --->   "%store_ln224 = store i32 %trunc_ln224, i12 %localB_7_addr" [krnl_mmult.cpp:224]   --->   Operation 75 'store' 'store_ln224' <Predicate = (trunc_ln221 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln224 = br void %.split39._crit_edge195" [krnl_mmult.cpp:224]   --->   Operation 76 'br' 'br_ln224' <Predicate = (trunc_ln221 == 7)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.48ns)   --->   "%store_ln221 = store i64 %select_ln221_2, i64 %j" [krnl_mmult.cpp:221]   --->   Operation 77 'store' 'store_ln221' <Predicate = true> <Delay = 0.48>
ST_4 : Operation 78 [1/1] (0.48ns)   --->   "%store_ln224 = store i480 %trunc_ln224_1, i480 %shiftreg" [krnl_mmult.cpp:224]   --->   Operation 78 'store' 'store_ln224' <Predicate = true> <Delay = 0.48>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 79 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln212_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln221]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ localB_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localB_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localB_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localB_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localB_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localB_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localB_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localB_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg              (alloca       ) [ 01111]
k_1                   (alloca       ) [ 01100]
j                     (alloca       ) [ 01111]
indvar_flatten32      (alloca       ) [ 01100]
bound29_read          (read         ) [ 01100]
sext_ln221_read       (read         ) [ 00000]
zext_ln212_1_read     (read         ) [ 00000]
sext_ln221_cast       (sext         ) [ 01110]
zext_ln212_1_cast     (zext         ) [ 00000]
specinterface_ln0     (specinterface) [ 00000]
store_ln0             (store        ) [ 00000]
store_ln0             (store        ) [ 00000]
store_ln0             (store        ) [ 00000]
store_ln0             (store        ) [ 00000]
br_ln0                (br           ) [ 00000]
indvar_flatten32_load (load         ) [ 00000]
icmp_ln221            (icmp         ) [ 01111]
add_ln221             (add          ) [ 00000]
br_ln221              (br           ) [ 00000]
k_1_load              (load         ) [ 00000]
icmp_ln223            (icmp         ) [ 01011]
select_ln221          (select       ) [ 01011]
empty_44              (trunc        ) [ 00000]
icmp_ln224            (icmp         ) [ 01011]
add_ln223             (add          ) [ 00000]
store_ln221           (store        ) [ 00000]
store_ln223           (store        ) [ 00000]
gmem_addr             (getelementptr) [ 00000]
specpipeline_ln0      (specpipeline ) [ 00000]
gmem_addr_read        (read         ) [ 01001]
shiftreg_load         (load         ) [ 00000]
j_load                (load         ) [ 00000]
specloopname_ln0      (specloopname ) [ 00000]
select_ln221_1        (select       ) [ 00000]
add_ln221_1           (add          ) [ 00000]
select_ln221_2        (select       ) [ 00000]
trunc_ln221           (trunc        ) [ 01001]
specpipeline_ln0      (specpipeline ) [ 00000]
shiftreg_cast         (zext         ) [ 00000]
k_1_cast77            (zext         ) [ 00000]
specloopname_ln223    (specloopname ) [ 00000]
br_ln224              (br           ) [ 00000]
br_ln224              (br           ) [ 00000]
empty                 (phi          ) [ 01001]
trunc_ln224           (trunc        ) [ 00000]
trunc_ln224_1         (partselect   ) [ 00000]
localB_0_addr         (getelementptr) [ 00000]
localB_1_addr         (getelementptr) [ 00000]
localB_2_addr         (getelementptr) [ 00000]
localB_3_addr         (getelementptr) [ 00000]
localB_4_addr         (getelementptr) [ 00000]
localB_5_addr         (getelementptr) [ 00000]
localB_6_addr         (getelementptr) [ 00000]
localB_7_addr         (getelementptr) [ 00000]
switch_ln224          (switch       ) [ 00000]
store_ln224           (store        ) [ 00000]
br_ln224              (br           ) [ 00000]
store_ln224           (store        ) [ 00000]
br_ln224              (br           ) [ 00000]
store_ln224           (store        ) [ 00000]
br_ln224              (br           ) [ 00000]
store_ln224           (store        ) [ 00000]
br_ln224              (br           ) [ 00000]
store_ln224           (store        ) [ 00000]
br_ln224              (br           ) [ 00000]
store_ln224           (store        ) [ 00000]
br_ln224              (br           ) [ 00000]
store_ln224           (store        ) [ 00000]
br_ln224              (br           ) [ 00000]
store_ln224           (store        ) [ 00000]
br_ln224              (br           ) [ 00000]
store_ln221           (store        ) [ 00000]
store_ln224           (store        ) [ 00000]
br_ln0                (br           ) [ 00000]
ret_ln0               (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln212_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln212_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln221">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln221"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bound29">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound29"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="localB_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localB_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="localB_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localB_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="localB_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localB_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="localB_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localB_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="localB_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localB_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="localB_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localB_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="localB_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localB_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="localB_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localB_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i76"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="readB_readB_inner_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i480.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="shiftreg_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="k_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="j_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvar_flatten32_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten32/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="bound29_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="76" slack="0"/>
<pin id="118" dir="0" index="1" bw="76" slack="0"/>
<pin id="119" dir="1" index="2" bw="76" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound29_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="sext_ln221_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="58" slack="0"/>
<pin id="124" dir="0" index="1" bw="58" slack="0"/>
<pin id="125" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln221_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln212_1_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="12" slack="0"/>
<pin id="130" dir="0" index="1" bw="12" slack="0"/>
<pin id="131" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln212_1_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="gmem_addr_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="512" slack="0"/>
<pin id="136" dir="0" index="1" bw="512" slack="0"/>
<pin id="137" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="localB_0_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="13" slack="0"/>
<pin id="143" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localB_0_addr/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="localB_1_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="13" slack="0"/>
<pin id="150" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localB_1_addr/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="localB_2_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="13" slack="0"/>
<pin id="157" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localB_2_addr/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="localB_3_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="13" slack="0"/>
<pin id="164" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localB_3_addr/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="localB_4_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="13" slack="0"/>
<pin id="171" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localB_4_addr/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="localB_5_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="13" slack="0"/>
<pin id="178" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localB_5_addr/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="localB_6_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="13" slack="0"/>
<pin id="185" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localB_6_addr/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="localB_7_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="13" slack="0"/>
<pin id="192" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localB_7_addr/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln224_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="12" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln224/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln224_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln224/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln224_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="12" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln224/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln224_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="12" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln224/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln224_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="12" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln224/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln224_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="12" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln224/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln224_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="12" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln224/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln224_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="12" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln224/4 "/>
</bind>
</comp>

<comp id="243" class="1005" name="empty_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="245" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="empty_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="512" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="480" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sext_ln221_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="58" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln221_cast/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln212_1_cast_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln212_1_cast/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln0_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="76" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln0_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="12" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln0_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="13" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln0_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="480" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="indvar_flatten32_load_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="76" slack="1"/>
<pin id="282" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten32_load/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln221_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="76" slack="0"/>
<pin id="285" dir="0" index="1" bw="76" slack="1"/>
<pin id="286" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln221/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln221_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="76" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln221/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="k_1_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="13" slack="1"/>
<pin id="296" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1_load/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln223_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="13" slack="0"/>
<pin id="299" dir="0" index="1" bw="13" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln223/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="select_ln221_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="13" slack="0"/>
<pin id="306" dir="0" index="2" bw="13" slack="0"/>
<pin id="307" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln221/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="empty_44_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="13" slack="0"/>
<pin id="313" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_44/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln224_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="0" index="1" bw="4" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln224/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln223_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="13" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln221_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="76" slack="0"/>
<pin id="329" dir="0" index="1" bw="76" slack="1"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln221/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln223_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="13" slack="0"/>
<pin id="334" dir="0" index="1" bw="13" slack="1"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln223/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="gmem_addr_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="2"/>
<pin id="340" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="shiftreg_load_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="480" slack="3"/>
<pin id="345" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg_load/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="j_load_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="3"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="select_ln221_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="2"/>
<pin id="351" dir="0" index="1" bw="480" slack="0"/>
<pin id="352" dir="0" index="2" bw="480" slack="0"/>
<pin id="353" dir="1" index="3" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln221_1/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln221_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln221_1/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="select_ln221_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="2"/>
<pin id="364" dir="0" index="1" bw="64" slack="0"/>
<pin id="365" dir="0" index="2" bw="64" slack="0"/>
<pin id="366" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln221_2/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="trunc_ln221_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="0"/>
<pin id="371" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln221/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="shiftreg_cast_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="480" slack="0"/>
<pin id="375" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shiftreg_cast/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="k_1_cast77_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="13" slack="2"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_1_cast77/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="trunc_ln224_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="512" slack="0"/>
<pin id="391" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln224/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="trunc_ln224_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="480" slack="0"/>
<pin id="403" dir="0" index="1" bw="512" slack="0"/>
<pin id="404" dir="0" index="2" bw="7" slack="0"/>
<pin id="405" dir="0" index="3" bw="10" slack="0"/>
<pin id="406" dir="1" index="4" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln224_1/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln221_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="0"/>
<pin id="413" dir="0" index="1" bw="64" slack="3"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln221/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln224_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="480" slack="0"/>
<pin id="418" dir="0" index="1" bw="480" slack="3"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln224/4 "/>
</bind>
</comp>

<comp id="421" class="1005" name="shiftreg_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="480" slack="0"/>
<pin id="423" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg "/>
</bind>
</comp>

<comp id="428" class="1005" name="k_1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="13" slack="0"/>
<pin id="430" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="435" class="1005" name="j_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="0"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="442" class="1005" name="indvar_flatten32_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="76" slack="0"/>
<pin id="444" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten32 "/>
</bind>
</comp>

<comp id="449" class="1005" name="bound29_read_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="76" slack="1"/>
<pin id="451" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="bound29_read "/>
</bind>
</comp>

<comp id="454" class="1005" name="sext_ln221_cast_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="2"/>
<pin id="456" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln221_cast "/>
</bind>
</comp>

<comp id="459" class="1005" name="icmp_ln221_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="1"/>
<pin id="461" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln221 "/>
</bind>
</comp>

<comp id="463" class="1005" name="icmp_ln223_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="2"/>
<pin id="465" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln223 "/>
</bind>
</comp>

<comp id="469" class="1005" name="select_ln221_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="13" slack="2"/>
<pin id="471" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="select_ln221 "/>
</bind>
</comp>

<comp id="474" class="1005" name="icmp_ln224_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln224 "/>
</bind>
</comp>

<comp id="478" class="1005" name="gmem_addr_read_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="512" slack="1"/>
<pin id="480" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="68" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="84" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="84" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="84" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="84" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="84" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="84" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="84" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="84" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="181" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="174" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="167" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="160" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="153" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="146" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="139" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="188" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="255"><net_src comp="122" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="128" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="48" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="256" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="50" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="52" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="287"><net_src comp="280" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="280" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="54" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="301"><net_src comp="294" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="56" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="50" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="294" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="58" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="303" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="60" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="288" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="321" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="2" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="337" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="354"><net_src comp="52" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="355"><net_src comp="343" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="360"><net_src comp="346" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="74" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="356" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="368"><net_src comp="346" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="372"><net_src comp="362" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="349" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="381"><net_src comp="378" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="384"><net_src comp="378" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="385"><net_src comp="378" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="387"><net_src comp="378" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="388"><net_src comp="378" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="392"><net_src comp="246" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="395"><net_src comp="389" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="396"><net_src comp="389" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="398"><net_src comp="389" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="399"><net_src comp="389" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="400"><net_src comp="389" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="407"><net_src comp="78" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="246" pin="4"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="80" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="410"><net_src comp="82" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="415"><net_src comp="362" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="401" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="100" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="427"><net_src comp="421" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="431"><net_src comp="104" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="434"><net_src comp="428" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="438"><net_src comp="108" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="441"><net_src comp="435" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="445"><net_src comp="112" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="448"><net_src comp="442" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="452"><net_src comp="116" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="457"><net_src comp="252" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="462"><net_src comp="283" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="297" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="472"><net_src comp="303" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="477"><net_src comp="315" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="134" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="246" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: localB_0 | {4 }
	Port: localB_1 | {4 }
	Port: localB_2 | {4 }
	Port: localB_3 | {4 }
	Port: localB_4 | {4 }
	Port: localB_5 | {4 }
	Port: localB_6 | {4 }
	Port: localB_7 | {4 }
 - Input state : 
	Port: krnl_mmult_Pipeline_readB_readB_inner : zext_ln212_1 | {1 }
	Port: krnl_mmult_Pipeline_readB_readB_inner : gmem | {3 }
	Port: krnl_mmult_Pipeline_readB_readB_inner : sext_ln221 | {1 }
	Port: krnl_mmult_Pipeline_readB_readB_inner : bound29 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln221 : 1
		add_ln221 : 1
		br_ln221 : 2
		icmp_ln223 : 1
		select_ln221 : 2
		empty_44 : 3
		icmp_ln224 : 4
		add_ln223 : 3
		store_ln221 : 2
		store_ln223 : 4
	State 3
		gmem_addr_read : 1
	State 4
		select_ln221_1 : 1
		add_ln221_1 : 1
		select_ln221_2 : 2
		trunc_ln221 : 3
		shiftreg_cast : 2
		empty : 3
		trunc_ln224 : 4
		trunc_ln224_1 : 4
		localB_0_addr : 1
		localB_1_addr : 1
		localB_2_addr : 1
		localB_3_addr : 1
		localB_4_addr : 1
		localB_5_addr : 1
		localB_6_addr : 1
		localB_7_addr : 1
		switch_ln224 : 4
		store_ln224 : 5
		store_ln224 : 5
		store_ln224 : 5
		store_ln224 : 5
		store_ln224 : 5
		store_ln224 : 5
		store_ln224 : 5
		store_ln224 : 5
		store_ln221 : 3
		store_ln224 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |      select_ln221_fu_303      |    0    |    13   |
|  select  |     select_ln221_1_fu_349     |    0    |   477   |
|          |     select_ln221_2_fu_362     |    0    |    56   |
|----------|-------------------------------|---------|---------|
|          |        add_ln221_fu_288       |    0    |    83   |
|    add   |        add_ln223_fu_321       |    0    |    20   |
|          |       add_ln221_1_fu_356      |    0    |    71   |
|----------|-------------------------------|---------|---------|
|          |       icmp_ln221_fu_283       |    0    |    32   |
|   icmp   |       icmp_ln223_fu_297       |    0    |    12   |
|          |       icmp_ln224_fu_315       |    0    |    9    |
|----------|-------------------------------|---------|---------|
|          |    bound29_read_read_fu_116   |    0    |    0    |
|   read   |  sext_ln221_read_read_fu_122  |    0    |    0    |
|          | zext_ln212_1_read_read_fu_128 |    0    |    0    |
|          |   gmem_addr_read_read_fu_134  |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |     sext_ln221_cast_fu_252    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    zext_ln212_1_cast_fu_256   |    0    |    0    |
|   zext   |      shiftreg_cast_fu_373     |    0    |    0    |
|          |       k_1_cast77_fu_378       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        empty_44_fu_311        |    0    |    0    |
|   trunc  |       trunc_ln221_fu_369      |    0    |    0    |
|          |       trunc_ln224_fu_389      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|      trunc_ln224_1_fu_401     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   773   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  bound29_read_reg_449  |   76   |
|      empty_reg_243     |   512  |
| gmem_addr_read_reg_478 |   512  |
|   icmp_ln221_reg_459   |    1   |
|   icmp_ln223_reg_463   |    1   |
|   icmp_ln224_reg_474   |    1   |
|indvar_flatten32_reg_442|   76   |
|        j_reg_435       |   64   |
|       k_1_reg_428      |   13   |
|  select_ln221_reg_469  |   13   |
| sext_ln221_cast_reg_454|   64   |
|    shiftreg_reg_421    |   480  |
+------------------------+--------+
|          Total         |  1813  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   773  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1813  |    -   |
+-----------+--------+--------+
|   Total   |  1813  |   773  |
+-----------+--------+--------+
