5 18 1fd81 7 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (always15.vcd) 2 -o (always15.cdd) 2 -v (always15.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 always15.v 8 34 1 
2 1 12 12 12 b000b 6 0 1004 0 0 32 48 0 0
2 2 12 12 12 9000c 6 23 100c 0 1 1 18 0 1 0 0 0 0 a
2 3 12 12 12 9000c 9 29 100a 2 0 1 18 0 1 0 0 0 0
2 4 12 12 12 f0013 3 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 10 7000a 1 0 3 0 4 17 0 f 0 f 7 0
1 b 2 10 107000d 1 0 3 0 4 17 0 f 0 3 1 0
4 3 1 4 0 3
4 4 6 3 0 3
3 1 main.u$0 "main.u$0" 0 always15.v 12 14 1 
2 5 13 13 13 60006 3 1 101c 0 0 4 1 a
2 6 13 13 13 20002 0 1 1410 0 0 4 1 b
2 7 13 13 13 20006 3 37 3e 5 6
4 7 11 0 0 7
3 1 main.u$1 "main.u$1" 0 always15.v 16 32 1 
