/* SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) */
/*
 * Copyright (c) 2020 MediaTek Inc.
 */
//Page TSO_TEST_1
#define REG_0000_TSO (0x000)
	#define TSO0_REG_SW_RSTZ_0000_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_SW_RSTZ_0000_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_SW_RSTZ_0000_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_SW_RSTZ_0000_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_SW_RSTZ_0000_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_SW_RSTZ_0000_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_SW_RSTZ_0000_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_SW_RSTZ_0000_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_SW_RSTZ_0000_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_SW_RSTZ_0000_15 Fld(1, 15, AC_MSKB1)//[15:15]
	#define TSO0_REG_SW_RSTZ_0000_RESERVED_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_SW_RSTZ_0000_RESERVED_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_SW_RSTZ_0000_RESERVED_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_SW_RSTZ_0000_RESERVED_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_SW_RSTZ_0000_RESERVED_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_SW_RSTZ_0000_RESERVED_7 Fld(1, 7, AC_MSKB0)//[7:7]
#define REG_0004_TSO (0x004)
	#define TSO0_REG_SW_RSTZ1_0004_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_SW_RSTZ1_0004_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_SW_RSTZ1_0004_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_SW_RSTZ1_0004_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_SW_RSTZ1_0004_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_SW_RSTZ1_0004_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_SW_RSTZ1_0004_RESERVED_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_SW_RSTZ1_0004_RESERVED_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_SW_RSTZ1_0004_RESERVED_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_SW_RSTZ1_0004_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_SW_RSTZ1_0004_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_SW_RSTZ1_0004_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_SW_RSTZ1_0004_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_SW_RSTZ1_0004_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_SW_RSTZ1_0004_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_SW_RSTZ1_0004_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0008_TSO (0x008)
	#define TSO0_REG_CLK_PATH_GATING_0008_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_CLK_PATH_GATING_0008_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_CLK_PATH_GATING_0008_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_CLK_PATH_GATING_0008_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_CLK_PATH_GATING_0008_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_CLK_PATH_GATING_0008_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_CLK_PATH_GATING_0008_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_CLK_PATH_GATING_0008_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_CLK_PATH_GATING_0008_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_CLK_PATH_GATING_0008_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_CLK_PATH_GATING_0008_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_CLK_PATH_GATING_0008_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_CLK_PATH_GATING_0008_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_CLK_PATH_GATING_0008_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_CLK_PATH_GATING_0008_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_CLK_PATH_GATING_0008_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_000C_TSO (0x00C)
	#define TSO0_REG_CKG_TSP_TSO_000C Fld(1, 0, AC_MSKB0)//[0:0]
#define REG_0010_TSO (0x010)
	#define TSO0_REG_CHANNEL0_IF1_CONFIG0_0010_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG0_0010_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0014_TSO (0x014)
	#define TSO0_REG_CHANNEL0_IF1_CONFIG1_0014_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG1_0014_10_8 Fld(3, 8, AC_MSKB1)//[10:8]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG1_0014_15_11 Fld(5, 11, AC_MSKB1)//[15:11]
#define REG_0018_TSO (0x018)
	#define TSO0_REG_CHANNEL0_IF1_CONFIG2_0018_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG2_0018_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG2_0018_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG2_0018_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG2_0018_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG2_0018_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG2_0018_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG2_0018_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG2_0018_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG2_0018_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG2_0018_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG2_0018_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG2_0018_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG2_0018_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG2_0018_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG2_0018_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_001C_TSO (0x01C)
	#define TSO0_REG_CHANNEL0_IF1_CONFIG3_001C_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG3_001C_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG3_001C_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG3_001C_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG3_001C_RESERVED_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG3_001C_RESERVED_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG3_001C_RESERVED_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG3_001C_RESERVED_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG3_001C_RESERVED_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG3_001C_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG3_001C_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG3_001C_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG3_001C_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG3_001C_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG3_001C_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_CHANNEL0_IF1_CONFIG3_001C_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0020_TSO (0x020)
	#define TSO0_REG_CHANNEL0_IF2_CONFIG0_0020_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG0_0020_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0024_TSO (0x024)
	#define TSO0_REG_CHANNEL0_IF2_CONFIG1_0024_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG1_0024_10_8 Fld(3, 8, AC_MSKB1)//[10:8]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG1_0024_15_11 Fld(5, 11, AC_MSKB1)//[15:11]
#define REG_0028_TSO (0x028)
	#define TSO0_REG_CHANNEL0_IF2_CONFIG2_0028_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG2_0028_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG2_0028_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG2_0028_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG2_0028_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG2_0028_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG2_0028_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG2_0028_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG2_0028_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG2_0028_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG2_0028_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG2_0028_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG2_0028_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG2_0028_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG2_0028_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG2_0028_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_002C_TSO (0x02C)
	#define TSO0_REG_CHANNEL0_IF2_CONFIG3_002C_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG3_002C_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG3_002C_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG3_002C_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG3_002C_RESERVED_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG3_002C_RESERVED_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG3_002C_RESERVED_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG3_002C_RESERVED_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG3_002C_RESERVED_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG3_002C_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG3_002C_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG3_002C_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG3_002C_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG3_002C_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG3_002C_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_CHANNEL0_IF2_CONFIG3_002C_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0030_TSO (0x030)
	#define TSO0_REG_CHANNEL0_IF3_CONFIG0_0030_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG0_0030_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0034_TSO (0x034)
	#define TSO0_REG_CHANNEL0_IF3_CONFIG1_0034_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG1_0034_10_8 Fld(3, 8, AC_MSKB1)//[10:8]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG1_0034_15_11 Fld(5, 11, AC_MSKB1)//[15:11]
#define REG_0038_TSO (0x038)
	#define TSO0_REG_CHANNEL0_IF3_CONFIG2_0038_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG2_0038_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG2_0038_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG2_0038_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG2_0038_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG2_0038_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG2_0038_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG2_0038_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG2_0038_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG2_0038_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG2_0038_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG2_0038_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG2_0038_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG2_0038_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG2_0038_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG2_0038_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_003C_TSO (0x03C)
	#define TSO0_REG_CHANNEL0_IF3_CONFIG3_003C_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG3_003C_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG3_003C_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG3_003C_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG3_003C_RESERVED_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG3_003C_RESERVED_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG3_003C_RESERVED_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG3_003C_RESERVED_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG3_003C_RESERVED_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG3_003C_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG3_003C_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG3_003C_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG3_003C_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG3_003C_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG3_003C_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_CHANNEL0_IF3_CONFIG3_003C_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0040_TSO (0x040)
	#define TSO0_REG_CHANNEL0_IF4_CONFIG0_0040_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG0_0040_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0044_TSO (0x044)
	#define TSO0_REG_CHANNEL0_IF4_CONFIG1_0044_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG1_0044_10_8 Fld(3, 8, AC_MSKB1)//[10:8]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG1_0044_15_11 Fld(5, 11, AC_MSKB1)//[15:11]
#define REG_0048_TSO (0x048)
	#define TSO0_REG_CHANNEL0_IF4_CONFIG2_0048_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG2_0048_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG2_0048_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG2_0048_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG2_0048_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG2_0048_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG2_0048_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG2_0048_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG2_0048_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG2_0048_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG2_0048_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG2_0048_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG2_0048_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG2_0048_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG2_0048_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG2_0048_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_004C_TSO (0x04C)
	#define TSO0_REG_CHANNEL0_IF4_CONFIG3_004C_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG3_004C_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG3_004C_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG3_004C_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG3_004C_RESERVED_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG3_004C_RESERVED_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG3_004C_RESERVED_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG3_004C_RESERVED_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG3_004C_RESERVED_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG3_004C_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG3_004C_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG3_004C_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG3_004C_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG3_004C_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG3_004C_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_CHANNEL0_IF4_CONFIG3_004C_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0050_TSO (0x050)
	#define TSO0_REG_CHANNEL0_IF5_CONFIG0_0050_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG0_0050_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0054_TSO (0x054)
	#define TSO0_REG_CHANNEL0_IF5_CONFIG1_0054_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG1_0054_10_8 Fld(3, 8, AC_MSKB1)//[10:8]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG1_0054_15_11 Fld(5, 11, AC_MSKB1)//[15:11]
#define REG_0058_TSO (0x058)
	#define TSO0_REG_CHANNEL0_IF5_CONFIG2_0058_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG2_0058_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG2_0058_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG2_0058_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG2_0058_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG2_0058_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG2_0058_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG2_0058_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG2_0058_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG2_0058_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG2_0058_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG2_0058_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG2_0058_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG2_0058_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG2_0058_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG2_0058_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_005C_TSO (0x05C)
	#define TSO0_REG_CHANNEL0_IF5_CONFIG3_005C_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG3_005C_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG3_005C_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG3_005C_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG3_005C_RESERVED_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG3_005C_RESERVED_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG3_005C_RESERVED_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG3_005C_RESERVED_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG3_005C_RESERVED_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG3_005C_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG3_005C_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG3_005C_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG3_005C_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG3_005C_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG3_005C_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_CHANNEL0_IF5_CONFIG3_005C_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0060_TSO (0x060)
	#define TSO0_REG_CHANNEL0_IF6_CONFIG0_0060_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG0_0060_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0064_TSO (0x064)
	#define TSO0_REG_CHANNEL0_IF6_CONFIG1_0064_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG1_0064_10_8 Fld(3, 8, AC_MSKB1)//[10:8]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG1_0064_15_11 Fld(5, 11, AC_MSKB1)//[15:11]
#define REG_0068_TSO (0x068)
	#define TSO0_REG_CHANNEL0_IF6_CONFIG2_0068_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG2_0068_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG2_0068_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG2_0068_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG2_0068_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG2_0068_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG2_0068_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG2_0068_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG2_0068_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG2_0068_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG2_0068_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG2_0068_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG2_0068_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG2_0068_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG2_0068_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG2_0068_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_006C_TSO (0x06C)
	#define TSO0_REG_CHANNEL0_IF6_CONFIG3_006C_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG3_006C_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG3_006C_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG3_006C_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG3_006C_RESERVED_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG3_006C_RESERVED_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG3_006C_RESERVED_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG3_006C_RESERVED_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG3_006C_RESERVED_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG3_006C_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG3_006C_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG3_006C_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG3_006C_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG3_006C_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG3_006C_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_CHANNEL0_IF6_CONFIG3_006C_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0070_TSO (0x070)
	#define TSO0_REG_TSO_CONFIG0_0070_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_TSO_CONFIG0_0070_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_TSO_CONFIG0_0070_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_TSO_CONFIG0_0070_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_TSO_CONFIG0_0070_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_TSO_CONFIG0_0070_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_TSO_CONFIG0_0070_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_TSO_CONFIG0_0070_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_TSO_CONFIG0_0070_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_TSO_CONFIG0_0070_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_TSO_CONFIG0_0070_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_TSO_CONFIG0_0070_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_TSO_CONFIG0_0070_RESERVED_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_TSO_CONFIG0_0070_RESERVED_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_TSO_CONFIG0_0070_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_TSO_CONFIG0_0070_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]

//Page TSO_TEST_2
#define REG_0074_TSO (0x074)
	#define TSO0_REG_TSO_CONFIG1_0074_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_TSO_CONFIG1_0074_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_TSO_CONFIG1_0074_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_TSO_CONFIG1_0074_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_TSO_CONFIG1_0074_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_TSO_CONFIG1_0074_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_TSO_CONFIG1_0074_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_TSO_CONFIG1_0074_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_TSO_CONFIG1_0074_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_TSO_CONFIG1_0074_11_9 Fld(3, 9, AC_MSKB1)//[11:9]
	#define TSO0_REG_TSO_CONFIG1_0074_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_TSO_CONFIG1_0074_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_TSO_CONFIG1_0074_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_TSO_CONFIG1_0074_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0078_TSO (0x078)
	#define TSO0_REG_TSO_CONFIG2_0078_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_TSO_CONFIG2_0078_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_007C_TSO (0x07C)
	#define TSO0_REG_TSO_CONFIG3_007C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0080_TSO (0x080)
	#define TSO0_REG_PID_00_0_0080_12_0 Fld(13, 0, AC_MSKW10)//[12:0]
	#define TSO0_REG_PID_00_0_0080_15_13 Fld(3, 13, AC_MSKB1)//[15:13]
#define REG_0084_TSO (0x084)
	#define TSO0_REG_PID_00_1_0084_28_16 Fld(13, 16, AC_MSKW32)//[28:16]
	#define TSO0_REG_PID_00_1_0084_31 Fld(1, 31, AC_MSKB3)//[31:31]
	#define TSO0_REG_PID_00_1_0084_RESERVED_29 Fld(1, 29, AC_MSKB3)//[29:29]
	#define TSO0_REG_PID_00_1_0084_RESERVED_30 Fld(1, 30, AC_MSKB3)//[30:30]
#define REG_0088_TSO (0x088)
	#define TSO0_REG_PID_01_0_0088 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_008C_TSO (0x08C)
	#define TSO0_REG_PID_01_1_008C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0090_TSO (0x090)
	#define TSO0_REG_PID_02_0_0090 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0094_TSO (0x094)
	#define TSO0_REG_PID_02_1_0094 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0098_TSO (0x098)
	#define TSO0_REG_PID_03_0_0098 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_009C_TSO (0x09C)
	#define TSO0_REG_PID_03_1_009C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00A0_TSO (0x0A0)
	#define TSO0_REG_PID_04_0_00A0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00A4_TSO (0x0A4)
	#define TSO0_REG_PID_04_1_00A4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00A8_TSO (0x0A8)
	#define TSO0_REG_PID_05_0_00A8 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00AC_TSO (0x0AC)
	#define TSO0_REG_PID_05_1_00AC Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00B0_TSO (0x0B0)
	#define TSO0_REG_PID_06_0_00B0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00B4_TSO (0x0B4)
	#define TSO0_REG_PID_06_1_00B4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00B8_TSO (0x0B8)
	#define TSO0_REG_PID_07_0_00B8 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00BC_TSO (0x0BC)
	#define TSO0_REG_PID_07_1_00BC Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00C0_TSO (0x0C0)
	#define TSO0_REG_PID_08_0_00C0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00C4_TSO (0x0C4)
	#define TSO0_REG_PID_08_1_00C4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00C8_TSO (0x0C8)
	#define TSO0_REG_PID_09_0_00C8 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00CC_TSO (0x0CC)
	#define TSO0_REG_PID_09_1_00CC Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00D0_TSO (0x0D0)
	#define TSO0_REG_PID_0A_0_00D0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00D4_TSO (0x0D4)
	#define TSO0_REG_PID_0A_1_00D4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00D8_TSO (0x0D8)
	#define TSO0_REG_PID_0B_0_00D8 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00DC_TSO (0x0DC)
	#define TSO0_REG_PID_0B_1_00DC Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00E0_TSO (0x0E0)
	#define TSO0_REG_PID_0C_0_00E0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00E4_TSO (0x0E4)
	#define TSO0_REG_PID_0C_1_00E4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00E8_TSO (0x0E8)
	#define TSO0_REG_PID_0D_0_00E8 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00EC_TSO (0x0EC)
	#define TSO0_REG_PID_0D_1_00EC Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00F0_TSO (0x0F0)
	#define TSO0_REG_PID_0E_0_00F0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00F4_TSO (0x0F4)
	#define TSO0_REG_PID_0E_1_00F4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00F8_TSO (0x0F8)
	#define TSO0_REG_PID_0F_0_00F8 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00FC_TSO (0x0FC)
	#define TSO0_REG_PID_0F_1_00FC Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0100_TSO (0x100)
	#define TSO0_REG_CLR_BYTE_CNT_0100_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_CLR_BYTE_CNT_0100_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_CLR_BYTE_CNT_0100_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_CLR_BYTE_CNT_0100_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_CLR_BYTE_CNT_0100_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_CLR_BYTE_CNT_0100_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_CLR_BYTE_CNT_0100_7_6 Fld(2, 6, AC_MSKB0)//[7:6]
#define REG_0104_TSO (0x104)
	#define TSO0_REG_TIME_STAMP_0_0104 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0108_TSO (0x108)
	#define TSO0_REG_TIME_STAMP_1_0108 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_010C_TSO (0x10C)
	#define TSO0_REG_TSO_CONFIG4_010C_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_TSO_CONFIG4_010C_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_TSO_CONFIG4_010C_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_TSO_CONFIG4_010C_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_TSO_CONFIG4_010C_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_TSO_CONFIG4_010C_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_TSO_CONFIG4_010C_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_TSO_CONFIG4_010C_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_TSO_CONFIG4_010C_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0110_TSO (0x110)
	#define TSO0_REG_TSO_CONFIG5_0110_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_TSO_CONFIG5_0110_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_TSO_CONFIG5_0110_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_TSO_CONFIG5_0110_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_TSO_CONFIG5_0110_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_TSO_CONFIG5_0110_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_TSO_CONFIG5_0110_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_TSO_CONFIG5_0110_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_TSO_CONFIG5_0110_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_TSO_CONFIG5_0110_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_TSO_CONFIG5_0110_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_TSO_CONFIG5_0110_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_TSO_CONFIG5_0110_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_TSO_CONFIG5_0110_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_TSO_CONFIG5_0110_15 Fld(1, 15, AC_MSKB1)//[15:15]
	#define TSO0_REG_TSO_CONFIG5_0110_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
#define REG_0114_TSO (0x114)
	#define TSO0_REG_PDTABLE_ADDR_L_0114 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0118_TSO (0x118)
	#define TSO0_REG_PDTABLE_ADDR_H_0118 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_011C_TSO (0x11C)
	#define TSO0_REG_PDTABLE_WDATA_L_011C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0120_TSO (0x120)
	#define TSO0_REG_PDTABLE_WDATA_H_0120 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0124_TSO (0x124)
	#define TSO0_REG_PDTABLE_RDATA_0124 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0128_TSO (0x128)
	#define TSO0_REG_PDTABLE_WEN_0128 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_PDTABLE_REN_0128 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_PDTABLE_RDATA_H_0128 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_012C_TSO (0x12C)
	#define TSO0_REG_TSO_STATUS_012C_14_8 Fld(7, 8, AC_MSKB1)//[14:8]
	#define TSO0_REG_TSO_STATUS_012C_15 Fld(1, 15, AC_MSKB1)//[15:15]
	#define TSO0_REG_TSO_STATUS_012C_RESERVED_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_TSO_STATUS_012C_RESERVED_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_TSO_STATUS_012C_RESERVED_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_TSO_STATUS_012C_RESERVED_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_TSO_STATUS_012C_RESERVED_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_TSO_STATUS_012C_RESERVED_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_TSO_STATUS_012C_RESERVED_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_TSO_STATUS_012C_RESERVED_7 Fld(1, 7, AC_MSKB0)//[7:7]
#define REG_0130_TSO (0x130)
	#define TSO0_REG_FILE_TIMER_0130 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0134_TSO (0x134)
	#define TSO0_REG_FILE_TIMER1_0134 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0138_TSO (0x138)
	#define TSO0_REG_TSO_STATUS1_0138_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_TSO_STATUS1_0138_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_TSO_STATUS1_0138_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_TSO_STATUS1_0138_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_TSO_STATUS1_0138_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_TSO_STATUS1_0138_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_TSO_STATUS1_0138_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_TSO_STATUS1_0138_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_TSO_STATUS1_0138_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_TSO_STATUS1_0138_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_TSO_STATUS1_0138_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_TSO_STATUS1_0138_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_TSO_STATUS1_0138_RESERVED_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_TSO_STATUS1_0138_RESERVED_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_TSO_STATUS1_0138_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_TSO_STATUS1_0138_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_013C_TSO (0x13C)
	#define TSO0_REG_PDTABLE_INVERSE_FILTER_ENABLE_013C Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_PDTABLE_COMPATIBLE_DISABLE_013C Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0140_TSO (0x140)
	#define TSO0_REG_TSO_CONFIG6_0140_2_0 Fld(3, 0, AC_MSKB0)//[2:0]
	#define TSO0_REG_TSO_CONFIG6_0140_6_4 Fld(3, 4, AC_MSKB0)//[6:4]
	#define TSO0_REG_TSO_CONFIG6_0140_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_TSO_CONFIG6_0140_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_TSO_CONFIG6_0140_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_TSO_CONFIG6_0140_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_TSO_CONFIG6_0140_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_TSO_CONFIG6_0140_RESERVED_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_TSO_CONFIG6_0140_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_TSO_CONFIG6_0140_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_TSO_CONFIG6_0140_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_TSO_CONFIG6_0140_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0144_TSO (0x144)
	#define TSO0_REG_TSO_CONFIG7_0144_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_TSO_CONFIG7_0144_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_TSO_CONFIG7_0144_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_TSO_CONFIG7_0144_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_TSO_CONFIG7_0144_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_TSO_CONFIG7_0144_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_TSO_CONFIG7_0144_RESERVED_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_TSO_CONFIG7_0144_RESERVED_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_TSO_CONFIG7_0144_RESERVED_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_TSO_CONFIG7_0144_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_TSO_CONFIG7_0144_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_TSO_CONFIG7_0144_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_TSO_CONFIG7_0144_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_TSO_CONFIG7_0144_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_TSO_CONFIG7_0144_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_TSO_CONFIG7_0144_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0148_TSO (0x148)
	#define TSO0_REG_TSO_CONFIG8_0148 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_014C_TSO (0x14C)
	#define TSO0_REG_TSO_CONFIG9_014C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0150_TSO (0x150)
	#define TSO0_REG_TSO_CONFIG10_0150 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_016C_TSO (0x16C)
	#define TSO0_REG_TSO_TRACING_HIGH_016C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0170_TSO (0x170)
	#define TSO0_REG_TSO_TRACING_LOW_0170 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0174_TSO (0x174)
	#define TSO0_REG_TSO_TRACING_1T_0174 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0178_TSO (0x178)
	#define TSO0_REG_TSO_BLOCK_SIZE_DB_0178_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_TSO_BLOCK_SIZE_DB_0178_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_017C_TSO (0x17C)
	#define TSO0_REG_TSO_OPT_SIZE_DB_017C_15_0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0180_TSO (0x180)
	#define TSO0_REG_TSO_FILEIN_RADDR_0_0180_15_0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0184_TSO (0x184)
	#define TSO0_REG_TSO_FILEIN_RADDR_1_0184_31_16 Fld(16, 16, AC_FULLW32)//[31:16]
#define REG_0188_TSO (0x188)
	#define TSO0_REG_TSO_FILEIN_RNUM_0_0188_15_0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_018C_TSO (0x18C)
	#define TSO0_REG_TSO_FILEIN_RNUM_1_018C_23_16 Fld(8, 16, AC_FULLB2)//[23:16]
	#define TSO0_REG_TSO_FILEIN_RNUM_1_018C_31_24 Fld(8, 24, AC_FULLB3)//[31:24]
#define REG_0190_TSO (0x190)
	#define TSO0_REG_TSO_FILEIN_CTRL_0190_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_TSO_FILEIN_CTRL_0190_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_TSO_FILEIN_CTRL_0190_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_TSO_FILEIN_CTRL_0190_5_3 Fld(3, 3, AC_MSKB0)//[5:3]
	#define TSO0_REG_TSO_FILEIN_CTRL_0190_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_TSO_FILEIN_CTRL_0190_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_TSO_MOBF_FILEIN_INDEX_0190_12_8 Fld(5, 8, AC_MSKB1)//[12:8]
	#define TSO0_REG_TSO_MOBF_FILEIN_INDEX_0190_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_TSO_MOBF_FILEIN_INDEX_0190_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_TSO_MOBF_FILEIN_INDEX_0190_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0194_TSO (0x194)
	#define TSO0_REG_TSO_FILEIN_RADDR1_0_0194_15_0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0198_TSO (0x198)
	#define TSO0_REG_TSO_FILEIN_RADDR1_1_0198_31_16 Fld(16, 16, AC_FULLW32)//[31:16]
#define REG_019C_TSO (0x19C)
	#define TSO0_REG_TSO_FILEIN_RNUM1_0_019C_15_0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01A0_TSO (0x1A0)
	#define TSO0_REG_TSO_FILEIN_RNUM1_1_01A0_23_16 Fld(8, 16, AC_FULLB2)//[23:16]
	#define TSO0_REG_TSO_FILEIN_RNUM1_1_01A0_31_24 Fld(8, 24, AC_FULLB3)//[31:24]
#define REG_01A4_TSO (0x1A4)
	#define TSO0_REG_TSO_FILEIN_CTRL1_01A4_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_TSO_FILEIN_CTRL1_01A4_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_TSO_FILEIN_CTRL1_01A4_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_TSO_FILEIN_CTRL1_01A4_5_3 Fld(3, 3, AC_MSKB0)//[5:3]
	#define TSO0_REG_TSO_FILEIN_CTRL1_01A4_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_TSO_FILEIN_CTRL1_01A4_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_TSO_MOBF_FILEIN_INDEX1_01A4_12_8 Fld(5, 8, AC_MSKB1)//[12:8]
	#define TSO0_REG_TSO_MOBF_FILEIN_INDEX1_01A4_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_TSO_MOBF_FILEIN_INDEX1_01A4_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_TSO_MOBF_FILEIN_INDEX1_01A4_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_01A8_TSO (0x1A8)
	#define TSO0_REG_PKT_CNT_SEL_01A8 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSO0_REG_PKT_CNT_DBG_01A8_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSO0_REG_PKT_CNT_DBG_01A8_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_01AC_TSO (0x1AC)
	#define TSO0_REG_PKT_CHK_SIZE_FIN_01AC Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_PKT_CHK_SIZE_FIN1_01AC Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_01B0_TSO (0x1B0)
	#define TSO0_REG_LPCR2_BUF_0_01B0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01B4_TSO (0x1B4)
	#define TSO0_REG_LPCR2_BUF_1_01B4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01B8_TSO (0x1B8)
	#define TSO0_REG_LPCR2_BUF1_0_01B8 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01BC_TSO (0x1BC)
	#define TSO0_REG_LPCR2_BUF1_1_01BC Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01C0_TSO (0x1C0)
	#define TSO0_REG_TIMESTAMP_0_01C0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01C4_TSO (0x1C4)
	#define TSO0_REG_TIMESTAMP_1_01C4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01C8_TSO (0x1C8)
	#define TSO0_REG_TIMESTAMP1_0_01C8 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01CC_TSO (0x1CC)
	#define TSO0_REG_TIMESTAMP1_1_01CC Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01D0_TSO (0x1D0)
	#define TSO0_REG_TSO2MI_RADDR_0_01D0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01D4_TSO (0x1D4)
	#define TSO0_REG_TSO2MI_RADDR_1_01D4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01D8_TSO (0x1D8)
	#define TSO0_REG_TSO2MI_RADDR1_0_01D8 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01DC_TSO (0x1DC)
	#define TSO0_REG_TSO2MI_RADDR1_1_01DC Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01E0_TSO (0x1E0)
	#define TSO0_REG_CMD_QUEUE_STATUS_01E0_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSO0_REG_CMD_QUEUE_STATUS_01E0_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_CMD_QUEUE_STATUS_01E0_6_5 Fld(2, 5, AC_MSKB0)//[6:5]
	#define TSO0_REG_CMD_QUEUE_STATUS_01E0_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_CMD_QUEUE_STATUS1_01E0_11_8 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSO0_REG_CMD_QUEUE_STATUS1_01E0_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_CMD_QUEUE_STATUS1_01E0_14_13 Fld(2, 13, AC_MSKB1)//[14:13]
	#define TSO0_REG_CMD_QUEUE_STATUS1_01E0_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_01E4_TSO (0x1E4)
	#define TSO0_REG_TSO_FILE_CONFIG_01E4_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_TSO_FILE_CONFIG_01E4_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_TSO_FILE_CONFIG_01E4_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_TSO_FILE_CONFIG_01E4_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_TSO_FILE_CONFIG_01E4_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_TSO_FILE_CONFIG_01E4_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_TSO_FILE_CONFIG_01E4_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_TSO_FILE_CONFIG_01E4_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_TSO_FILE_CONFIG_01E4_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_TSO_FILE_CONFIG_01E4_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_TSO_FILE_CONFIG_01E4_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_TSO_FILE_CONFIG_01E4_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_TSO_FILE_CONFIG_01E4_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_TSO_FILE_CONFIG_01E4_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_TSO_FILE_CONFIG_01E4_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_TSO_FILE_CONFIG_01E4_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]

//Page TSO_TEST_3
#define REG_01E8_TSO (0x1E8)
	#define TSO0_REG_TSO_FILE_CONFIG1_01E8_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_TSO_FILE_CONFIG1_01E8_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_TSO_FILE_CONFIG1_01E8_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_TSO_FILE_CONFIG1_01E8_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_TSO_FILE_CONFIG1_01E8_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_TSO_FILE_CONFIG1_01E8_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_TSO_FILE_CONFIG1_01E8_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_TSO_FILE_CONFIG1_01E8_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_TSO_FILE_CONFIG1_01E8_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_TSO_FILE_CONFIG1_01E8_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_TSO_FILE_CONFIG1_01E8_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_TSO_FILE_CONFIG1_01E8_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_TSO_FILE_CONFIG1_01E8_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_TSO_FILE_CONFIG1_01E8_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_TSO_FILE_CONFIG1_01E8_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_TSO_FILE_CONFIG1_01E8_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_01EC_TSO (0x1EC)
	#define TSO0_REG_INTERRUPT_01EC_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_INTERRUPT_01EC_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_INTERRUPT_01EC_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_INTERRUPT_01EC_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_INTERRUPT_01EC_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_INTERRUPT_01EC_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_INTERRUPT_01EC_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_INTERRUPT_01EC_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_INTERRUPT_01EC_RESERVED_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_INTERRUPT_01EC_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_INTERRUPT_01EC_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_INTERRUPT_01EC_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_INTERRUPT_01EC_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_INTERRUPT_01EC_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_INTERRUPT_01EC_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_INTERRUPT_01EC_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_01F0_TSO (0x1F0)
	#define TSO0_REG_INTERRUPT1_01F0_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_INTERRUPT1_01F0_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_INTERRUPT1_01F0_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_INTERRUPT1_01F0_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_INTERRUPT1_01F0_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_INTERRUPT1_01F0_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_INTERRUPT1_01F0_7_6 Fld(2, 6, AC_MSKB0)//[7:6]
	#define TSO0_REG_INTERRUPT1_01F0_RESERVED_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_INTERRUPT1_01F0_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_INTERRUPT1_01F0_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_INTERRUPT1_01F0_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_INTERRUPT1_01F0_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_INTERRUPT1_01F0_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_INTERRUPT1_01F0_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_INTERRUPT1_01F0_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_01F4_TSO (0x1F4)
	#define TSO0_REG_TSO_DEBUG_0_01F4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01F8_TSO (0x1F8)
	#define TSO0_REG_TSO_DEBUG_1_01F8 Fld(8, 0, AC_FULLB0)//[7:0]
#define REG_01FC_TSO (0x1FC)
	#define TSO0_REG_DBG_SEL_01FC Fld(16, 0, AC_FULLW10)//[15:0]

//Page TSO1_TEST_1
#define REG_0000_TSO1 (0x000)
	#define TSO0_REG_PRE_HEADER_1_CONFIG_0_0000_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_PRE_HEADER_1_CONFIG_0_0000_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0004_TSO1 (0x004)
	#define TSO0_REG_PRE_HEADER_1_CONFIG_1_0004_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_PRE_HEADER_1_CONFIG_1_0004_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0008_TSO1 (0x008)
	#define TSO0_REG_PRE_HEADER_1_CONFIG_2_0008 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_000C_TSO1 (0x00C)
	#define TSO0_REG_PRE_HEADER_1_CONFIG_3_000C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0010_TSO1 (0x010)
	#define TSO0_REG_PRE_HEADER_2_CONFIG_0_0010_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_PRE_HEADER_2_CONFIG_0_0010_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0014_TSO1 (0x014)
	#define TSO0_REG_PRE_HEADER_2_CONFIG_1_0014_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_PRE_HEADER_2_CONFIG_1_0014_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0018_TSO1 (0x018)
	#define TSO0_REG_PRE_HEADER_2_CONFIG_2_0018 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_001C_TSO1 (0x01C)
	#define TSO0_REG_PRE_HEADER_2_CONFIG_3_001C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0020_TSO1 (0x020)
	#define TSO0_REG_PRE_HEADER_3_CONFIG_0_0020_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_PRE_HEADER_3_CONFIG_0_0020_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0024_TSO1 (0x024)
	#define TSO0_REG_PRE_HEADER_3_CONFIG_1_0024_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_PRE_HEADER_3_CONFIG_1_0024_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0028_TSO1 (0x028)
	#define TSO0_REG_PRE_HEADER_3_CONFIG_2_0028 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_002C_TSO1 (0x02C)
	#define TSO0_REG_PRE_HEADER_3_CONFIG_3_002C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0030_TSO1 (0x030)
	#define TSO0_REG_PRE_HEADER_4_CONFIG_0_0030_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_PRE_HEADER_4_CONFIG_0_0030_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0034_TSO1 (0x034)
	#define TSO0_REG_PRE_HEADER_4_CONFIG_1_0034_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_PRE_HEADER_4_CONFIG_1_0034_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0038_TSO1 (0x038)
	#define TSO0_REG_PRE_HEADER_4_CONFIG_2_0038 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_003C_TSO1 (0x03C)
	#define TSO0_REG_PRE_HEADER_4_CONFIG_3_003C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0040_TSO1 (0x040)
	#define TSO0_REG_PRE_HEADER_5_CONFIG_0_0040_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_PRE_HEADER_5_CONFIG_0_0040_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0044_TSO1 (0x044)
	#define TSO0_REG_PRE_HEADER_5_CONFIG_1_0044_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_PRE_HEADER_5_CONFIG_1_0044_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0048_TSO1 (0x048)
	#define TSO0_REG_PRE_HEADER_5_CONFIG_2_0048 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_004C_TSO1 (0x04C)
	#define TSO0_REG_PRE_HEADER_5_CONFIG_3_004C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0050_TSO1 (0x050)
	#define TSO0_REG_PRE_HEADER_6_CONFIG_0_0050_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_PRE_HEADER_6_CONFIG_0_0050_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0054_TSO1 (0x054)
	#define TSO0_REG_PRE_HEADER_6_CONFIG_1_0054_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_PRE_HEADER_6_CONFIG_1_0054_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0058_TSO1 (0x058)
	#define TSO0_REG_PRE_HEADER_6_CONFIG_2_0058 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_005C_TSO1 (0x05C)
	#define TSO0_REG_PRE_HEADER_6_CONFIG_3_005C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0060_TSO1 (0x060)
	#define TSO0_REG_SVQ1_BASE_0_0060 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0064_TSO1 (0x064)
	#define TSO0_REG_SVQ1_BASE_1_0064 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0068_TSO1 (0x068)
	#define TSO0_REG_SVQ1_SIZE_200BYTE_0068 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_006C_TSO1 (0x06C)
	#define TSO0_REG_SVQ1_TX_CONFIG_006C_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSO0_REG_SVQ1_TX_CONFIG_006C_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSO0_REG_SVQ1_TX_CONFIG_006C_11_8 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSO0_REG_SVQ1_TX_CONFIG_006C_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_SVQ1_TX_CONFIG_006C_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_SVQ1_TX_CONFIG_006C_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_SVQ1_TX_CONFIG_006C_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0070_TSO1 (0x070)
	#define TSO0_REG_SVQ2_BASE_0_0070 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0074_TSO1 (0x074)
	#define TSO0_REG_SVQ2_BASE_1_0074 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0078_TSO1 (0x078)
	#define TSO0_REG_SVQ2_SIZE_200BYTE_0078 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_007C_TSO1 (0x07C)
	#define TSO0_REG_SVQ2_TX_CONFIG_007C_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSO0_REG_SVQ2_TX_CONFIG_007C_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSO0_REG_SVQ2_TX_CONFIG_007C_11_8 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSO0_REG_SVQ2_TX_CONFIG_007C_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_SVQ2_TX_CONFIG_007C_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_SVQ2_TX_CONFIG_007C_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_SVQ2_TX_CONFIG_007C_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0080_TSO1 (0x080)
	#define TSO0_REG_SVQ3_BASE_0_0080 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0084_TSO1 (0x084)
	#define TSO0_REG_SVQ3_BASE_1_0084 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0088_TSO1 (0x088)
	#define TSO0_REG_SVQ3_SIZE_200BYTE_0088 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_008C_TSO1 (0x08C)
	#define TSO0_REG_SVQ3_TX_CONFIG_008C_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSO0_REG_SVQ3_TX_CONFIG_008C_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSO0_REG_SVQ3_TX_CONFIG_008C_11_8 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSO0_REG_SVQ3_TX_CONFIG_008C_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_SVQ3_TX_CONFIG_008C_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_SVQ3_TX_CONFIG_008C_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_SVQ3_TX_CONFIG_008C_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0090_TSO1 (0x090)
	#define TSO0_REG_SVQ4_BASE_0_0090 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0094_TSO1 (0x094)
	#define TSO0_REG_SVQ4_BASE_1_0094 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0098_TSO1 (0x098)
	#define TSO0_REG_SVQ4_SIZE_200BYTE_0098 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_009C_TSO1 (0x09C)
	#define TSO0_REG_SVQ4_TX_CONFIG_009C_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSO0_REG_SVQ4_TX_CONFIG_009C_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSO0_REG_SVQ4_TX_CONFIG_009C_11_8 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSO0_REG_SVQ4_TX_CONFIG_009C_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_SVQ4_TX_CONFIG_009C_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_SVQ4_TX_CONFIG_009C_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_SVQ4_TX_CONFIG_009C_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_00A0_TSO1 (0x0A0)
	#define TSO0_REG_SVQ5_BASE_0_00A0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00A4_TSO1 (0x0A4)
	#define TSO0_REG_SVQ5_BASE_1_00A4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00A8_TSO1 (0x0A8)
	#define TSO0_REG_SVQ5_SIZE_200BYTE_00A8 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00AC_TSO1 (0x0AC)
	#define TSO0_REG_SVQ5_TX_CONFIG_00AC_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSO0_REG_SVQ5_TX_CONFIG_00AC_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSO0_REG_SVQ5_TX_CONFIG_00AC_11_8 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSO0_REG_SVQ5_TX_CONFIG_00AC_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_SVQ5_TX_CONFIG_00AC_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_SVQ5_TX_CONFIG_00AC_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_SVQ5_TX_CONFIG_00AC_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_00B0_TSO1 (0x0B0)
	#define TSO0_REG_SVQ6_BASE_0_00B0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00B4_TSO1 (0x0B4)
	#define TSO0_REG_SVQ6_BASE_1_00B4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00B8_TSO1 (0x0B8)
	#define TSO0_REG_SVQ6_SIZE_200BYTE_00B8 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00BC_TSO1 (0x0BC)
	#define TSO0_REG_SVQ6_TX_CONFIG_00BC_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSO0_REG_SVQ6_TX_CONFIG_00BC_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSO0_REG_SVQ6_TX_CONFIG_00BC_11_8 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSO0_REG_SVQ6_TX_CONFIG_00BC_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_SVQ6_TX_CONFIG_00BC_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_SVQ6_TX_CONFIG_00BC_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_SVQ6_TX_CONFIG_00BC_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_00C0_TSO1 (0x0C0)
	#define TSO0_REG_SVQ_RX_CONFIG_00C0_1_0 Fld(2, 0, AC_MSKB0)//[1:0]
	#define TSO0_REG_SVQ_RX_CONFIG_00C0_4_2 Fld(3, 2, AC_MSKB0)//[4:2]
	#define TSO0_REG_SVQ_RX_CONFIG_00C0_6_5 Fld(2, 5, AC_MSKB0)//[6:5]
	#define TSO0_REG_SVQ_RX_CONFIG_00C0_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_SVQ_RX_CONFIG_00C0_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_SVQ_RX_CONFIG_00C0_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_SVQ_RX_CONFIG_00C0_14_10 Fld(5, 10, AC_MSKB1)//[14:10]
	#define TSO0_REG_SVQ_RX_CONFIG_00C0_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_00C4_TSO1 (0x0C4)
	#define TSO0_REG_SVQ_RX1_PRIORITY_00C4 Fld(6, 0, AC_MSKB0)//[5:0]
	#define TSO0_REG_SVQ_RX2_PRIORITY_00C4 Fld(6, 8, AC_MSKB1)//[13:8]
#define REG_00C8_TSO1 (0x0C8)
	#define TSO0_REG_SVQ_RX3_PRIORITY_00C8 Fld(6, 0, AC_MSKB0)//[5:0]
	#define TSO0_REG_SVQ_RX4_PRIORITY_00C8 Fld(6, 8, AC_MSKB1)//[13:8]
#define REG_00CC_TSO1 (0x0CC)
	#define TSO0_REG_SVQ_RX5_PRIORITY_00CC Fld(6, 0, AC_MSKB0)//[5:0]
	#define TSO0_REG_SVQ_RX6_PRIORITY_00CC Fld(6, 8, AC_MSKB1)//[13:8]
#define REG_00D0_TSO1 (0x0D0)
	#define TSO0_REG_SVQ_STATUS_0_00D0_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSO0_REG_SVQ_STATUS_0_00D0_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSO0_REG_SVQ_STATUS_0_00D0_11_8 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSO0_REG_SVQ_STATUS_0_00D0_15_12 Fld(4, 12, AC_MSKB1)//[15:12]
#define REG_00D4_TSO1 (0x0D4)
	#define TSO0_REG_SVQ_STATUS_1_00D4_19_16 Fld(4, 16, AC_MSKB2)//[19:16]
	#define TSO0_REG_SVQ_STATUS_1_00D4_23_20 Fld(4, 20, AC_MSKB2)//[23:20]
	#define TSO0_REG_SVQ_STATUS_1_00D4_29_24 Fld(6, 24, AC_MSKB3)//[29:24]
	#define TSO0_REG_SVQ_STATUS_1_00D4_31_30 Fld(2, 30, AC_MSKB3)//[31:30]
#define REG_00D8_TSO1 (0x0D8)
	#define TSO0_REG_SVQ_STATUS_2_0_00D8_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSO0_REG_SVQ_STATUS_2_0_00D8_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSO0_REG_SVQ_STATUS_2_0_00D8_11_8 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSO0_REG_SVQ_STATUS_2_0_00D8_15_12 Fld(4, 12, AC_MSKB1)//[15:12]
#define REG_00DC_TSO1 (0x0DC)
	#define TSO0_REG_SVQ_STATUS_2_1_00DC_19_16 Fld(4, 16, AC_MSKB2)//[19:16]
	#define TSO0_REG_SVQ_STATUS_2_1_00DC_23_20 Fld(4, 20, AC_MSKB2)//[23:20]
	#define TSO0_REG_SVQ_STATUS_2_1_00DC_31_24 Fld(8, 24, AC_FULLB3)//[31:24]
#define REG_00E0_TSO1 (0x0E0)
	#define TSO0_REG_DELTA_0_00E0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00E4_TSO1 (0x0E4)
	#define TSO0_REG_DELTA_1_00E4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00E8_TSO1 (0x0E8)
	#define TSO0_REG_DELTA_CONFIG_00E8_2_0 Fld(3, 0, AC_MSKB0)//[2:0]
	#define TSO0_REG_DELTA_CONFIG_00E8_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_DELTA_CONFIG_00E8_RESERVED_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_DELTA_CONFIG_00E8_RESERVED_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_DELTA_CONFIG_00E8_RESERVED_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_DELTA_CONFIG_00E8_RESERVED_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_MAX_ID_00E8 Fld(3, 8, AC_MSKB1)//[10:8]
#define REG_0100_TSO1 (0x100)
	#define TSO0_REG_DONGLE_PROTOCOL_ID_1_0100 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_DONGLE_RFU0_1_0100 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0104_TSO1 (0x104)
	#define TSO0_REG_DONGLE_RFU1_1_0104 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_DONGLE_SID_1_0104 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0108_TSO1 (0x108)
	#define TSO0_REG_DONGLE_PROTOCOL_ID_2_0108 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_DONGLE_RFU0_2_0108 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_010C_TSO1 (0x10C)
	#define TSO0_REG_DONGLE_RFU1_2_010C Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_DONGLE_SID_2_010C Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0110_TSO1 (0x110)
	#define TSO0_REG_DONGLE_PROTOCOL_ID_3_0110 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_DONGLE_RFU0_3_0110 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0114_TSO1 (0x114)
	#define TSO0_REG_DONGLE_RFU1_3_0114 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_DONGLE_SID_3_0114 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0118_TSO1 (0x118)
	#define TSO0_REG_DONGLE_PROTOCOL_ID_4_0118 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_DONGLE_RFU0_4_0118 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_011C_TSO1 (0x11C)
	#define TSO0_REG_DONGLE_RFU1_4_011C Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_DONGLE_SID_4_011C Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0120_TSO1 (0x120)
	#define TSO0_REG_DONGLE_PROTOCOL_ID_5_0120 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_DONGLE_RFU0_5_0120 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0124_TSO1 (0x124)
	#define TSO0_REG_DONGLE_RFU1_5_0124 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_DONGLE_SID_5_0124 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0140_TSO1 (0x140)
	#define TSO0_REG_DONGLE_PROTOCOL_ID_6_0140 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_DONGLE_RFU0_6_0140 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0144_TSO1 (0x144)
	#define TSO0_REG_DONGLE_RFU1_6_0144 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO0_REG_DONGLE_SID_6_0144 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0148_TSO1 (0x148)
	#define TSO0_REG_TSO_MIU_SEL_0148_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO0_REG_TSO_MIU_SEL_0148_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO0_REG_TSO_MIU_SEL_0148_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_TSO_MIU_SEL_0148_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_TSO_MIU_SEL_0148_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_TSO_MIU_SEL_0148_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_TSO_MIU_SEL_0148_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_TSO_MIU_SEL_0148_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_TSO_MIU_SEL_0148_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_TSO_MIU_SEL_0148_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_TSO_MIU_SEL_0148_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_TSO_MIU_SEL_0148_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_TSO_MIU_SEL_0148_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_TSO_MIU_SEL_0148_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_TSO_MIU_SEL_0148_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_TSO_MIU_SEL_0148_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0180_TSO1 (0x180)
	#define TSO0_REG_SVQ1_TX_CONFIG_2_0180_1_0 Fld(2, 0, AC_MSKB0)//[1:0]
	#define TSO0_REG_SVQ1_TX_CONFIG_2_0180_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_SVQ1_TX_CONFIG_2_0180_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_SVQ1_TX_CONFIG_2_0180_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_SVQ1_TX_CONFIG_2_0180_RESERVED_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_SVQ1_TX_CONFIG_2_0180_RESERVED_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_SVQ1_TX_CONFIG_2_0180_RESERVED_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_SVQ1_TX_CONFIG_2_0180_RESERVED_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_SVQ1_TX_CONFIG_2_0180_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_SVQ1_TX_CONFIG_2_0180_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_SVQ1_TX_CONFIG_2_0180_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_SVQ1_TX_CONFIG_2_0180_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_SVQ1_TX_CONFIG_2_0180_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_SVQ1_TX_CONFIG_2_0180_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_SVQ1_TX_CONFIG_2_0180_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0184_TSO1 (0x184)
	#define TSO0_REG_SVQ2_TX_CONFIG_2_0184_1_0 Fld(2, 0, AC_MSKB0)//[1:0]
	#define TSO0_REG_SVQ2_TX_CONFIG_2_0184_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_SVQ2_TX_CONFIG_2_0184_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_SVQ2_TX_CONFIG_2_0184_RESERVED_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_SVQ2_TX_CONFIG_2_0184_RESERVED_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_SVQ2_TX_CONFIG_2_0184_RESERVED_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_SVQ2_TX_CONFIG_2_0184_RESERVED_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_SVQ2_TX_CONFIG_2_0184_RESERVED_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_SVQ2_TX_CONFIG_2_0184_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_SVQ2_TX_CONFIG_2_0184_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_SVQ2_TX_CONFIG_2_0184_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_SVQ2_TX_CONFIG_2_0184_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_SVQ2_TX_CONFIG_2_0184_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_SVQ2_TX_CONFIG_2_0184_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_SVQ2_TX_CONFIG_2_0184_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0188_TSO1 (0x188)
	#define TSO0_REG_SVQ3_TX_CONFIG_2_0188_1_0 Fld(2, 0, AC_MSKB0)//[1:0]
	#define TSO0_REG_SVQ3_TX_CONFIG_2_0188_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_SVQ3_TX_CONFIG_2_0188_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_SVQ3_TX_CONFIG_2_0188_RESERVED_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_SVQ3_TX_CONFIG_2_0188_RESERVED_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_SVQ3_TX_CONFIG_2_0188_RESERVED_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_SVQ3_TX_CONFIG_2_0188_RESERVED_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_SVQ3_TX_CONFIG_2_0188_RESERVED_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_SVQ3_TX_CONFIG_2_0188_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_SVQ3_TX_CONFIG_2_0188_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_SVQ3_TX_CONFIG_2_0188_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_SVQ3_TX_CONFIG_2_0188_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_SVQ3_TX_CONFIG_2_0188_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_SVQ3_TX_CONFIG_2_0188_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_SVQ3_TX_CONFIG_2_0188_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_018C_TSO1 (0x18C)
	#define TSO0_REG_SVQ4_TX_CONFIG_2_018C_1_0 Fld(2, 0, AC_MSKB0)//[1:0]
	#define TSO0_REG_SVQ4_TX_CONFIG_2_018C_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_SVQ4_TX_CONFIG_2_018C_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_SVQ4_TX_CONFIG_2_018C_RESERVED_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_SVQ4_TX_CONFIG_2_018C_RESERVED_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_SVQ4_TX_CONFIG_2_018C_RESERVED_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_SVQ4_TX_CONFIG_2_018C_RESERVED_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_SVQ4_TX_CONFIG_2_018C_RESERVED_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_SVQ4_TX_CONFIG_2_018C_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_SVQ4_TX_CONFIG_2_018C_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_SVQ4_TX_CONFIG_2_018C_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_SVQ4_TX_CONFIG_2_018C_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_SVQ4_TX_CONFIG_2_018C_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_SVQ4_TX_CONFIG_2_018C_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_SVQ4_TX_CONFIG_2_018C_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0190_TSO1 (0x190)
	#define TSO0_REG_SVQ5_TX_CONFIG_2_0190_1_0 Fld(2, 0, AC_MSKB0)//[1:0]
	#define TSO0_REG_SVQ5_TX_CONFIG_2_0190_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_SVQ5_TX_CONFIG_2_0190_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_SVQ5_TX_CONFIG_2_0190_RESERVED_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_SVQ5_TX_CONFIG_2_0190_RESERVED_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_SVQ5_TX_CONFIG_2_0190_RESERVED_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_SVQ5_TX_CONFIG_2_0190_RESERVED_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_SVQ5_TX_CONFIG_2_0190_RESERVED_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_SVQ5_TX_CONFIG_2_0190_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_SVQ5_TX_CONFIG_2_0190_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_SVQ5_TX_CONFIG_2_0190_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_SVQ5_TX_CONFIG_2_0190_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_SVQ5_TX_CONFIG_2_0190_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_SVQ5_TX_CONFIG_2_0190_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_SVQ5_TX_CONFIG_2_0190_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]

//Page TSO1_TEST_2
#define REG_0194_TSO1 (0x194)
	#define TSO0_REG_SVQ6_TX_CONFIG_2_0194_1_0 Fld(2, 0, AC_MSKB0)//[1:0]
	#define TSO0_REG_SVQ6_TX_CONFIG_2_0194_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO0_REG_SVQ6_TX_CONFIG_2_0194_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO0_REG_SVQ6_TX_CONFIG_2_0194_RESERVED_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO0_REG_SVQ6_TX_CONFIG_2_0194_RESERVED_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO0_REG_SVQ6_TX_CONFIG_2_0194_RESERVED_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO0_REG_SVQ6_TX_CONFIG_2_0194_RESERVED_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO0_REG_SVQ6_TX_CONFIG_2_0194_RESERVED_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO0_REG_SVQ6_TX_CONFIG_2_0194_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO0_REG_SVQ6_TX_CONFIG_2_0194_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO0_REG_SVQ6_TX_CONFIG_2_0194_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO0_REG_SVQ6_TX_CONFIG_2_0194_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO0_REG_SVQ6_TX_CONFIG_2_0194_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO0_REG_SVQ6_TX_CONFIG_2_0194_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO0_REG_SVQ6_TX_CONFIG_2_0194_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]

