/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  reg [6:0] _01_;
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [20:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire [16:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [17:0] celloutsig_0_28z;
  wire [24:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [5:0] celloutsig_0_35z;
  wire [12:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_95z;
  wire [5:0] celloutsig_0_96z;
  wire [4:0] celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [16:0] celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [21:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = in_data[154] ? celloutsig_1_4z : celloutsig_1_2z[20];
  assign celloutsig_0_15z = celloutsig_0_4z ? celloutsig_0_1z : celloutsig_0_11z[6];
  assign celloutsig_0_95z = ~(celloutsig_0_14z[19] & celloutsig_0_45z[5]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_1_17z = ~(celloutsig_1_10z[0] & celloutsig_1_12z);
  assign celloutsig_0_13z = ~(celloutsig_0_8z & celloutsig_0_9z[3]);
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 14'h0000;
    else _00_ <= { celloutsig_0_11z[4], celloutsig_0_35z, celloutsig_0_20z, celloutsig_0_33z, celloutsig_0_15z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 7'h00;
    else _01_ <= { in_data[145:140], celloutsig_1_3z };
  assign celloutsig_0_45z = celloutsig_0_28z[17:5] / { 1'h1, celloutsig_0_14z[8:6], celloutsig_0_26z, celloutsig_0_32z, celloutsig_0_35z, celloutsig_0_15z };
  assign celloutsig_0_10z = { celloutsig_0_2z[18:9], celloutsig_0_4z, celloutsig_0_4z } / { 1'h1, in_data[14:4] };
  assign celloutsig_1_13z = { in_data[149:139], celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_4z } / { 1'h1, celloutsig_1_2z[4:0], _01_, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_3z, in_data[96] };
  assign celloutsig_0_2z = { in_data[29:6], celloutsig_0_1z } / { 1'h1, in_data[45:23], celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_11z, celloutsig_0_20z } / { 1'h1, celloutsig_0_2z[18:12], celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_35z = celloutsig_0_11z[6:1] / { 1'h1, celloutsig_0_23z[4:1], celloutsig_0_4z };
  assign celloutsig_1_19z = celloutsig_1_13z[11:8] == { celloutsig_1_0z[7], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_17z };
  assign celloutsig_0_26z = { celloutsig_0_23z[8:5], celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z } == { celloutsig_0_3z[8:0], celloutsig_0_24z, celloutsig_0_13z };
  assign celloutsig_0_5z = celloutsig_0_2z[16:5] === in_data[65:54];
  assign celloutsig_1_3z = in_data[127:124] === { celloutsig_1_2z[12:11], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_11z = celloutsig_1_0z[8:1] === celloutsig_1_2z[11:4];
  assign celloutsig_1_12z = in_data[182:179] === { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_16z = { celloutsig_0_2z[13:6], celloutsig_0_4z } === { in_data[69:62], celloutsig_0_0z };
  assign celloutsig_0_4z = celloutsig_0_3z[2:0] >= celloutsig_0_2z[4:2];
  assign celloutsig_1_7z = { in_data[141:130], celloutsig_1_3z, celloutsig_1_5z } >= { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_0z[12:6], celloutsig_1_10z } >= { in_data[184:181], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_1_1z = { in_data[161], celloutsig_1_0z } <= { in_data[133], celloutsig_1_0z };
  assign celloutsig_0_12z = celloutsig_0_3z[11:3] && celloutsig_0_3z[11:3];
  assign celloutsig_0_0z = ! in_data[72:66];
  assign celloutsig_0_6z = { celloutsig_0_3z[11:0], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } < { celloutsig_0_2z[15:1], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_4z = celloutsig_1_2z[15:8] < { in_data[112:106], celloutsig_1_1z };
  assign celloutsig_0_3z = { in_data[82:71], celloutsig_0_1z } % { 1'h1, celloutsig_0_2z[20:10], in_data[0] };
  assign celloutsig_0_21z = celloutsig_0_10z[0] ? celloutsig_0_20z : { celloutsig_0_9z[4:1], celloutsig_0_4z };
  assign celloutsig_0_9z = - { celloutsig_0_2z[8:5], celloutsig_0_5z };
  assign celloutsig_0_96z = - { _00_[4:0], celloutsig_0_26z };
  assign celloutsig_1_0z = - in_data[156:144];
  assign celloutsig_0_14z = - { celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_8z = | { celloutsig_0_3z[8:7], celloutsig_0_6z };
  assign celloutsig_0_33z = | { celloutsig_0_26z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_32z = | { celloutsig_0_26z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_24z = ~^ celloutsig_0_11z[7:3];
  assign celloutsig_1_8z = ^ in_data[166:151];
  assign celloutsig_0_7z = celloutsig_0_3z[10:3] << { celloutsig_0_2z[12:6], celloutsig_0_6z };
  assign celloutsig_0_20z = celloutsig_0_11z[4:0] << { celloutsig_0_11z[4:2], celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_1_2z = { in_data[179:172], celloutsig_1_1z, celloutsig_1_0z } - { celloutsig_1_0z[10:3], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_11z = celloutsig_0_3z[12:1] - { celloutsig_0_2z[22:12], celloutsig_0_4z };
  assign celloutsig_1_10z = { celloutsig_1_0z[11:7], celloutsig_1_3z, celloutsig_1_1z } - in_data[140:134];
  assign celloutsig_0_17z = { celloutsig_0_14z[15:8], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_16z } - { celloutsig_0_2z[23:14], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_28z = { celloutsig_0_17z[9:1], celloutsig_0_12z, celloutsig_0_7z } ^ { celloutsig_0_10z[11:2], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_9z = ~((celloutsig_1_4z & celloutsig_1_5z) | celloutsig_1_2z[5]);
  assign { out_data[128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_95z, celloutsig_0_96z };
endmodule
