

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_3'
================================================================
* Date:           Sun Dec 29 16:52:30 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  25361|  25361|  25361|  25361|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  25360|  25360|      1585|          -|          -|    16|    no    |
        | + Loop 1.1  |      8|      8|         1|          1|          1|     8|    yes   |
        | + Loop 1.2  |   1571|   1571|         5|          1|          1|  1568|    yes   |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      2|       0|    456|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    130|    -|
|Memory           |        0|      -|      14|      4|    -|
|Multiplexer      |        -|      -|       -|    158|    -|
|Register         |        0|      -|    1071|    160|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|    1085|    908|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------------+---------+-------+---+----+-----+
    |            Instance            |           Module          | BRAM_18K| DSP48E| FF| LUT| URAM|
    +--------------------------------+---------------------------+---------+-------+---+----+-----+
    |network_mux_1287_16_1_1_x_U102  |network_mux_1287_16_1_1_x  |        0|      0|  0|  65|    0|
    |network_mux_164_32_1_1_U103     |network_mux_164_32_1_1     |        0|      0|  0|  65|    0|
    +--------------------------------+---------------------------+---------+-------+---+----+-----+
    |Total                           |                           |        0|      0|  0| 130|    0|
    +--------------------------------+---------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +-------------------------------------------+--------------------------------------+--------------+
    |                  Instance                 |                Module                |  Expression  |
    +-------------------------------------------+--------------------------------------+--------------+
    |network_mac_muladd_4ns_9ns_9s_12_1_1_U104  |network_mac_muladd_4ns_9ns_9s_12_1_1  | i0 + i1 * i2 |
    +-------------------------------------------+--------------------------------------+--------------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_3_b_s_U  |pointwise_conv2d_fix_3_SeparableConv2D_3_b_s  |        0|  14|   4|    0|    16|   14|     1|          224|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                              |        0|  14|   4|    0|    16|   14|     1|          224|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln37_fu_1306_p2       |     *    |      2|  0|  20|          32|          16|
    |add_ln22_fu_574_p2        |     +    |      0|  0|  12|          12|           8|
    |add_ln30_fu_1021_p2       |     +    |      0|  0|  13|          11|           1|
    |add_ln31_fu_1171_p2       |     +    |      0|  0|  15|           8|           1|
    |add_ln37_4_fu_1151_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln37_fu_1009_p2       |     +    |      0|  0|  15|           9|           9|
    |add_ln44_1_fu_1216_p2     |     +    |      0|  0|  17|          13|          13|
    |add_ln44_fu_1207_p2       |     +    |      0|  0|  15|           9|           9|
    |buffer_fu_1336_p2         |     +    |      0|  0|  29|          22|          22|
    |i_fu_610_p2               |     +    |      0|  0|  13|           4|           1|
    |in_d_fu_1165_p2           |     +    |      0|  0|  13|           4|           1|
    |out_d_fu_586_p2           |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_1027_p2          |     +    |      0|  0|  13|           4|           1|
    |out_w_fu_1119_p2          |     +    |      0|  0|  13|           4|           1|
    |tmp_6_fu_625_p129         |     +    |      0|  0|  15|           7|           7|
    |sub_ln37_2_fu_1071_p2     |     -    |      0|  0|  15|           9|           9|
    |sub_ln37_fu_999_p2        |     -    |      0|  0|  15|           9|           9|
    |and_ln37_fu_1105_p2       |    and   |      0|  0|   2|           1|           1|
    |output_r_d0               |    and   |      0|  0|  16|          16|          16|
    |icmp_ln22_fu_580_p2       |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln24_fu_604_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln30_fu_1015_p2      |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln31_fu_1033_p2      |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln34_2_fu_1202_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln34_fu_1099_p2      |   icmp   |      0|  0|  11|           4|           5|
    |or_ln32_fu_1125_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln30_fu_1111_p3    |  select  |      0|  0|   4|           1|           4|
    |select_ln31_fu_1177_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln32_4_fu_1131_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln32_5_fu_1143_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln32_6_fu_1157_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln32_fu_1317_p3    |  select  |      0|  0|  22|           1|          22|
    |select_ln37_3_fu_1311_p3  |  select  |      0|  0|  22|           1|          22|
    |select_ln37_4_fu_1077_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln37_5_fu_1085_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln37_fu_1039_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln43_fu_1360_p3    |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1   |    xor   |      0|  0|   2|           2|           1|
    |xor_ln37_fu_1093_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln43_fu_1354_p2       |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      2|  0| 456|         241|         265|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  41|          8|    1|          8|
    |ap_enable_reg_pp1_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter4           |   9|          2|    1|          2|
    |ap_phi_mux_in_d_0_phi_fu_563_p4   |   9|          2|    4|          8|
    |ap_phi_mux_out_w_0_phi_fu_542_p4  |   9|          2|    4|          8|
    |buffer_0_reg_549                  |   9|          2|   22|         44|
    |i_0_reg_494                       |   9|          2|    4|          8|
    |in_d_0_reg_559                    |   9|          2|    4|          8|
    |indvar_flatten18_reg_505          |   9|          2|   11|         22|
    |indvar_flatten_reg_527            |   9|          2|    8|         16|
    |out_d_0_reg_471                   |   9|          2|    5|         10|
    |out_h_0_reg_516                   |   9|          2|    4|          8|
    |out_w_0_reg_538                   |   9|          2|    4|          8|
    |phi_mul_reg_483                   |   9|          2|   12|         24|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 158|         34|   85|        176|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln22_reg_1487                     |  12|   0|   12|          0|
    |add_ln44_1_reg_1592                   |  13|   0|   13|          0|
    |and_ln37_reg_1545                     |   1|   0|    1|          0|
    |ap_CS_fsm                             |   7|   0|    7|          0|
    |ap_enable_reg_pp1_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4               |   1|   0|    1|          0|
    |buffer_0_reg_549                      |  22|   0|   22|          0|
    |i_0_reg_494                           |   4|   0|    4|          0|
    |icmp_ln30_reg_1526                    |   1|   0|    1|          0|
    |icmp_ln31_reg_1535                    |   1|   0|    1|          0|
    |icmp_ln34_2_reg_1588                  |   1|   0|    1|          0|
    |in_d_0_reg_559                        |   4|   0|    4|          0|
    |in_d_reg_1572                         |   4|   0|    4|          0|
    |indvar_flatten18_reg_505              |  11|   0|   11|          0|
    |indvar_flatten_reg_527                |   8|   0|    8|          0|
    |input_load_reg_1597                   |  16|   0|   16|          0|
    |kernel_buffer_15_016_fu_428           |  32|   0|   32|          0|
    |kernel_buffer_15_17_fu_376            |  32|   0|   32|          0|
    |kernel_buffer_15_18_fu_380            |  32|   0|   32|          0|
    |kernel_buffer_15_19_fu_384            |  32|   0|   32|          0|
    |kernel_buffer_15_20_fu_388            |  32|   0|   32|          0|
    |kernel_buffer_15_21_fu_392            |  32|   0|   32|          0|
    |kernel_buffer_15_22_fu_396            |  32|   0|   32|          0|
    |kernel_buffer_15_23_fu_400            |  32|   0|   32|          0|
    |kernel_buffer_15_24_fu_404            |  32|   0|   32|          0|
    |kernel_buffer_15_25_fu_408            |  32|   0|   32|          0|
    |kernel_buffer_15_26_fu_412            |  32|   0|   32|          0|
    |kernel_buffer_15_27_fu_416            |  32|   0|   32|          0|
    |kernel_buffer_15_28_fu_420            |  32|   0|   32|          0|
    |kernel_buffer_15_29_fu_424            |  32|   0|   32|          0|
    |kernel_buffer_15_fu_372               |  32|   0|   32|          0|
    |mul_ln37_reg_1607                     |  32|   0|   32|          0|
    |out_d_0_reg_471                       |   5|   0|    5|          0|
    |out_d_reg_1496                        |   5|   0|    5|          0|
    |out_h_0_reg_516                       |   4|   0|    4|          0|
    |out_w_0_reg_538                       |   4|   0|    4|          0|
    |phi_mul_reg_483                       |  12|   0|   12|          0|
    |select_ln32_4_reg_1555                |   4|   0|    4|          0|
    |select_ln32_4_reg_1555_pp1_iter1_reg  |   4|   0|    4|          0|
    |select_ln32_5_reg_1561                |   4|   0|    4|          0|
    |select_ln32_6_reg_1567                |   9|   0|    9|          0|
    |select_ln37_4_reg_1540                |   8|   0|    9|          1|
    |sext_ln28_reg_1519                    |  22|   0|   22|          0|
    |shl_ln_reg_1501                       |   4|   0|    7|          3|
    |tmp_7_reg_1602                        |  32|   0|   32|          0|
    |zext_ln22_reg_1482                    |  12|   0|   13|          1|
    |add_ln44_1_reg_1592                   |  64|  32|   13|          0|
    |and_ln37_reg_1545                     |  64|  32|    1|          0|
    |icmp_ln30_reg_1526                    |  64|  32|    1|          0|
    |icmp_ln31_reg_1535                    |  64|  32|    1|          0|
    |icmp_ln34_2_reg_1588                  |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1071| 160|  773|          5|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 1, D = 5, States = { 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 3 
4 --> 5 
5 --> 6 
6 --> 11 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 6 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_buffer_15 = alloca i32"   --->   Operation 12 'alloca' 'kernel_buffer_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_buffer_15_17 = alloca i32"   --->   Operation 13 'alloca' 'kernel_buffer_15_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_buffer_15_18 = alloca i32"   --->   Operation 14 'alloca' 'kernel_buffer_15_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_buffer_15_19 = alloca i32"   --->   Operation 15 'alloca' 'kernel_buffer_15_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_buffer_15_20 = alloca i32"   --->   Operation 16 'alloca' 'kernel_buffer_15_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_buffer_15_21 = alloca i32"   --->   Operation 17 'alloca' 'kernel_buffer_15_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_buffer_15_22 = alloca i32"   --->   Operation 18 'alloca' 'kernel_buffer_15_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_buffer_15_23 = alloca i32"   --->   Operation 19 'alloca' 'kernel_buffer_15_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_buffer_15_24 = alloca i32"   --->   Operation 20 'alloca' 'kernel_buffer_15_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_buffer_15_25 = alloca i32"   --->   Operation 21 'alloca' 'kernel_buffer_15_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_buffer_15_26 = alloca i32"   --->   Operation 22 'alloca' 'kernel_buffer_15_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_buffer_15_27 = alloca i32"   --->   Operation 23 'alloca' 'kernel_buffer_15_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_buffer_15_28 = alloca i32"   --->   Operation 24 'alloca' 'kernel_buffer_15_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_buffer_15_29 = alloca i32"   --->   Operation 25 'alloca' 'kernel_buffer_15_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_buffer_15_016 = alloca i32"   --->   Operation 26 'alloca' 'kernel_buffer_15_016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 28 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 [ 0, %0 ], [ %add_ln22, %.loopexit.loopexit ]" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 29 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i12 %phi_mul to i13" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 30 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.54ns)   --->   "%add_ln22 = add i12 %phi_mul, 196" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 31 'add' 'add_ln22' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.36ns)   --->   "%icmp_ln22 = icmp eq i5 %out_d_0, -16" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 32 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 34 'add' 'out_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %3, label %.preheader4.preheader" [../layers_c/pointwise_conv2d.cpp:22]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i5 %out_d_0 to i4" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 36 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26, i3 0)" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 37 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader4" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 38 'br' <Predicate = (!icmp_ln22)> <Delay = 1.76>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 39 'ret' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.10>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %.preheader4.preheader ], [ %i, %hls_label_0_end ]"   --->   Operation 40 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 41 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp eq i4 %i_0, -8" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 42 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 43 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %1, label %hls_label_0_begin" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 45 'specregionbegin' 'tmp' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 46 'specpipeline' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i4 %i_0 to i7" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 47 'zext' 'zext_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.87ns)   --->   "%add_ln26 = add i7 %shl_ln, %zext_ln26" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 48 'add' 'add_ln26' <Predicate = (!icmp_ln24)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (4.23ns)   --->   "%tmp_6 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 -2651, i16 2073, i16 1156, i16 3349, i16 604, i16 -8156, i16 -5028, i16 6387, i16 -10026, i16 5920, i16 1322, i16 -7540, i16 3993, i16 8863, i16 10066, i16 6497, i16 -5839, i16 4141, i16 -5493, i16 7347, i16 -1488, i16 -2148, i16 -8023, i16 6361, i16 2258, i16 -967, i16 -946, i16 -7367, i16 6947, i16 -7301, i16 1582, i16 -5886, i16 3762, i16 -5238, i16 4505, i16 -7039, i16 -1746, i16 953, i16 5991, i16 -7318, i16 -4192, i16 7946, i16 -6801, i16 -6934, i16 6251, i16 -7325, i16 -4293, i16 -7732, i16 6991, i16 -2587, i16 1501, i16 -4347, i16 -6826, i16 535, i16 7485, i16 -99, i16 -4407, i16 6362, i16 -4718, i16 -4734, i16 2770, i16 -1312, i16 2669, i16 -2859, i16 -4441, i16 -5484, i16 6676, i16 -4288, i16 -7260, i16 669, i16 -6517, i16 -2572, i16 -6350, i16 2136, i16 4793, i16 7198, i16 -6744, i16 8508, i16 -5838, i16 6660, i16 8779, i16 7883, i16 -1167, i16 -1243, i16 3744, i16 2181, i16 4585, i16 -2179, i16 738, i16 -7926, i16 4738, i16 2494, i16 2931, i16 -7453, i16 7364, i16 -767, i16 -4640, i16 -6124, i16 -4374, i16 -1684, i16 9249, i16 9727, i16 -67, i16 1304, i16 -6983, i16 788, i16 5068, i16 -2722, i16 -5044, i16 -8187, i16 -1037, i16 7848, i16 -2065, i16 -7293, i16 2987, i16 -5070, i16 -260, i16 -7630, i16 -228, i16 -2840, i16 -2855, i16 -8214, i16 -2709, i16 -5582, i16 -4899, i16 4232, i16 5145, i16 1740, i7 %add_ln26)" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 49 'mux' 'tmp_6' <Predicate = (!icmp_ln24)> <Delay = 4.23> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_buffer_0 = sext i16 %tmp_6 to i32" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 50 'sext' 'kernel_buffer_0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.36ns)   --->   "switch i4 %i_0, label %branch15 [
    i4 0, label %hls_label_0_begin.hls_label_0_end_crit_edge
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -2, label %branch14
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
  ]" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 51 'switch' <Predicate = (!icmp_ln24)> <Delay = 1.36>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_28" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 52 'store' <Predicate = (!icmp_ln24 & i_0 == 13)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 53 'br' <Predicate = (!icmp_ln24 & i_0 == 13)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_27" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 54 'store' <Predicate = (!icmp_ln24 & i_0 == 12)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 55 'br' <Predicate = (!icmp_ln24 & i_0 == 12)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_26" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 56 'store' <Predicate = (!icmp_ln24 & i_0 == 11)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 57 'br' <Predicate = (!icmp_ln24 & i_0 == 11)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_25" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 58 'store' <Predicate = (!icmp_ln24 & i_0 == 10)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 59 'br' <Predicate = (!icmp_ln24 & i_0 == 10)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_24" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 60 'store' <Predicate = (!icmp_ln24 & i_0 == 9)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 61 'br' <Predicate = (!icmp_ln24 & i_0 == 9)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_29" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 62 'store' <Predicate = (!icmp_ln24 & i_0 == 14)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 63 'br' <Predicate = (!icmp_ln24 & i_0 == 14)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_23" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 64 'store' <Predicate = (!icmp_ln24 & i_0 == 7)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 65 'br' <Predicate = (!icmp_ln24 & i_0 == 7)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_22" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 66 'store' <Predicate = (!icmp_ln24 & i_0 == 6)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 67 'br' <Predicate = (!icmp_ln24 & i_0 == 6)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_21" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 68 'store' <Predicate = (!icmp_ln24 & i_0 == 5)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 69 'br' <Predicate = (!icmp_ln24 & i_0 == 5)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_20" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 70 'store' <Predicate = (!icmp_ln24 & i_0 == 4)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 71 'br' <Predicate = (!icmp_ln24 & i_0 == 4)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_19" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 72 'store' <Predicate = (!icmp_ln24 & i_0 == 3)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 73 'br' <Predicate = (!icmp_ln24 & i_0 == 3)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_18" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 74 'store' <Predicate = (!icmp_ln24 & i_0 == 2)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 75 'br' <Predicate = (!icmp_ln24 & i_0 == 2)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_17" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 76 'store' <Predicate = (!icmp_ln24 & i_0 == 1)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 77 'br' <Predicate = (!icmp_ln24 & i_0 == 1)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 78 'store' <Predicate = (!icmp_ln24 & i_0 == 0)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 79 'br' <Predicate = (!icmp_ln24 & i_0 == 0)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_016" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 80 'store' <Predicate = (!icmp_ln24 & i_0 == 15) | (!icmp_ln24 & i_0 == 8)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 81 'br' <Predicate = (!icmp_ln24 & i_0 == 15) | (!icmp_ln24 & i_0 == 8)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp)" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 82 'specregionend' 'empty_19' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br label %.preheader4" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 83 'br' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %out_d_0 to i64" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 84 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_b_2 = getelementptr [16 x i14]* @SeparableConv2D_3_b_s, i64 0, i64 %zext_ln28" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 85 'getelementptr' 'SeparableConv2D_3_b_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (3.25ns)   --->   "%SeparableConv2D_3_b_3 = load i14* %SeparableConv2D_3_b_2, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 86 'load' 'SeparableConv2D_3_b_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 87 [1/2] (3.25ns)   --->   "%SeparableConv2D_3_b_3 = load i14* %SeparableConv2D_3_b_2, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 87 'load' 'SeparableConv2D_3_b_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i14 %SeparableConv2D_3_b_3 to i22" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 88 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (1.76ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 89 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 7.40>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%indvar_flatten18 = phi i11 [ 0, %1 ], [ %add_ln30, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 90 'phi' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ 0, %1 ], [ %select_ln30, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 91 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %1 ], [ %select_ln31, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 92 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ 0, %1 ], [ %select_ln32_5, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 93 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%buffer_0 = phi i22 [ %sext_ln28, %1 ], [ %buffer, %ifFalse ]"   --->   Operation 94 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%in_d_0 = phi i4 [ 0, %1 ], [ %in_d, %ifFalse ]"   --->   Operation 95 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h_0, i4 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 96 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i8 %shl_ln1 to i9" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 97 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln37_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h_0, i1 false)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 98 'bitconcatenate' 'shl_ln37_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln37_7 = zext i5 %shl_ln37_3 to i9" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 99 'zext' 'zext_ln37_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (1.91ns)   --->   "%sub_ln37 = sub i9 %zext_ln37, %zext_ln37_7" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 100 'sub' 'sub_ln37' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 101 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i4 %out_w_0 to i9" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 102 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (1.82ns)   --->   "%add_ln37 = add i9 %sub_ln37, %zext_ln34" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 103 'add' 'add_ln37' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (1.88ns)   --->   "%icmp_ln30 = icmp eq i11 %indvar_flatten18, -480" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 104 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (1.63ns)   --->   "%add_ln30 = add i11 %indvar_flatten18, 1" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 105 'add' 'add_ln30' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %.loopexit.loopexit, label %.preheader.preheader" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (1.73ns)   --->   "%out_h = add i4 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 107 'add' 'out_h' <Predicate = (!icmp_ln30)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (1.55ns)   --->   "%icmp_ln31 = icmp eq i8 %indvar_flatten, 112" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 108 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln30)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (1.02ns)   --->   "%select_ln37 = select i1 %icmp_ln31, i4 0, i4 %out_w_0" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 109 'select' 'select_ln37' <Predicate = (!icmp_ln30)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln37_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h, i4 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 110 'bitconcatenate' 'shl_ln37_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln37_8 = zext i8 %shl_ln37_mid1 to i9" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 111 'zext' 'zext_ln37_8' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln37_3_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 112 'bitconcatenate' 'shl_ln37_3_mid1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln37_9 = zext i5 %shl_ln37_3_mid1 to i9" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 113 'zext' 'zext_ln37_9' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (1.91ns)   --->   "%sub_ln37_2 = sub i9 %zext_ln37_8, %zext_ln37_9" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 114 'sub' 'sub_ln37_2' <Predicate = (!icmp_ln30)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.96ns)   --->   "%select_ln37_4 = select i1 %icmp_ln31, i9 %sub_ln37_2, i9 %sub_ln37" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 115 'select' 'select_ln37_4' <Predicate = (!icmp_ln30)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_6)   --->   "%select_ln37_5 = select i1 %icmp_ln31, i9 %sub_ln37_2, i9 %add_ln37" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 116 'select' 'select_ln37_5' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln37)   --->   "%xor_ln37 = xor i1 %icmp_ln31, true" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 117 'xor' 'xor_ln37' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (1.30ns)   --->   "%icmp_ln34 = icmp eq i4 %in_d_0, -8" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 118 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln30)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37 = and i1 %icmp_ln34, %xor_ln37" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 119 'and' 'and_ln37' <Predicate = (!icmp_ln30)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (1.02ns)   --->   "%select_ln30 = select i1 %icmp_ln31, i4 %out_h, i4 %out_h_0" [../layers_c/pointwise_conv2d.cpp:30]   --->   Operation 120 'select' 'select_ln30' <Predicate = (!icmp_ln30)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (1.73ns)   --->   "%out_w = add i4 %select_ln37, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 121 'add' 'out_w' <Predicate = (!icmp_ln30)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_4)   --->   "%or_ln32 = or i1 %and_ln37, %icmp_ln31" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 122 'or' 'or_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln32_4 = select i1 %or_ln32, i4 0, i4 %in_d_0" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 123 'select' 'select_ln32_4' <Predicate = (!icmp_ln30)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i4 %out_w to i9" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 124 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (1.02ns)   --->   "%select_ln32_5 = select i1 %and_ln37, i4 %out_w, i4 %select_ln37" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 125 'select' 'select_ln32_5' <Predicate = (!icmp_ln30)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (1.82ns)   --->   "%add_ln37_4 = add i9 %select_ln37_4, %zext_ln34_2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 126 'add' 'add_ln37_4' <Predicate = (!icmp_ln30)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln32_6 = select i1 %and_ln37, i9 %add_ln37_4, i9 %select_ln37_5" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 127 'select' 'select_ln32_6' <Predicate = (!icmp_ln30)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (1.73ns)   --->   "%in_d = add i4 %select_ln32_4, 1" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 128 'add' 'in_d' <Predicate = (!icmp_ln30)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (1.91ns)   --->   "%add_ln31 = add i8 %indvar_flatten, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 129 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (1.24ns)   --->   "%select_ln31 = select i1 %icmp_ln31, i8 1, i8 %add_ln31" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 130 'select' 'select_ln31' <Predicate = (!icmp_ln30)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 131 'br' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 9.63>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i4 %select_ln32_5 to i9" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 132 'zext' 'zext_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i9 %select_ln32_6 to i12" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 133 'sext' 'sext_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln37_10 = zext i4 %select_ln32_4 to i12" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 134 'zext' 'zext_ln37_10' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (3.36ns) (grouped into DSP with root node add_ln37_1)   --->   "%mul_ln37_2 = mul i12 %zext_ln37_10, 196" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 135 'mul' 'mul_ln37_2' <Predicate = (!icmp_ln30)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 136 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln37_1 = add i12 %sext_ln32, %mul_ln37_2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 136 'add' 'add_ln37_1' <Predicate = (!icmp_ln30)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i12 %add_ln37_1 to i32" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 137 'sext' 'sext_ln37' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln37_6 = zext i32 %sext_ln37 to i64" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 138 'zext' 'zext_ln37_6' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln37_6" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 139 'getelementptr' 'input_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_7 : Operation 140 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 140 'load' 'input_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 141 [1/1] (1.30ns)   --->   "%icmp_ln34_2 = icmp eq i4 %in_d, -8" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 141 'icmp' 'icmp_ln34_2' <Predicate = (!icmp_ln30)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34_2, label %ifTrue, label %ifFalse" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 142 'br' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (1.82ns)   --->   "%add_ln44 = add i9 %zext_ln32, %select_ln37_4" [../layers_c/pointwise_conv2d.cpp:44]   --->   Operation 143 'add' 'add_ln44' <Predicate = (icmp_ln34_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i9 %add_ln44 to i13" [../layers_c/pointwise_conv2d.cpp:44]   --->   Operation 144 'sext' 'sext_ln44' <Predicate = (icmp_ln34_2)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (1.54ns)   --->   "%add_ln44_1 = add i13 %zext_ln22, %sext_ln44" [../layers_c/pointwise_conv2d.cpp:44]   --->   Operation 145 'add' 'add_ln44_1' <Predicate = (icmp_ln34_2)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%kernel_buffer_15_lo = load i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 146 'load' 'kernel_buffer_15_lo' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%kernel_buffer_15_17_1 = load i32* %kernel_buffer_15_17" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 147 'load' 'kernel_buffer_15_17_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%kernel_buffer_15_18_1 = load i32* %kernel_buffer_15_18" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 148 'load' 'kernel_buffer_15_18_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%kernel_buffer_15_19_1 = load i32* %kernel_buffer_15_19" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 149 'load' 'kernel_buffer_15_19_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%kernel_buffer_15_20_1 = load i32* %kernel_buffer_15_20" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 150 'load' 'kernel_buffer_15_20_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%kernel_buffer_15_21_1 = load i32* %kernel_buffer_15_21" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 151 'load' 'kernel_buffer_15_21_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%kernel_buffer_15_22_1 = load i32* %kernel_buffer_15_22" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 152 'load' 'kernel_buffer_15_22_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%kernel_buffer_15_23_1 = load i32* %kernel_buffer_15_23" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 153 'load' 'kernel_buffer_15_23_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%kernel_buffer_15_24_1 = load i32* %kernel_buffer_15_24" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 154 'load' 'kernel_buffer_15_24_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%kernel_buffer_15_25_1 = load i32* %kernel_buffer_15_25" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 155 'load' 'kernel_buffer_15_25_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%kernel_buffer_15_26_1 = load i32* %kernel_buffer_15_26" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 156 'load' 'kernel_buffer_15_26_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%kernel_buffer_15_27_1 = load i32* %kernel_buffer_15_27" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 157 'load' 'kernel_buffer_15_27_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%kernel_buffer_15_28_1 = load i32* %kernel_buffer_15_28" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 158 'load' 'kernel_buffer_15_28_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%kernel_buffer_15_29_1 = load i32* %kernel_buffer_15_29" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 159 'load' 'kernel_buffer_15_29_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%kernel_buffer_15_01 = load i32* %kernel_buffer_15_016" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 160 'load' 'kernel_buffer_15_01' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 161 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 161 'load' 'input_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 162 [1/1] (2.06ns)   --->   "%tmp_7 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %kernel_buffer_15_lo, i32 %kernel_buffer_15_17_1, i32 %kernel_buffer_15_18_1, i32 %kernel_buffer_15_19_1, i32 %kernel_buffer_15_20_1, i32 %kernel_buffer_15_21_1, i32 %kernel_buffer_15_22_1, i32 %kernel_buffer_15_23_1, i32 undef, i32 %kernel_buffer_15_24_1, i32 %kernel_buffer_15_25_1, i32 %kernel_buffer_15_26_1, i32 %kernel_buffer_15_27_1, i32 %kernel_buffer_15_28_1, i32 %kernel_buffer_15_29_1, i32 %kernel_buffer_15_01, i4 %select_ln32_4)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 162 'mux' 'tmp_7' <Predicate = (!icmp_ln30)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln37_1 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 163 'sext' 'sext_ln37_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (8.51ns)   --->   "%mul_ln37 = mul nsw i32 %tmp_7, %sext_ln37_1" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 164 'mul' 'mul_ln37' <Predicate = (!icmp_ln30)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.50>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1568, i64 1568, i64 1568)"   --->   Operation 165 'speclooptripcount' 'empty_20' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln37_3 = select i1 %icmp_ln31, i22 %sext_ln28, i22 %buffer_0" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 166 'select' 'select_ln37_3' <Predicate = (!icmp_ln30 & !and_ln37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 167 'specpipeline' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 168 'specpipeline' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln32 = select i1 %and_ln37, i22 %sext_ln28, i22 %select_ln37_3" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 169 'select' 'select_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 170 'specpipeline' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%trunc_ln = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %mul_ln37, i32 14, i32 31)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 171 'partselect' 'trunc_ln' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%sext_ln37_3 = sext i18 %trunc_ln to i22" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 172 'sext' 'sext_ln37_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (2.25ns) (out node of the LUT)   --->   "%buffer = add i22 %sext_ln37_3, %select_ln32" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 173 'add' 'buffer' <Predicate = (!icmp_ln30)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %buffer, i32 21)" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 174 'bitselect' 'tmp_2' <Predicate = (icmp_ln34_2)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%trunc_ln43 = trunc i22 %buffer to i16" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 175 'trunc' 'trunc_ln43' <Predicate = (icmp_ln34_2)> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%xor_ln43 = xor i1 %tmp_2, true" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 176 'xor' 'xor_ln43' <Predicate = (icmp_ln34_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%select_ln43 = select i1 %xor_ln43, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 177 'select' 'select_ln43' <Predicate = (icmp_ln34_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln44 = and i16 %select_ln43, %trunc_ln43" [../layers_c/pointwise_conv2d.cpp:44]   --->   Operation 178 'and' 'and_ln44' <Predicate = (icmp_ln34_2)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln44_1 = sext i13 %add_ln44_1 to i32" [../layers_c/pointwise_conv2d.cpp:44]   --->   Operation 179 'sext' 'sext_ln44_1' <Predicate = (icmp_ln34_2)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i32 %sext_ln44_1 to i64" [../layers_c/pointwise_conv2d.cpp:44]   --->   Operation 180 'zext' 'zext_ln44' <Predicate = (icmp_ln34_2)> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln44" [../layers_c/pointwise_conv2d.cpp:44]   --->   Operation 181 'getelementptr' 'output_addr' <Predicate = (icmp_ln34_2)> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (3.25ns)   --->   "store i16 %and_ln44, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:44]   --->   Operation 182 'store' <Predicate = (icmp_ln34_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 183 'br' <Predicate = (icmp_ln34_2)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_b_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_buffer_15      (alloca           ) [ 001111111111]
kernel_buffer_15_17   (alloca           ) [ 001111111111]
kernel_buffer_15_18   (alloca           ) [ 001111111111]
kernel_buffer_15_19   (alloca           ) [ 001111111111]
kernel_buffer_15_20   (alloca           ) [ 001111111111]
kernel_buffer_15_21   (alloca           ) [ 001111111111]
kernel_buffer_15_22   (alloca           ) [ 001111111111]
kernel_buffer_15_23   (alloca           ) [ 001111111111]
kernel_buffer_15_24   (alloca           ) [ 001111111111]
kernel_buffer_15_25   (alloca           ) [ 001111111111]
kernel_buffer_15_26   (alloca           ) [ 001111111111]
kernel_buffer_15_27   (alloca           ) [ 001111111111]
kernel_buffer_15_28   (alloca           ) [ 001111111111]
kernel_buffer_15_29   (alloca           ) [ 001111111111]
kernel_buffer_15_016  (alloca           ) [ 001111111111]
br_ln22               (br               ) [ 011111111111]
out_d_0               (phi              ) [ 001110000000]
phi_mul               (phi              ) [ 001000000000]
zext_ln22             (zext             ) [ 000111111110]
add_ln22              (add              ) [ 011111111111]
icmp_ln22             (icmp             ) [ 001111111111]
empty                 (speclooptripcount) [ 000000000000]
out_d                 (add              ) [ 011111111111]
br_ln22               (br               ) [ 000000000000]
trunc_ln26            (trunc            ) [ 000000000000]
shl_ln                (bitconcatenate   ) [ 000100000000]
br_ln24               (br               ) [ 001111111111]
ret_ln0               (ret              ) [ 000000000000]
i_0                   (phi              ) [ 000100000000]
empty_18              (speclooptripcount) [ 000000000000]
icmp_ln24             (icmp             ) [ 001111111111]
i                     (add              ) [ 001111111111]
br_ln24               (br               ) [ 000000000000]
tmp                   (specregionbegin  ) [ 000000000000]
specpipeline_ln25     (specpipeline     ) [ 000000000000]
zext_ln26             (zext             ) [ 000000000000]
add_ln26              (add              ) [ 000000000000]
tmp_6                 (mux              ) [ 000000000000]
kernel_buffer_0       (sext             ) [ 000000000000]
switch_ln26           (switch           ) [ 000000000000]
store_ln26            (store            ) [ 000000000000]
br_ln26               (br               ) [ 000000000000]
store_ln26            (store            ) [ 000000000000]
br_ln26               (br               ) [ 000000000000]
store_ln26            (store            ) [ 000000000000]
br_ln26               (br               ) [ 000000000000]
store_ln26            (store            ) [ 000000000000]
br_ln26               (br               ) [ 000000000000]
store_ln26            (store            ) [ 000000000000]
br_ln26               (br               ) [ 000000000000]
store_ln26            (store            ) [ 000000000000]
br_ln26               (br               ) [ 000000000000]
store_ln26            (store            ) [ 000000000000]
br_ln26               (br               ) [ 000000000000]
store_ln26            (store            ) [ 000000000000]
br_ln26               (br               ) [ 000000000000]
store_ln26            (store            ) [ 000000000000]
br_ln26               (br               ) [ 000000000000]
store_ln26            (store            ) [ 000000000000]
br_ln26               (br               ) [ 000000000000]
store_ln26            (store            ) [ 000000000000]
br_ln26               (br               ) [ 000000000000]
store_ln26            (store            ) [ 000000000000]
br_ln26               (br               ) [ 000000000000]
store_ln26            (store            ) [ 000000000000]
br_ln26               (br               ) [ 000000000000]
store_ln26            (store            ) [ 000000000000]
br_ln26               (br               ) [ 000000000000]
store_ln26            (store            ) [ 000000000000]
br_ln26               (br               ) [ 000000000000]
empty_19              (specregionend    ) [ 000000000000]
br_ln24               (br               ) [ 001111111111]
zext_ln28             (zext             ) [ 000000000000]
SeparableConv2D_3_b_2 (getelementptr    ) [ 000001000000]
SeparableConv2D_3_b_3 (load             ) [ 000000000000]
sext_ln28             (sext             ) [ 001111111111]
br_ln30               (br               ) [ 001111111111]
indvar_flatten18      (phi              ) [ 000000111110]
out_h_0               (phi              ) [ 000000111110]
indvar_flatten        (phi              ) [ 000000111110]
out_w_0               (phi              ) [ 000000111110]
buffer_0              (phi              ) [ 000000111110]
in_d_0                (phi              ) [ 000000111110]
shl_ln1               (bitconcatenate   ) [ 000000000000]
zext_ln37             (zext             ) [ 000000000000]
shl_ln37_3            (bitconcatenate   ) [ 000000000000]
zext_ln37_7           (zext             ) [ 000000000000]
sub_ln37              (sub              ) [ 000000000000]
specpipeline_ln32     (specpipeline     ) [ 000000000000]
zext_ln34             (zext             ) [ 000000000000]
add_ln37              (add              ) [ 000000000000]
icmp_ln30             (icmp             ) [ 001111111111]
add_ln30              (add              ) [ 001111111111]
br_ln30               (br               ) [ 000000000000]
out_h                 (add              ) [ 000000000000]
icmp_ln31             (icmp             ) [ 000000111110]
select_ln37           (select           ) [ 000000000000]
shl_ln37_mid1         (bitconcatenate   ) [ 000000000000]
zext_ln37_8           (zext             ) [ 000000000000]
shl_ln37_3_mid1       (bitconcatenate   ) [ 000000000000]
zext_ln37_9           (zext             ) [ 000000000000]
sub_ln37_2            (sub              ) [ 000000000000]
select_ln37_4         (select           ) [ 000000110000]
select_ln37_5         (select           ) [ 000000000000]
xor_ln37              (xor              ) [ 000000000000]
icmp_ln34             (icmp             ) [ 000000000000]
and_ln37              (and              ) [ 000000111110]
select_ln30           (select           ) [ 001111111111]
out_w                 (add              ) [ 000000000000]
or_ln32               (or               ) [ 000000000000]
select_ln32_4         (select           ) [ 000000111000]
zext_ln34_2           (zext             ) [ 000000000000]
select_ln32_5         (select           ) [ 001111111111]
add_ln37_4            (add              ) [ 000000000000]
select_ln32_6         (select           ) [ 000000110000]
in_d                  (add              ) [ 001111111111]
add_ln31              (add              ) [ 000000000000]
select_ln31           (select           ) [ 001111111111]
br_ln0                (br               ) [ 001111111111]
zext_ln32             (zext             ) [ 000000000000]
sext_ln32             (sext             ) [ 000000000000]
zext_ln37_10          (zext             ) [ 000000000000]
mul_ln37_2            (mul              ) [ 000000000000]
add_ln37_1            (add              ) [ 000000000000]
sext_ln37             (sext             ) [ 000000000000]
zext_ln37_6           (zext             ) [ 000000000000]
input_addr            (getelementptr    ) [ 000000101000]
icmp_ln34_2           (icmp             ) [ 001111111111]
br_ln34               (br               ) [ 000000000000]
add_ln44              (add              ) [ 000000000000]
sext_ln44             (sext             ) [ 000000000000]
add_ln44_1            (add              ) [ 000000101110]
kernel_buffer_15_lo   (load             ) [ 000000000000]
kernel_buffer_15_17_1 (load             ) [ 000000000000]
kernel_buffer_15_18_1 (load             ) [ 000000000000]
kernel_buffer_15_19_1 (load             ) [ 000000000000]
kernel_buffer_15_20_1 (load             ) [ 000000000000]
kernel_buffer_15_21_1 (load             ) [ 000000000000]
kernel_buffer_15_22_1 (load             ) [ 000000000000]
kernel_buffer_15_23_1 (load             ) [ 000000000000]
kernel_buffer_15_24_1 (load             ) [ 000000000000]
kernel_buffer_15_25_1 (load             ) [ 000000000000]
kernel_buffer_15_26_1 (load             ) [ 000000000000]
kernel_buffer_15_27_1 (load             ) [ 000000000000]
kernel_buffer_15_28_1 (load             ) [ 000000000000]
kernel_buffer_15_29_1 (load             ) [ 000000000000]
kernel_buffer_15_01   (load             ) [ 000000000000]
input_load            (load             ) [ 000000100100]
tmp_7                 (mux              ) [ 000000100100]
sext_ln37_1           (sext             ) [ 000000000000]
mul_ln37              (mul              ) [ 000000100010]
empty_20              (speclooptripcount) [ 000000000000]
select_ln37_3         (select           ) [ 000000000000]
specpipeline_ln32     (specpipeline     ) [ 000000000000]
specpipeline_ln32     (specpipeline     ) [ 000000000000]
select_ln32           (select           ) [ 000000000000]
specpipeline_ln32     (specpipeline     ) [ 000000000000]
trunc_ln              (partselect       ) [ 000000000000]
sext_ln37_3           (sext             ) [ 000000000000]
buffer                (add              ) [ 001111100001]
tmp_2                 (bitselect        ) [ 000000000000]
trunc_ln43            (trunc            ) [ 000000000000]
xor_ln43              (xor              ) [ 000000000000]
select_ln43           (select           ) [ 000000000000]
and_ln44              (and              ) [ 000000000000]
sext_ln44_1           (sext             ) [ 000000000000]
zext_ln44             (zext             ) [ 000000000000]
output_addr           (getelementptr    ) [ 000000000000]
store_ln44            (store            ) [ 000000000000]
br_ln0                (br               ) [ 000000000000]
br_ln0                (br               ) [ 011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_3_b_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.128i16.i7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i32.i4"/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="372" class="1004" name="kernel_buffer_15_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="kernel_buffer_15_17_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_17/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="kernel_buffer_15_18_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_18/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="kernel_buffer_15_19_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_19/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="kernel_buffer_15_20_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_20/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="kernel_buffer_15_21_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_21/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="kernel_buffer_15_22_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_22/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="kernel_buffer_15_23_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_23/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="kernel_buffer_15_24_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_24/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="kernel_buffer_15_25_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_25/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="kernel_buffer_15_26_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_26/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="kernel_buffer_15_27_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_27/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="kernel_buffer_15_28_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_28/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="kernel_buffer_15_29_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_29/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="kernel_buffer_15_016_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_016/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="SeparableConv2D_3_b_2_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="14" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="5" slack="0"/>
<pin id="436" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_3_b_2/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_access_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="0"/>
<pin id="441" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="442" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_3_b_3/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="input_addr_gep_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="16" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="32" slack="0"/>
<pin id="449" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_access_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="14" slack="0"/>
<pin id="454" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/7 "/>
</bind>
</comp>

<comp id="458" class="1004" name="output_addr_gep_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="32" slack="0"/>
<pin id="462" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/10 "/>
</bind>
</comp>

<comp id="465" class="1004" name="store_ln44_access_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="14" slack="0"/>
<pin id="467" dir="0" index="1" bw="16" slack="0"/>
<pin id="468" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/10 "/>
</bind>
</comp>

<comp id="471" class="1005" name="out_d_0_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="5" slack="1"/>
<pin id="473" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="475" class="1004" name="out_d_0_phi_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="478" dir="0" index="2" bw="5" slack="0"/>
<pin id="479" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="483" class="1005" name="phi_mul_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="12" slack="1"/>
<pin id="485" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="487" class="1004" name="phi_mul_phi_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="1"/>
<pin id="489" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="490" dir="0" index="2" bw="12" slack="0"/>
<pin id="491" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="492" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="494" class="1005" name="i_0_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="1"/>
<pin id="496" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="498" class="1004" name="i_0_phi_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="1"/>
<pin id="500" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="501" dir="0" index="2" bw="4" slack="0"/>
<pin id="502" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="503" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="505" class="1005" name="indvar_flatten18_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="11" slack="1"/>
<pin id="507" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten18 (phireg) "/>
</bind>
</comp>

<comp id="509" class="1004" name="indvar_flatten18_phi_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="1"/>
<pin id="511" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="512" dir="0" index="2" bw="11" slack="0"/>
<pin id="513" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="514" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten18/6 "/>
</bind>
</comp>

<comp id="516" class="1005" name="out_h_0_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="1"/>
<pin id="518" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="520" class="1004" name="out_h_0_phi_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="1"/>
<pin id="522" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="4" slack="0"/>
<pin id="524" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="525" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/6 "/>
</bind>
</comp>

<comp id="527" class="1005" name="indvar_flatten_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="1"/>
<pin id="529" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="531" class="1004" name="indvar_flatten_phi_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="534" dir="0" index="2" bw="8" slack="0"/>
<pin id="535" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="536" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/6 "/>
</bind>
</comp>

<comp id="538" class="1005" name="out_w_0_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="1"/>
<pin id="540" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="542" class="1004" name="out_w_0_phi_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="545" dir="0" index="2" bw="4" slack="0"/>
<pin id="546" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="547" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/6 "/>
</bind>
</comp>

<comp id="549" class="1005" name="buffer_0_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="22" slack="4"/>
<pin id="551" dir="1" index="1" bw="22" slack="4"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="552" class="1004" name="buffer_0_phi_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="14" slack="1"/>
<pin id="554" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="555" dir="0" index="2" bw="22" slack="1"/>
<pin id="556" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="557" dir="1" index="4" bw="22" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/6 "/>
</bind>
</comp>

<comp id="559" class="1005" name="in_d_0_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="4" slack="1"/>
<pin id="561" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="563" class="1004" name="in_d_0_phi_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="566" dir="0" index="2" bw="4" slack="0"/>
<pin id="567" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="568" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln22_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="12" slack="0"/>
<pin id="572" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="add_ln22_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="12" slack="0"/>
<pin id="576" dir="0" index="1" bw="9" slack="0"/>
<pin id="577" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="icmp_ln22_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="0"/>
<pin id="582" dir="0" index="1" bw="5" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="out_d_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="5" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="trunc_ln26_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="5" slack="0"/>
<pin id="594" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="shl_ln_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="7" slack="0"/>
<pin id="598" dir="0" index="1" bw="4" slack="0"/>
<pin id="599" dir="0" index="2" bw="1" slack="0"/>
<pin id="600" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="icmp_ln24_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="0"/>
<pin id="606" dir="0" index="1" bw="4" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="i_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln26_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="4" slack="0"/>
<pin id="618" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="add_ln26_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="7" slack="1"/>
<pin id="622" dir="0" index="1" bw="4" slack="0"/>
<pin id="623" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_6_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="0"/>
<pin id="627" dir="0" index="1" bw="13" slack="0"/>
<pin id="628" dir="0" index="2" bw="13" slack="0"/>
<pin id="629" dir="0" index="3" bw="12" slack="0"/>
<pin id="630" dir="0" index="4" bw="13" slack="0"/>
<pin id="631" dir="0" index="5" bw="11" slack="0"/>
<pin id="632" dir="0" index="6" bw="14" slack="0"/>
<pin id="633" dir="0" index="7" bw="14" slack="0"/>
<pin id="634" dir="0" index="8" bw="14" slack="0"/>
<pin id="635" dir="0" index="9" bw="15" slack="0"/>
<pin id="636" dir="0" index="10" bw="14" slack="0"/>
<pin id="637" dir="0" index="11" bw="12" slack="0"/>
<pin id="638" dir="0" index="12" bw="14" slack="0"/>
<pin id="639" dir="0" index="13" bw="13" slack="0"/>
<pin id="640" dir="0" index="14" bw="15" slack="0"/>
<pin id="641" dir="0" index="15" bw="15" slack="0"/>
<pin id="642" dir="0" index="16" bw="14" slack="0"/>
<pin id="643" dir="0" index="17" bw="14" slack="0"/>
<pin id="644" dir="0" index="18" bw="14" slack="0"/>
<pin id="645" dir="0" index="19" bw="14" slack="0"/>
<pin id="646" dir="0" index="20" bw="14" slack="0"/>
<pin id="647" dir="0" index="21" bw="12" slack="0"/>
<pin id="648" dir="0" index="22" bw="13" slack="0"/>
<pin id="649" dir="0" index="23" bw="14" slack="0"/>
<pin id="650" dir="0" index="24" bw="14" slack="0"/>
<pin id="651" dir="0" index="25" bw="13" slack="0"/>
<pin id="652" dir="0" index="26" bw="11" slack="0"/>
<pin id="653" dir="0" index="27" bw="11" slack="0"/>
<pin id="654" dir="0" index="28" bw="14" slack="0"/>
<pin id="655" dir="0" index="29" bw="14" slack="0"/>
<pin id="656" dir="0" index="30" bw="14" slack="0"/>
<pin id="657" dir="0" index="31" bw="12" slack="0"/>
<pin id="658" dir="0" index="32" bw="14" slack="0"/>
<pin id="659" dir="0" index="33" bw="13" slack="0"/>
<pin id="660" dir="0" index="34" bw="14" slack="0"/>
<pin id="661" dir="0" index="35" bw="14" slack="0"/>
<pin id="662" dir="0" index="36" bw="14" slack="0"/>
<pin id="663" dir="0" index="37" bw="12" slack="0"/>
<pin id="664" dir="0" index="38" bw="11" slack="0"/>
<pin id="665" dir="0" index="39" bw="14" slack="0"/>
<pin id="666" dir="0" index="40" bw="14" slack="0"/>
<pin id="667" dir="0" index="41" bw="14" slack="0"/>
<pin id="668" dir="0" index="42" bw="14" slack="0"/>
<pin id="669" dir="0" index="43" bw="14" slack="0"/>
<pin id="670" dir="0" index="44" bw="14" slack="0"/>
<pin id="671" dir="0" index="45" bw="14" slack="0"/>
<pin id="672" dir="0" index="46" bw="14" slack="0"/>
<pin id="673" dir="0" index="47" bw="14" slack="0"/>
<pin id="674" dir="0" index="48" bw="14" slack="0"/>
<pin id="675" dir="0" index="49" bw="14" slack="0"/>
<pin id="676" dir="0" index="50" bw="13" slack="0"/>
<pin id="677" dir="0" index="51" bw="12" slack="0"/>
<pin id="678" dir="0" index="52" bw="14" slack="0"/>
<pin id="679" dir="0" index="53" bw="14" slack="0"/>
<pin id="680" dir="0" index="54" bw="11" slack="0"/>
<pin id="681" dir="0" index="55" bw="14" slack="0"/>
<pin id="682" dir="0" index="56" bw="8" slack="0"/>
<pin id="683" dir="0" index="57" bw="14" slack="0"/>
<pin id="684" dir="0" index="58" bw="14" slack="0"/>
<pin id="685" dir="0" index="59" bw="14" slack="0"/>
<pin id="686" dir="0" index="60" bw="14" slack="0"/>
<pin id="687" dir="0" index="61" bw="13" slack="0"/>
<pin id="688" dir="0" index="62" bw="12" slack="0"/>
<pin id="689" dir="0" index="63" bw="13" slack="0"/>
<pin id="690" dir="0" index="64" bw="13" slack="0"/>
<pin id="691" dir="0" index="65" bw="14" slack="0"/>
<pin id="692" dir="0" index="66" bw="14" slack="0"/>
<pin id="693" dir="0" index="67" bw="14" slack="0"/>
<pin id="694" dir="0" index="68" bw="14" slack="0"/>
<pin id="695" dir="0" index="69" bw="14" slack="0"/>
<pin id="696" dir="0" index="70" bw="11" slack="0"/>
<pin id="697" dir="0" index="71" bw="14" slack="0"/>
<pin id="698" dir="0" index="72" bw="13" slack="0"/>
<pin id="699" dir="0" index="73" bw="14" slack="0"/>
<pin id="700" dir="0" index="74" bw="13" slack="0"/>
<pin id="701" dir="0" index="75" bw="14" slack="0"/>
<pin id="702" dir="0" index="76" bw="14" slack="0"/>
<pin id="703" dir="0" index="77" bw="14" slack="0"/>
<pin id="704" dir="0" index="78" bw="15" slack="0"/>
<pin id="705" dir="0" index="79" bw="14" slack="0"/>
<pin id="706" dir="0" index="80" bw="14" slack="0"/>
<pin id="707" dir="0" index="81" bw="15" slack="0"/>
<pin id="708" dir="0" index="82" bw="14" slack="0"/>
<pin id="709" dir="0" index="83" bw="12" slack="0"/>
<pin id="710" dir="0" index="84" bw="12" slack="0"/>
<pin id="711" dir="0" index="85" bw="13" slack="0"/>
<pin id="712" dir="0" index="86" bw="13" slack="0"/>
<pin id="713" dir="0" index="87" bw="14" slack="0"/>
<pin id="714" dir="0" index="88" bw="13" slack="0"/>
<pin id="715" dir="0" index="89" bw="11" slack="0"/>
<pin id="716" dir="0" index="90" bw="14" slack="0"/>
<pin id="717" dir="0" index="91" bw="14" slack="0"/>
<pin id="718" dir="0" index="92" bw="13" slack="0"/>
<pin id="719" dir="0" index="93" bw="13" slack="0"/>
<pin id="720" dir="0" index="94" bw="14" slack="0"/>
<pin id="721" dir="0" index="95" bw="14" slack="0"/>
<pin id="722" dir="0" index="96" bw="11" slack="0"/>
<pin id="723" dir="0" index="97" bw="14" slack="0"/>
<pin id="724" dir="0" index="98" bw="14" slack="0"/>
<pin id="725" dir="0" index="99" bw="14" slack="0"/>
<pin id="726" dir="0" index="100" bw="12" slack="0"/>
<pin id="727" dir="0" index="101" bw="15" slack="0"/>
<pin id="728" dir="0" index="102" bw="15" slack="0"/>
<pin id="729" dir="0" index="103" bw="8" slack="0"/>
<pin id="730" dir="0" index="104" bw="12" slack="0"/>
<pin id="731" dir="0" index="105" bw="14" slack="0"/>
<pin id="732" dir="0" index="106" bw="11" slack="0"/>
<pin id="733" dir="0" index="107" bw="14" slack="0"/>
<pin id="734" dir="0" index="108" bw="13" slack="0"/>
<pin id="735" dir="0" index="109" bw="14" slack="0"/>
<pin id="736" dir="0" index="110" bw="14" slack="0"/>
<pin id="737" dir="0" index="111" bw="12" slack="0"/>
<pin id="738" dir="0" index="112" bw="14" slack="0"/>
<pin id="739" dir="0" index="113" bw="13" slack="0"/>
<pin id="740" dir="0" index="114" bw="14" slack="0"/>
<pin id="741" dir="0" index="115" bw="13" slack="0"/>
<pin id="742" dir="0" index="116" bw="14" slack="0"/>
<pin id="743" dir="0" index="117" bw="10" slack="0"/>
<pin id="744" dir="0" index="118" bw="14" slack="0"/>
<pin id="745" dir="0" index="119" bw="9" slack="0"/>
<pin id="746" dir="0" index="120" bw="13" slack="0"/>
<pin id="747" dir="0" index="121" bw="13" slack="0"/>
<pin id="748" dir="0" index="122" bw="15" slack="0"/>
<pin id="749" dir="0" index="123" bw="13" slack="0"/>
<pin id="750" dir="0" index="124" bw="14" slack="0"/>
<pin id="751" dir="0" index="125" bw="14" slack="0"/>
<pin id="752" dir="0" index="126" bw="14" slack="0"/>
<pin id="753" dir="0" index="127" bw="14" slack="0"/>
<pin id="754" dir="0" index="128" bw="12" slack="0"/>
<pin id="755" dir="0" index="129" bw="7" slack="0"/>
<pin id="756" dir="1" index="130" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="887" class="1004" name="kernel_buffer_0_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="16" slack="0"/>
<pin id="889" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="kernel_buffer_0/3 "/>
</bind>
</comp>

<comp id="891" class="1004" name="store_ln26_store_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="16" slack="0"/>
<pin id="893" dir="0" index="1" bw="32" slack="2"/>
<pin id="894" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="896" class="1004" name="store_ln26_store_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="16" slack="0"/>
<pin id="898" dir="0" index="1" bw="32" slack="2"/>
<pin id="899" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="901" class="1004" name="store_ln26_store_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="16" slack="0"/>
<pin id="903" dir="0" index="1" bw="32" slack="2"/>
<pin id="904" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="906" class="1004" name="store_ln26_store_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="16" slack="0"/>
<pin id="908" dir="0" index="1" bw="32" slack="2"/>
<pin id="909" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="911" class="1004" name="store_ln26_store_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="16" slack="0"/>
<pin id="913" dir="0" index="1" bw="32" slack="2"/>
<pin id="914" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="916" class="1004" name="store_ln26_store_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="16" slack="0"/>
<pin id="918" dir="0" index="1" bw="32" slack="2"/>
<pin id="919" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="921" class="1004" name="store_ln26_store_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="16" slack="0"/>
<pin id="923" dir="0" index="1" bw="32" slack="2"/>
<pin id="924" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="926" class="1004" name="store_ln26_store_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="16" slack="0"/>
<pin id="928" dir="0" index="1" bw="32" slack="2"/>
<pin id="929" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="931" class="1004" name="store_ln26_store_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="16" slack="0"/>
<pin id="933" dir="0" index="1" bw="32" slack="2"/>
<pin id="934" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="936" class="1004" name="store_ln26_store_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="16" slack="0"/>
<pin id="938" dir="0" index="1" bw="32" slack="2"/>
<pin id="939" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="941" class="1004" name="store_ln26_store_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="16" slack="0"/>
<pin id="943" dir="0" index="1" bw="32" slack="2"/>
<pin id="944" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="946" class="1004" name="store_ln26_store_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="16" slack="0"/>
<pin id="948" dir="0" index="1" bw="32" slack="2"/>
<pin id="949" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="951" class="1004" name="store_ln26_store_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="16" slack="0"/>
<pin id="953" dir="0" index="1" bw="32" slack="2"/>
<pin id="954" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="956" class="1004" name="store_ln26_store_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="16" slack="0"/>
<pin id="958" dir="0" index="1" bw="32" slack="2"/>
<pin id="959" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="961" class="1004" name="store_ln26_store_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="16" slack="0"/>
<pin id="963" dir="0" index="1" bw="32" slack="2"/>
<pin id="964" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="966" class="1004" name="zext_ln28_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="5" slack="2"/>
<pin id="968" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/4 "/>
</bind>
</comp>

<comp id="971" class="1004" name="sext_ln28_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="14" slack="0"/>
<pin id="973" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/5 "/>
</bind>
</comp>

<comp id="975" class="1004" name="shl_ln1_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="8" slack="0"/>
<pin id="977" dir="0" index="1" bw="4" slack="0"/>
<pin id="978" dir="0" index="2" bw="1" slack="0"/>
<pin id="979" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/6 "/>
</bind>
</comp>

<comp id="983" class="1004" name="zext_ln37_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="8" slack="0"/>
<pin id="985" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/6 "/>
</bind>
</comp>

<comp id="987" class="1004" name="shl_ln37_3_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="5" slack="0"/>
<pin id="989" dir="0" index="1" bw="4" slack="0"/>
<pin id="990" dir="0" index="2" bw="1" slack="0"/>
<pin id="991" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln37_3/6 "/>
</bind>
</comp>

<comp id="995" class="1004" name="zext_ln37_7_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="5" slack="0"/>
<pin id="997" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_7/6 "/>
</bind>
</comp>

<comp id="999" class="1004" name="sub_ln37_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="8" slack="0"/>
<pin id="1001" dir="0" index="1" bw="5" slack="0"/>
<pin id="1002" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/6 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="zext_ln34_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="4" slack="0"/>
<pin id="1007" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/6 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="add_ln37_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="9" slack="0"/>
<pin id="1011" dir="0" index="1" bw="4" slack="0"/>
<pin id="1012" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/6 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="icmp_ln30_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="11" slack="0"/>
<pin id="1017" dir="0" index="1" bw="11" slack="0"/>
<pin id="1018" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/6 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="add_ln30_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="11" slack="0"/>
<pin id="1023" dir="0" index="1" bw="1" slack="0"/>
<pin id="1024" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/6 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="out_h_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="4" slack="0"/>
<pin id="1029" dir="0" index="1" bw="1" slack="0"/>
<pin id="1030" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/6 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="icmp_ln31_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="8" slack="0"/>
<pin id="1035" dir="0" index="1" bw="8" slack="0"/>
<pin id="1036" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/6 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="select_ln37_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="0"/>
<pin id="1041" dir="0" index="1" bw="4" slack="0"/>
<pin id="1042" dir="0" index="2" bw="4" slack="0"/>
<pin id="1043" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/6 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="shl_ln37_mid1_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="8" slack="0"/>
<pin id="1049" dir="0" index="1" bw="4" slack="0"/>
<pin id="1050" dir="0" index="2" bw="1" slack="0"/>
<pin id="1051" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln37_mid1/6 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="zext_ln37_8_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="8" slack="0"/>
<pin id="1057" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_8/6 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="shl_ln37_3_mid1_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="5" slack="0"/>
<pin id="1061" dir="0" index="1" bw="4" slack="0"/>
<pin id="1062" dir="0" index="2" bw="1" slack="0"/>
<pin id="1063" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln37_3_mid1/6 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="zext_ln37_9_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="5" slack="0"/>
<pin id="1069" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_9/6 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="sub_ln37_2_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="8" slack="0"/>
<pin id="1073" dir="0" index="1" bw="5" slack="0"/>
<pin id="1074" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37_2/6 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="select_ln37_4_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="0"/>
<pin id="1079" dir="0" index="1" bw="9" slack="0"/>
<pin id="1080" dir="0" index="2" bw="9" slack="0"/>
<pin id="1081" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_4/6 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="select_ln37_5_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="0"/>
<pin id="1087" dir="0" index="1" bw="9" slack="0"/>
<pin id="1088" dir="0" index="2" bw="9" slack="0"/>
<pin id="1089" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_5/6 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="xor_ln37_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="0"/>
<pin id="1095" dir="0" index="1" bw="1" slack="0"/>
<pin id="1096" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37/6 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="icmp_ln34_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="4" slack="0"/>
<pin id="1101" dir="0" index="1" bw="4" slack="0"/>
<pin id="1102" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/6 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="and_ln37_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="1" slack="0"/>
<pin id="1107" dir="0" index="1" bw="1" slack="0"/>
<pin id="1108" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln37/6 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="select_ln30_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="0"/>
<pin id="1113" dir="0" index="1" bw="4" slack="0"/>
<pin id="1114" dir="0" index="2" bw="4" slack="0"/>
<pin id="1115" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/6 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="out_w_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="4" slack="0"/>
<pin id="1121" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/6 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="or_ln32_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/6 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="select_ln32_4_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="1" slack="0"/>
<pin id="1133" dir="0" index="1" bw="4" slack="0"/>
<pin id="1134" dir="0" index="2" bw="4" slack="0"/>
<pin id="1135" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_4/6 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="zext_ln34_2_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="4" slack="0"/>
<pin id="1141" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2/6 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="select_ln32_5_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="0"/>
<pin id="1145" dir="0" index="1" bw="4" slack="0"/>
<pin id="1146" dir="0" index="2" bw="4" slack="0"/>
<pin id="1147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_5/6 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="add_ln37_4_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="9" slack="0"/>
<pin id="1153" dir="0" index="1" bw="4" slack="0"/>
<pin id="1154" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_4/6 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="select_ln32_6_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="0"/>
<pin id="1159" dir="0" index="1" bw="9" slack="0"/>
<pin id="1160" dir="0" index="2" bw="9" slack="0"/>
<pin id="1161" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_6/6 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="in_d_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="4" slack="0"/>
<pin id="1167" dir="0" index="1" bw="1" slack="0"/>
<pin id="1168" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d/6 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="add_ln31_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="8" slack="0"/>
<pin id="1173" dir="0" index="1" bw="1" slack="0"/>
<pin id="1174" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/6 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="select_ln31_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="0"/>
<pin id="1179" dir="0" index="1" bw="8" slack="0"/>
<pin id="1180" dir="0" index="2" bw="8" slack="0"/>
<pin id="1181" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/6 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="zext_ln32_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="4" slack="1"/>
<pin id="1187" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/7 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="sext_ln32_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="9" slack="1"/>
<pin id="1190" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/7 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="zext_ln37_10_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="4" slack="1"/>
<pin id="1193" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_10/7 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="sext_ln37_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="12" slack="0"/>
<pin id="1196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/7 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="zext_ln37_6_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="12" slack="0"/>
<pin id="1199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_6/7 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="icmp_ln34_2_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="4" slack="1"/>
<pin id="1204" dir="0" index="1" bw="4" slack="0"/>
<pin id="1205" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_2/7 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="add_ln44_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="4" slack="0"/>
<pin id="1209" dir="0" index="1" bw="9" slack="1"/>
<pin id="1210" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/7 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="sext_ln44_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="9" slack="0"/>
<pin id="1214" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44/7 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="add_ln44_1_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="12" slack="5"/>
<pin id="1218" dir="0" index="1" bw="9" slack="0"/>
<pin id="1219" dir="1" index="2" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/7 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="kernel_buffer_15_lo_load_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="7"/>
<pin id="1223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_lo/8 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="kernel_buffer_15_17_1_load_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="7"/>
<pin id="1226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_17_1/8 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="kernel_buffer_15_18_1_load_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="32" slack="7"/>
<pin id="1229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_18_1/8 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="kernel_buffer_15_19_1_load_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="32" slack="7"/>
<pin id="1232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_19_1/8 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="kernel_buffer_15_20_1_load_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="32" slack="7"/>
<pin id="1235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_20_1/8 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="kernel_buffer_15_21_1_load_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="7"/>
<pin id="1238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_21_1/8 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="kernel_buffer_15_22_1_load_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="32" slack="7"/>
<pin id="1241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_22_1/8 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="kernel_buffer_15_23_1_load_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="32" slack="7"/>
<pin id="1244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_23_1/8 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="kernel_buffer_15_24_1_load_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="32" slack="7"/>
<pin id="1247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_24_1/8 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="kernel_buffer_15_25_1_load_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="32" slack="7"/>
<pin id="1250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_25_1/8 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="kernel_buffer_15_26_1_load_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="7"/>
<pin id="1253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_26_1/8 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="kernel_buffer_15_27_1_load_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="32" slack="7"/>
<pin id="1256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_27_1/8 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="kernel_buffer_15_28_1_load_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="32" slack="7"/>
<pin id="1259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_28_1/8 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="kernel_buffer_15_29_1_load_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="32" slack="7"/>
<pin id="1262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_29_1/8 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="kernel_buffer_15_01_load_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="32" slack="7"/>
<pin id="1265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_01/8 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="tmp_7_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="0"/>
<pin id="1268" dir="0" index="1" bw="32" slack="0"/>
<pin id="1269" dir="0" index="2" bw="32" slack="0"/>
<pin id="1270" dir="0" index="3" bw="32" slack="0"/>
<pin id="1271" dir="0" index="4" bw="32" slack="0"/>
<pin id="1272" dir="0" index="5" bw="32" slack="0"/>
<pin id="1273" dir="0" index="6" bw="32" slack="0"/>
<pin id="1274" dir="0" index="7" bw="32" slack="0"/>
<pin id="1275" dir="0" index="8" bw="32" slack="0"/>
<pin id="1276" dir="0" index="9" bw="1" slack="0"/>
<pin id="1277" dir="0" index="10" bw="32" slack="0"/>
<pin id="1278" dir="0" index="11" bw="32" slack="0"/>
<pin id="1279" dir="0" index="12" bw="32" slack="0"/>
<pin id="1280" dir="0" index="13" bw="32" slack="0"/>
<pin id="1281" dir="0" index="14" bw="32" slack="0"/>
<pin id="1282" dir="0" index="15" bw="32" slack="0"/>
<pin id="1283" dir="0" index="16" bw="32" slack="0"/>
<pin id="1284" dir="0" index="17" bw="4" slack="2"/>
<pin id="1285" dir="1" index="18" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="sext_ln37_1_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="16" slack="1"/>
<pin id="1305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_1/9 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="mul_ln37_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="32" slack="1"/>
<pin id="1308" dir="0" index="1" bw="16" slack="0"/>
<pin id="1309" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37/9 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="select_ln37_3_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="1" slack="4"/>
<pin id="1313" dir="0" index="1" bw="22" slack="5"/>
<pin id="1314" dir="0" index="2" bw="22" slack="4"/>
<pin id="1315" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_3/10 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="select_ln32_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="1" slack="4"/>
<pin id="1319" dir="0" index="1" bw="22" slack="5"/>
<pin id="1320" dir="0" index="2" bw="22" slack="0"/>
<pin id="1321" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/10 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="trunc_ln_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="18" slack="0"/>
<pin id="1325" dir="0" index="1" bw="32" slack="1"/>
<pin id="1326" dir="0" index="2" bw="5" slack="0"/>
<pin id="1327" dir="0" index="3" bw="6" slack="0"/>
<pin id="1328" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/10 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="sext_ln37_3_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="18" slack="0"/>
<pin id="1334" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_3/10 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="buffer_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="18" slack="0"/>
<pin id="1338" dir="0" index="1" bw="22" slack="0"/>
<pin id="1339" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/10 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="tmp_2_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="1" slack="0"/>
<pin id="1344" dir="0" index="1" bw="22" slack="0"/>
<pin id="1345" dir="0" index="2" bw="6" slack="0"/>
<pin id="1346" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="trunc_ln43_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="22" slack="0"/>
<pin id="1352" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/10 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="xor_ln43_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="1" slack="0"/>
<pin id="1356" dir="0" index="1" bw="1" slack="0"/>
<pin id="1357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln43/10 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="select_ln43_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="1" slack="0"/>
<pin id="1362" dir="0" index="1" bw="16" slack="0"/>
<pin id="1363" dir="0" index="2" bw="16" slack="0"/>
<pin id="1364" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/10 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="and_ln44_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="16" slack="0"/>
<pin id="1370" dir="0" index="1" bw="16" slack="0"/>
<pin id="1371" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44/10 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="sext_ln44_1_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="13" slack="3"/>
<pin id="1377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44_1/10 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="zext_ln44_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="13" slack="0"/>
<pin id="1380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/10 "/>
</bind>
</comp>

<comp id="1383" class="1007" name="grp_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="4" slack="0"/>
<pin id="1385" dir="0" index="1" bw="12" slack="0"/>
<pin id="1386" dir="0" index="2" bw="9" slack="0"/>
<pin id="1387" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln37_2/7 add_ln37_1/7 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="kernel_buffer_15_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="32" slack="2"/>
<pin id="1394" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="kernel_buffer_15_17_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="32" slack="2"/>
<pin id="1400" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_17 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="kernel_buffer_15_18_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="32" slack="2"/>
<pin id="1406" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_18 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="kernel_buffer_15_19_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="32" slack="2"/>
<pin id="1412" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_19 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="kernel_buffer_15_20_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="32" slack="2"/>
<pin id="1418" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_20 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="kernel_buffer_15_21_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="32" slack="2"/>
<pin id="1424" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_21 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="kernel_buffer_15_22_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="32" slack="2"/>
<pin id="1430" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_22 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="kernel_buffer_15_23_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="32" slack="2"/>
<pin id="1436" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_23 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="kernel_buffer_15_24_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="32" slack="2"/>
<pin id="1442" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_24 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="kernel_buffer_15_25_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="32" slack="2"/>
<pin id="1448" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_25 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="kernel_buffer_15_26_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="32" slack="2"/>
<pin id="1454" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_26 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="kernel_buffer_15_27_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="32" slack="2"/>
<pin id="1460" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_27 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="kernel_buffer_15_28_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="32" slack="2"/>
<pin id="1466" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_28 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="kernel_buffer_15_29_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="32" slack="2"/>
<pin id="1472" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_29 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="kernel_buffer_15_016_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="32" slack="2"/>
<pin id="1478" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_016 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="zext_ln22_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="13" slack="5"/>
<pin id="1484" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="add_ln22_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="12" slack="0"/>
<pin id="1489" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="icmp_ln22_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="1" slack="1"/>
<pin id="1494" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="out_d_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="5" slack="0"/>
<pin id="1498" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="1501" class="1005" name="shl_ln_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="7" slack="1"/>
<pin id="1503" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1509" class="1005" name="i_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="4" slack="0"/>
<pin id="1511" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1514" class="1005" name="SeparableConv2D_3_b_2_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="4" slack="1"/>
<pin id="1516" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_b_2 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="sext_ln28_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="22" slack="1"/>
<pin id="1521" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln28 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="icmp_ln30_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="1" slack="1"/>
<pin id="1528" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="add_ln30_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="11" slack="0"/>
<pin id="1532" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="icmp_ln31_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="1" slack="4"/>
<pin id="1537" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="select_ln37_4_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="9" slack="1"/>
<pin id="1542" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln37_4 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="and_ln37_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="1" slack="4"/>
<pin id="1547" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln37 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="select_ln30_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="4" slack="0"/>
<pin id="1552" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln30 "/>
</bind>
</comp>

<comp id="1555" class="1005" name="select_ln32_4_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="4" slack="1"/>
<pin id="1557" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_4 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="select_ln32_5_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="4" slack="0"/>
<pin id="1563" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln32_5 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="select_ln32_6_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="9" slack="1"/>
<pin id="1569" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_6 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="in_d_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="4" slack="0"/>
<pin id="1574" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="in_d "/>
</bind>
</comp>

<comp id="1578" class="1005" name="select_ln31_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="8" slack="0"/>
<pin id="1580" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="input_addr_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="14" slack="1"/>
<pin id="1585" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1588" class="1005" name="icmp_ln34_2_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="1" slack="3"/>
<pin id="1590" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34_2 "/>
</bind>
</comp>

<comp id="1592" class="1005" name="add_ln44_1_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="13" slack="3"/>
<pin id="1594" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="add_ln44_1 "/>
</bind>
</comp>

<comp id="1597" class="1005" name="input_load_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="16" slack="1"/>
<pin id="1599" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="1602" class="1005" name="tmp_7_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="32" slack="1"/>
<pin id="1604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1607" class="1005" name="mul_ln37_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="32" slack="1"/>
<pin id="1609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="buffer_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="22" slack="1"/>
<pin id="1614" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="375"><net_src comp="6" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="6" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="6" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="6" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="6" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="6" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="6" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="6" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="6" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="6" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="6" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="6" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="6" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="6" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="6" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="4" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="330" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="444"><net_src comp="432" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="450"><net_src comp="0" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="330" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="457"><net_src comp="445" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="463"><net_src comp="2" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="330" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="470"><net_src comp="458" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="8" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="471" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="475" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="486"><net_src comp="10" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="493"><net_src comp="483" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="497"><net_src comp="26" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="504"><net_src comp="494" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="508"><net_src comp="332" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="515"><net_src comp="505" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="519"><net_src comp="26" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="526"><net_src comp="516" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="530"><net_src comp="334" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="537"><net_src comp="527" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="541"><net_src comp="26" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="548"><net_src comp="538" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="558"><net_src comp="552" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="562"><net_src comp="26" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="569"><net_src comp="559" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="573"><net_src comp="487" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="487" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="12" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="475" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="14" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="475" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="20" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="475" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="22" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="592" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="24" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="608"><net_src comp="498" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="30" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="498" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="32" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="498" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="616" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="757"><net_src comp="46" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="758"><net_src comp="48" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="759"><net_src comp="50" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="760"><net_src comp="52" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="761"><net_src comp="54" pin="0"/><net_sink comp="625" pin=4"/></net>

<net id="762"><net_src comp="56" pin="0"/><net_sink comp="625" pin=5"/></net>

<net id="763"><net_src comp="58" pin="0"/><net_sink comp="625" pin=6"/></net>

<net id="764"><net_src comp="60" pin="0"/><net_sink comp="625" pin=7"/></net>

<net id="765"><net_src comp="62" pin="0"/><net_sink comp="625" pin=8"/></net>

<net id="766"><net_src comp="64" pin="0"/><net_sink comp="625" pin=9"/></net>

<net id="767"><net_src comp="66" pin="0"/><net_sink comp="625" pin=10"/></net>

<net id="768"><net_src comp="68" pin="0"/><net_sink comp="625" pin=11"/></net>

<net id="769"><net_src comp="70" pin="0"/><net_sink comp="625" pin=12"/></net>

<net id="770"><net_src comp="72" pin="0"/><net_sink comp="625" pin=13"/></net>

<net id="771"><net_src comp="74" pin="0"/><net_sink comp="625" pin=14"/></net>

<net id="772"><net_src comp="76" pin="0"/><net_sink comp="625" pin=15"/></net>

<net id="773"><net_src comp="78" pin="0"/><net_sink comp="625" pin=16"/></net>

<net id="774"><net_src comp="80" pin="0"/><net_sink comp="625" pin=17"/></net>

<net id="775"><net_src comp="82" pin="0"/><net_sink comp="625" pin=18"/></net>

<net id="776"><net_src comp="84" pin="0"/><net_sink comp="625" pin=19"/></net>

<net id="777"><net_src comp="86" pin="0"/><net_sink comp="625" pin=20"/></net>

<net id="778"><net_src comp="88" pin="0"/><net_sink comp="625" pin=21"/></net>

<net id="779"><net_src comp="90" pin="0"/><net_sink comp="625" pin=22"/></net>

<net id="780"><net_src comp="92" pin="0"/><net_sink comp="625" pin=23"/></net>

<net id="781"><net_src comp="94" pin="0"/><net_sink comp="625" pin=24"/></net>

<net id="782"><net_src comp="96" pin="0"/><net_sink comp="625" pin=25"/></net>

<net id="783"><net_src comp="98" pin="0"/><net_sink comp="625" pin=26"/></net>

<net id="784"><net_src comp="100" pin="0"/><net_sink comp="625" pin=27"/></net>

<net id="785"><net_src comp="102" pin="0"/><net_sink comp="625" pin=28"/></net>

<net id="786"><net_src comp="104" pin="0"/><net_sink comp="625" pin=29"/></net>

<net id="787"><net_src comp="106" pin="0"/><net_sink comp="625" pin=30"/></net>

<net id="788"><net_src comp="108" pin="0"/><net_sink comp="625" pin=31"/></net>

<net id="789"><net_src comp="110" pin="0"/><net_sink comp="625" pin=32"/></net>

<net id="790"><net_src comp="112" pin="0"/><net_sink comp="625" pin=33"/></net>

<net id="791"><net_src comp="114" pin="0"/><net_sink comp="625" pin=34"/></net>

<net id="792"><net_src comp="116" pin="0"/><net_sink comp="625" pin=35"/></net>

<net id="793"><net_src comp="118" pin="0"/><net_sink comp="625" pin=36"/></net>

<net id="794"><net_src comp="120" pin="0"/><net_sink comp="625" pin=37"/></net>

<net id="795"><net_src comp="122" pin="0"/><net_sink comp="625" pin=38"/></net>

<net id="796"><net_src comp="124" pin="0"/><net_sink comp="625" pin=39"/></net>

<net id="797"><net_src comp="126" pin="0"/><net_sink comp="625" pin=40"/></net>

<net id="798"><net_src comp="128" pin="0"/><net_sink comp="625" pin=41"/></net>

<net id="799"><net_src comp="130" pin="0"/><net_sink comp="625" pin=42"/></net>

<net id="800"><net_src comp="132" pin="0"/><net_sink comp="625" pin=43"/></net>

<net id="801"><net_src comp="134" pin="0"/><net_sink comp="625" pin=44"/></net>

<net id="802"><net_src comp="136" pin="0"/><net_sink comp="625" pin=45"/></net>

<net id="803"><net_src comp="138" pin="0"/><net_sink comp="625" pin=46"/></net>

<net id="804"><net_src comp="140" pin="0"/><net_sink comp="625" pin=47"/></net>

<net id="805"><net_src comp="142" pin="0"/><net_sink comp="625" pin=48"/></net>

<net id="806"><net_src comp="144" pin="0"/><net_sink comp="625" pin=49"/></net>

<net id="807"><net_src comp="146" pin="0"/><net_sink comp="625" pin=50"/></net>

<net id="808"><net_src comp="148" pin="0"/><net_sink comp="625" pin=51"/></net>

<net id="809"><net_src comp="150" pin="0"/><net_sink comp="625" pin=52"/></net>

<net id="810"><net_src comp="152" pin="0"/><net_sink comp="625" pin=53"/></net>

<net id="811"><net_src comp="154" pin="0"/><net_sink comp="625" pin=54"/></net>

<net id="812"><net_src comp="156" pin="0"/><net_sink comp="625" pin=55"/></net>

<net id="813"><net_src comp="158" pin="0"/><net_sink comp="625" pin=56"/></net>

<net id="814"><net_src comp="160" pin="0"/><net_sink comp="625" pin=57"/></net>

<net id="815"><net_src comp="162" pin="0"/><net_sink comp="625" pin=58"/></net>

<net id="816"><net_src comp="164" pin="0"/><net_sink comp="625" pin=59"/></net>

<net id="817"><net_src comp="166" pin="0"/><net_sink comp="625" pin=60"/></net>

<net id="818"><net_src comp="168" pin="0"/><net_sink comp="625" pin=61"/></net>

<net id="819"><net_src comp="170" pin="0"/><net_sink comp="625" pin=62"/></net>

<net id="820"><net_src comp="172" pin="0"/><net_sink comp="625" pin=63"/></net>

<net id="821"><net_src comp="174" pin="0"/><net_sink comp="625" pin=64"/></net>

<net id="822"><net_src comp="176" pin="0"/><net_sink comp="625" pin=65"/></net>

<net id="823"><net_src comp="178" pin="0"/><net_sink comp="625" pin=66"/></net>

<net id="824"><net_src comp="180" pin="0"/><net_sink comp="625" pin=67"/></net>

<net id="825"><net_src comp="182" pin="0"/><net_sink comp="625" pin=68"/></net>

<net id="826"><net_src comp="184" pin="0"/><net_sink comp="625" pin=69"/></net>

<net id="827"><net_src comp="186" pin="0"/><net_sink comp="625" pin=70"/></net>

<net id="828"><net_src comp="188" pin="0"/><net_sink comp="625" pin=71"/></net>

<net id="829"><net_src comp="190" pin="0"/><net_sink comp="625" pin=72"/></net>

<net id="830"><net_src comp="192" pin="0"/><net_sink comp="625" pin=73"/></net>

<net id="831"><net_src comp="194" pin="0"/><net_sink comp="625" pin=74"/></net>

<net id="832"><net_src comp="196" pin="0"/><net_sink comp="625" pin=75"/></net>

<net id="833"><net_src comp="198" pin="0"/><net_sink comp="625" pin=76"/></net>

<net id="834"><net_src comp="200" pin="0"/><net_sink comp="625" pin=77"/></net>

<net id="835"><net_src comp="202" pin="0"/><net_sink comp="625" pin=78"/></net>

<net id="836"><net_src comp="204" pin="0"/><net_sink comp="625" pin=79"/></net>

<net id="837"><net_src comp="206" pin="0"/><net_sink comp="625" pin=80"/></net>

<net id="838"><net_src comp="208" pin="0"/><net_sink comp="625" pin=81"/></net>

<net id="839"><net_src comp="210" pin="0"/><net_sink comp="625" pin=82"/></net>

<net id="840"><net_src comp="212" pin="0"/><net_sink comp="625" pin=83"/></net>

<net id="841"><net_src comp="214" pin="0"/><net_sink comp="625" pin=84"/></net>

<net id="842"><net_src comp="216" pin="0"/><net_sink comp="625" pin=85"/></net>

<net id="843"><net_src comp="218" pin="0"/><net_sink comp="625" pin=86"/></net>

<net id="844"><net_src comp="220" pin="0"/><net_sink comp="625" pin=87"/></net>

<net id="845"><net_src comp="222" pin="0"/><net_sink comp="625" pin=88"/></net>

<net id="846"><net_src comp="224" pin="0"/><net_sink comp="625" pin=89"/></net>

<net id="847"><net_src comp="226" pin="0"/><net_sink comp="625" pin=90"/></net>

<net id="848"><net_src comp="228" pin="0"/><net_sink comp="625" pin=91"/></net>

<net id="849"><net_src comp="230" pin="0"/><net_sink comp="625" pin=92"/></net>

<net id="850"><net_src comp="232" pin="0"/><net_sink comp="625" pin=93"/></net>

<net id="851"><net_src comp="234" pin="0"/><net_sink comp="625" pin=94"/></net>

<net id="852"><net_src comp="236" pin="0"/><net_sink comp="625" pin=95"/></net>

<net id="853"><net_src comp="238" pin="0"/><net_sink comp="625" pin=96"/></net>

<net id="854"><net_src comp="240" pin="0"/><net_sink comp="625" pin=97"/></net>

<net id="855"><net_src comp="242" pin="0"/><net_sink comp="625" pin=98"/></net>

<net id="856"><net_src comp="244" pin="0"/><net_sink comp="625" pin=99"/></net>

<net id="857"><net_src comp="246" pin="0"/><net_sink comp="625" pin=100"/></net>

<net id="858"><net_src comp="248" pin="0"/><net_sink comp="625" pin=101"/></net>

<net id="859"><net_src comp="250" pin="0"/><net_sink comp="625" pin=102"/></net>

<net id="860"><net_src comp="252" pin="0"/><net_sink comp="625" pin=103"/></net>

<net id="861"><net_src comp="254" pin="0"/><net_sink comp="625" pin=104"/></net>

<net id="862"><net_src comp="256" pin="0"/><net_sink comp="625" pin=105"/></net>

<net id="863"><net_src comp="258" pin="0"/><net_sink comp="625" pin=106"/></net>

<net id="864"><net_src comp="260" pin="0"/><net_sink comp="625" pin=107"/></net>

<net id="865"><net_src comp="262" pin="0"/><net_sink comp="625" pin=108"/></net>

<net id="866"><net_src comp="264" pin="0"/><net_sink comp="625" pin=109"/></net>

<net id="867"><net_src comp="266" pin="0"/><net_sink comp="625" pin=110"/></net>

<net id="868"><net_src comp="268" pin="0"/><net_sink comp="625" pin=111"/></net>

<net id="869"><net_src comp="270" pin="0"/><net_sink comp="625" pin=112"/></net>

<net id="870"><net_src comp="272" pin="0"/><net_sink comp="625" pin=113"/></net>

<net id="871"><net_src comp="274" pin="0"/><net_sink comp="625" pin=114"/></net>

<net id="872"><net_src comp="276" pin="0"/><net_sink comp="625" pin=115"/></net>

<net id="873"><net_src comp="278" pin="0"/><net_sink comp="625" pin=116"/></net>

<net id="874"><net_src comp="280" pin="0"/><net_sink comp="625" pin=117"/></net>

<net id="875"><net_src comp="282" pin="0"/><net_sink comp="625" pin=118"/></net>

<net id="876"><net_src comp="284" pin="0"/><net_sink comp="625" pin=119"/></net>

<net id="877"><net_src comp="286" pin="0"/><net_sink comp="625" pin=120"/></net>

<net id="878"><net_src comp="288" pin="0"/><net_sink comp="625" pin=121"/></net>

<net id="879"><net_src comp="290" pin="0"/><net_sink comp="625" pin=122"/></net>

<net id="880"><net_src comp="292" pin="0"/><net_sink comp="625" pin=123"/></net>

<net id="881"><net_src comp="294" pin="0"/><net_sink comp="625" pin=124"/></net>

<net id="882"><net_src comp="296" pin="0"/><net_sink comp="625" pin=125"/></net>

<net id="883"><net_src comp="298" pin="0"/><net_sink comp="625" pin=126"/></net>

<net id="884"><net_src comp="300" pin="0"/><net_sink comp="625" pin=127"/></net>

<net id="885"><net_src comp="302" pin="0"/><net_sink comp="625" pin=128"/></net>

<net id="886"><net_src comp="620" pin="2"/><net_sink comp="625" pin=129"/></net>

<net id="890"><net_src comp="625" pin="130"/><net_sink comp="887" pin=0"/></net>

<net id="895"><net_src comp="887" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="900"><net_src comp="887" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="905"><net_src comp="887" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="910"><net_src comp="887" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="915"><net_src comp="887" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="920"><net_src comp="887" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="925"><net_src comp="887" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="930"><net_src comp="887" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="935"><net_src comp="887" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="940"><net_src comp="887" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="945"><net_src comp="887" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="950"><net_src comp="887" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="955"><net_src comp="887" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="960"><net_src comp="887" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="965"><net_src comp="887" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="969"><net_src comp="471" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="974"><net_src comp="439" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="980"><net_src comp="336" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="981"><net_src comp="520" pin="4"/><net_sink comp="975" pin=1"/></net>

<net id="982"><net_src comp="26" pin="0"/><net_sink comp="975" pin=2"/></net>

<net id="986"><net_src comp="975" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="992"><net_src comp="338" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="993"><net_src comp="520" pin="4"/><net_sink comp="987" pin=1"/></net>

<net id="994"><net_src comp="340" pin="0"/><net_sink comp="987" pin=2"/></net>

<net id="998"><net_src comp="987" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="1003"><net_src comp="983" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="995" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1008"><net_src comp="542" pin="4"/><net_sink comp="1005" pin=0"/></net>

<net id="1013"><net_src comp="999" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="1005" pin="1"/><net_sink comp="1009" pin=1"/></net>

<net id="1019"><net_src comp="509" pin="4"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="342" pin="0"/><net_sink comp="1015" pin=1"/></net>

<net id="1025"><net_src comp="509" pin="4"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="344" pin="0"/><net_sink comp="1021" pin=1"/></net>

<net id="1031"><net_src comp="520" pin="4"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="32" pin="0"/><net_sink comp="1027" pin=1"/></net>

<net id="1037"><net_src comp="531" pin="4"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="346" pin="0"/><net_sink comp="1033" pin=1"/></net>

<net id="1044"><net_src comp="1033" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1045"><net_src comp="26" pin="0"/><net_sink comp="1039" pin=1"/></net>

<net id="1046"><net_src comp="542" pin="4"/><net_sink comp="1039" pin=2"/></net>

<net id="1052"><net_src comp="336" pin="0"/><net_sink comp="1047" pin=0"/></net>

<net id="1053"><net_src comp="1027" pin="2"/><net_sink comp="1047" pin=1"/></net>

<net id="1054"><net_src comp="26" pin="0"/><net_sink comp="1047" pin=2"/></net>

<net id="1058"><net_src comp="1047" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1064"><net_src comp="338" pin="0"/><net_sink comp="1059" pin=0"/></net>

<net id="1065"><net_src comp="1027" pin="2"/><net_sink comp="1059" pin=1"/></net>

<net id="1066"><net_src comp="340" pin="0"/><net_sink comp="1059" pin=2"/></net>

<net id="1070"><net_src comp="1059" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1075"><net_src comp="1055" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="1067" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1082"><net_src comp="1033" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1083"><net_src comp="1071" pin="2"/><net_sink comp="1077" pin=1"/></net>

<net id="1084"><net_src comp="999" pin="2"/><net_sink comp="1077" pin=2"/></net>

<net id="1090"><net_src comp="1033" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1091"><net_src comp="1071" pin="2"/><net_sink comp="1085" pin=1"/></net>

<net id="1092"><net_src comp="1009" pin="2"/><net_sink comp="1085" pin=2"/></net>

<net id="1097"><net_src comp="1033" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1098"><net_src comp="348" pin="0"/><net_sink comp="1093" pin=1"/></net>

<net id="1103"><net_src comp="563" pin="4"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="30" pin="0"/><net_sink comp="1099" pin=1"/></net>

<net id="1109"><net_src comp="1099" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1110"><net_src comp="1093" pin="2"/><net_sink comp="1105" pin=1"/></net>

<net id="1116"><net_src comp="1033" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1117"><net_src comp="1027" pin="2"/><net_sink comp="1111" pin=1"/></net>

<net id="1118"><net_src comp="520" pin="4"/><net_sink comp="1111" pin=2"/></net>

<net id="1123"><net_src comp="1039" pin="3"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="32" pin="0"/><net_sink comp="1119" pin=1"/></net>

<net id="1129"><net_src comp="1105" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1130"><net_src comp="1033" pin="2"/><net_sink comp="1125" pin=1"/></net>

<net id="1136"><net_src comp="1125" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1137"><net_src comp="26" pin="0"/><net_sink comp="1131" pin=1"/></net>

<net id="1138"><net_src comp="563" pin="4"/><net_sink comp="1131" pin=2"/></net>

<net id="1142"><net_src comp="1119" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1148"><net_src comp="1105" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1149"><net_src comp="1119" pin="2"/><net_sink comp="1143" pin=1"/></net>

<net id="1150"><net_src comp="1039" pin="3"/><net_sink comp="1143" pin=2"/></net>

<net id="1155"><net_src comp="1077" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1156"><net_src comp="1139" pin="1"/><net_sink comp="1151" pin=1"/></net>

<net id="1162"><net_src comp="1105" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1163"><net_src comp="1151" pin="2"/><net_sink comp="1157" pin=1"/></net>

<net id="1164"><net_src comp="1085" pin="3"/><net_sink comp="1157" pin=2"/></net>

<net id="1169"><net_src comp="1131" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="32" pin="0"/><net_sink comp="1165" pin=1"/></net>

<net id="1175"><net_src comp="531" pin="4"/><net_sink comp="1171" pin=0"/></net>

<net id="1176"><net_src comp="350" pin="0"/><net_sink comp="1171" pin=1"/></net>

<net id="1182"><net_src comp="1033" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1183"><net_src comp="350" pin="0"/><net_sink comp="1177" pin=1"/></net>

<net id="1184"><net_src comp="1171" pin="2"/><net_sink comp="1177" pin=2"/></net>

<net id="1200"><net_src comp="1194" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="1206"><net_src comp="30" pin="0"/><net_sink comp="1202" pin=1"/></net>

<net id="1211"><net_src comp="1185" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1215"><net_src comp="1207" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1220"><net_src comp="1212" pin="1"/><net_sink comp="1216" pin=1"/></net>

<net id="1286"><net_src comp="352" pin="0"/><net_sink comp="1266" pin=0"/></net>

<net id="1287"><net_src comp="1221" pin="1"/><net_sink comp="1266" pin=1"/></net>

<net id="1288"><net_src comp="1224" pin="1"/><net_sink comp="1266" pin=2"/></net>

<net id="1289"><net_src comp="1227" pin="1"/><net_sink comp="1266" pin=3"/></net>

<net id="1290"><net_src comp="1230" pin="1"/><net_sink comp="1266" pin=4"/></net>

<net id="1291"><net_src comp="1233" pin="1"/><net_sink comp="1266" pin=5"/></net>

<net id="1292"><net_src comp="1236" pin="1"/><net_sink comp="1266" pin=6"/></net>

<net id="1293"><net_src comp="1239" pin="1"/><net_sink comp="1266" pin=7"/></net>

<net id="1294"><net_src comp="1242" pin="1"/><net_sink comp="1266" pin=8"/></net>

<net id="1295"><net_src comp="354" pin="0"/><net_sink comp="1266" pin=9"/></net>

<net id="1296"><net_src comp="1245" pin="1"/><net_sink comp="1266" pin=10"/></net>

<net id="1297"><net_src comp="1248" pin="1"/><net_sink comp="1266" pin=11"/></net>

<net id="1298"><net_src comp="1251" pin="1"/><net_sink comp="1266" pin=12"/></net>

<net id="1299"><net_src comp="1254" pin="1"/><net_sink comp="1266" pin=13"/></net>

<net id="1300"><net_src comp="1257" pin="1"/><net_sink comp="1266" pin=14"/></net>

<net id="1301"><net_src comp="1260" pin="1"/><net_sink comp="1266" pin=15"/></net>

<net id="1302"><net_src comp="1263" pin="1"/><net_sink comp="1266" pin=16"/></net>

<net id="1310"><net_src comp="1303" pin="1"/><net_sink comp="1306" pin=1"/></net>

<net id="1316"><net_src comp="549" pin="1"/><net_sink comp="1311" pin=2"/></net>

<net id="1322"><net_src comp="1311" pin="3"/><net_sink comp="1317" pin=2"/></net>

<net id="1329"><net_src comp="358" pin="0"/><net_sink comp="1323" pin=0"/></net>

<net id="1330"><net_src comp="360" pin="0"/><net_sink comp="1323" pin=2"/></net>

<net id="1331"><net_src comp="362" pin="0"/><net_sink comp="1323" pin=3"/></net>

<net id="1335"><net_src comp="1323" pin="4"/><net_sink comp="1332" pin=0"/></net>

<net id="1340"><net_src comp="1332" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="1341"><net_src comp="1317" pin="3"/><net_sink comp="1336" pin=1"/></net>

<net id="1347"><net_src comp="364" pin="0"/><net_sink comp="1342" pin=0"/></net>

<net id="1348"><net_src comp="1336" pin="2"/><net_sink comp="1342" pin=1"/></net>

<net id="1349"><net_src comp="366" pin="0"/><net_sink comp="1342" pin=2"/></net>

<net id="1353"><net_src comp="1336" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1358"><net_src comp="1342" pin="3"/><net_sink comp="1354" pin=0"/></net>

<net id="1359"><net_src comp="348" pin="0"/><net_sink comp="1354" pin=1"/></net>

<net id="1365"><net_src comp="1354" pin="2"/><net_sink comp="1360" pin=0"/></net>

<net id="1366"><net_src comp="368" pin="0"/><net_sink comp="1360" pin=1"/></net>

<net id="1367"><net_src comp="370" pin="0"/><net_sink comp="1360" pin=2"/></net>

<net id="1372"><net_src comp="1360" pin="3"/><net_sink comp="1368" pin=0"/></net>

<net id="1373"><net_src comp="1350" pin="1"/><net_sink comp="1368" pin=1"/></net>

<net id="1374"><net_src comp="1368" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="1381"><net_src comp="1375" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="1388"><net_src comp="1191" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1389"><net_src comp="12" pin="0"/><net_sink comp="1383" pin=1"/></net>

<net id="1390"><net_src comp="1188" pin="1"/><net_sink comp="1383" pin=2"/></net>

<net id="1391"><net_src comp="1383" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1395"><net_src comp="372" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="1397"><net_src comp="1392" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1401"><net_src comp="376" pin="1"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1403"><net_src comp="1398" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1407"><net_src comp="380" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1409"><net_src comp="1404" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1413"><net_src comp="384" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="1415"><net_src comp="1410" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1419"><net_src comp="388" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="1421"><net_src comp="1416" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1425"><net_src comp="392" pin="1"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="1427"><net_src comp="1422" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1431"><net_src comp="396" pin="1"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="1433"><net_src comp="1428" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1437"><net_src comp="400" pin="1"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="1439"><net_src comp="1434" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1443"><net_src comp="404" pin="1"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="1445"><net_src comp="1440" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1449"><net_src comp="408" pin="1"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="1451"><net_src comp="1446" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1455"><net_src comp="412" pin="1"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="1457"><net_src comp="1452" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1461"><net_src comp="416" pin="1"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="1463"><net_src comp="1458" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1467"><net_src comp="420" pin="1"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1469"><net_src comp="1464" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1473"><net_src comp="424" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="1475"><net_src comp="1470" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1479"><net_src comp="428" pin="1"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="1481"><net_src comp="1476" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1485"><net_src comp="570" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1490"><net_src comp="574" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="1495"><net_src comp="580" pin="2"/><net_sink comp="1492" pin=0"/></net>

<net id="1499"><net_src comp="586" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="1504"><net_src comp="596" pin="3"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="1512"><net_src comp="610" pin="2"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="1517"><net_src comp="432" pin="3"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="1522"><net_src comp="971" pin="1"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="1524"><net_src comp="1519" pin="1"/><net_sink comp="1311" pin=1"/></net>

<net id="1525"><net_src comp="1519" pin="1"/><net_sink comp="1317" pin=1"/></net>

<net id="1529"><net_src comp="1015" pin="2"/><net_sink comp="1526" pin=0"/></net>

<net id="1533"><net_src comp="1021" pin="2"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="1538"><net_src comp="1033" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1543"><net_src comp="1077" pin="3"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="1207" pin=1"/></net>

<net id="1548"><net_src comp="1105" pin="2"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1553"><net_src comp="1111" pin="3"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="1558"><net_src comp="1131" pin="3"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1560"><net_src comp="1555" pin="1"/><net_sink comp="1266" pin=17"/></net>

<net id="1564"><net_src comp="1143" pin="3"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="1566"><net_src comp="1561" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1570"><net_src comp="1157" pin="3"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1575"><net_src comp="1165" pin="2"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="1577"><net_src comp="1572" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1581"><net_src comp="1177" pin="3"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="1586"><net_src comp="445" pin="3"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1591"><net_src comp="1202" pin="2"/><net_sink comp="1588" pin=0"/></net>

<net id="1595"><net_src comp="1216" pin="2"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1600"><net_src comp="452" pin="3"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1605"><net_src comp="1266" pin="18"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1610"><net_src comp="1306" pin="2"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="1323" pin=1"/></net>

<net id="1615"><net_src comp="1336" pin="2"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="552" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {10 }
	Port: SeparableConv2D_3_b_s | {}
 - Input state : 
	Port: pointwise_conv2d_fix.3 : input_r | {7 8 }
	Port: pointwise_conv2d_fix.3 : SeparableConv2D_3_b_s | {4 5 }
  - Chain level:
	State 1
	State 2
		zext_ln22 : 1
		add_ln22 : 1
		icmp_ln22 : 1
		out_d : 1
		br_ln22 : 2
		trunc_ln26 : 1
		shl_ln : 2
	State 3
		icmp_ln24 : 1
		i : 1
		br_ln24 : 2
		zext_ln26 : 1
		add_ln26 : 2
		tmp_6 : 3
		kernel_buffer_0 : 4
		switch_ln26 : 1
		store_ln26 : 5
		store_ln26 : 5
		store_ln26 : 5
		store_ln26 : 5
		store_ln26 : 5
		store_ln26 : 5
		store_ln26 : 5
		store_ln26 : 5
		store_ln26 : 5
		store_ln26 : 5
		store_ln26 : 5
		store_ln26 : 5
		store_ln26 : 5
		store_ln26 : 5
		store_ln26 : 5
		empty_19 : 1
	State 4
		SeparableConv2D_3_b_2 : 1
		SeparableConv2D_3_b_3 : 2
	State 5
		sext_ln28 : 1
	State 6
		shl_ln1 : 1
		zext_ln37 : 2
		shl_ln37_3 : 1
		zext_ln37_7 : 2
		sub_ln37 : 3
		zext_ln34 : 1
		add_ln37 : 4
		icmp_ln30 : 1
		add_ln30 : 1
		br_ln30 : 2
		out_h : 1
		icmp_ln31 : 1
		select_ln37 : 2
		shl_ln37_mid1 : 2
		zext_ln37_8 : 3
		shl_ln37_3_mid1 : 2
		zext_ln37_9 : 3
		sub_ln37_2 : 4
		select_ln37_4 : 5
		select_ln37_5 : 5
		xor_ln37 : 2
		icmp_ln34 : 1
		and_ln37 : 2
		select_ln30 : 2
		out_w : 3
		or_ln32 : 2
		select_ln32_4 : 2
		zext_ln34_2 : 4
		select_ln32_5 : 2
		add_ln37_4 : 6
		select_ln32_6 : 7
		in_d : 3
		add_ln31 : 1
		select_ln31 : 2
	State 7
		mul_ln37_2 : 1
		add_ln37_1 : 2
		sext_ln37 : 3
		zext_ln37_6 : 4
		input_addr : 5
		input_load : 6
		br_ln34 : 1
		add_ln44 : 1
		sext_ln44 : 2
		add_ln44_1 : 3
	State 8
		tmp_7 : 1
	State 9
		mul_ln37 : 1
	State 10
		select_ln32 : 1
		sext_ln37_3 : 1
		buffer : 2
		tmp_2 : 3
		trunc_ln43 : 3
		xor_ln43 : 4
		select_ln43 : 4
		and_ln44 : 5
		zext_ln44 : 1
		output_addr : 2
		store_ln44 : 5
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln22_fu_574     |    0    |    0    |    12   |
|          |       out_d_fu_586      |    0    |    0    |    15   |
|          |         i_fu_610        |    0    |    0    |    13   |
|          |     add_ln26_fu_620     |    0    |    0    |    15   |
|          |     add_ln37_fu_1009    |    0    |    0    |    15   |
|          |     add_ln30_fu_1021    |    0    |    0    |    13   |
|    add   |      out_h_fu_1027      |    0    |    0    |    13   |
|          |      out_w_fu_1119      |    0    |    0    |    13   |
|          |    add_ln37_4_fu_1151   |    0    |    0    |    15   |
|          |       in_d_fu_1165      |    0    |    0    |    13   |
|          |     add_ln31_fu_1171    |    0    |    0    |    15   |
|          |     add_ln44_fu_1207    |    0    |    0    |    15   |
|          |    add_ln44_1_fu_1216   |    0    |    0    |    12   |
|          |      buffer_fu_1336     |    0    |    0    |    29   |
|----------|-------------------------|---------|---------|---------|
|    mux   |       tmp_6_fu_625      |    0    |    0    |    65   |
|          |      tmp_7_fu_1266      |    0    |    0    |    65   |
|----------|-------------------------|---------|---------|---------|
|          |   select_ln37_fu_1039   |    0    |    0    |    4    |
|          |  select_ln37_4_fu_1077  |    0    |    0    |    9    |
|          |  select_ln37_5_fu_1085  |    0    |    0    |    9    |
|          |   select_ln30_fu_1111   |    0    |    0    |    4    |
|          |  select_ln32_4_fu_1131  |    0    |    0    |    4    |
|  select  |  select_ln32_5_fu_1143  |    0    |    0    |    4    |
|          |  select_ln32_6_fu_1157  |    0    |    0    |    9    |
|          |   select_ln31_fu_1177   |    0    |    0    |    8    |
|          |  select_ln37_3_fu_1311  |    0    |    0    |    22   |
|          |   select_ln32_fu_1317   |    0    |    0    |    22   |
|          |   select_ln43_fu_1360   |    0    |    0    |    16   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln22_fu_580    |    0    |    0    |    11   |
|          |     icmp_ln24_fu_604    |    0    |    0    |    9    |
|   icmp   |    icmp_ln30_fu_1015    |    0    |    0    |    13   |
|          |    icmp_ln31_fu_1033    |    0    |    0    |    11   |
|          |    icmp_ln34_fu_1099    |    0    |    0    |    9    |
|          |   icmp_ln34_2_fu_1202   |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|    sub   |     sub_ln37_fu_999     |    0    |    0    |    15   |
|          |    sub_ln37_2_fu_1071   |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|    mul   |     mul_ln37_fu_1306    |    2    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|    and   |     and_ln37_fu_1105    |    0    |    0    |    2    |
|          |     and_ln44_fu_1368    |    0    |    0    |    16   |
|----------|-------------------------|---------|---------|---------|
|    xor   |     xor_ln37_fu_1093    |    0    |    0    |    2    |
|          |     xor_ln43_fu_1354    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    or    |     or_ln32_fu_1125     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |       grp_fu_1383       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln22_fu_570    |    0    |    0    |    0    |
|          |     zext_ln26_fu_616    |    0    |    0    |    0    |
|          |     zext_ln28_fu_966    |    0    |    0    |    0    |
|          |     zext_ln37_fu_983    |    0    |    0    |    0    |
|          |    zext_ln37_7_fu_995   |    0    |    0    |    0    |
|          |    zext_ln34_fu_1005    |    0    |    0    |    0    |
|   zext   |   zext_ln37_8_fu_1055   |    0    |    0    |    0    |
|          |   zext_ln37_9_fu_1067   |    0    |    0    |    0    |
|          |   zext_ln34_2_fu_1139   |    0    |    0    |    0    |
|          |    zext_ln32_fu_1185    |    0    |    0    |    0    |
|          |   zext_ln37_10_fu_1191  |    0    |    0    |    0    |
|          |   zext_ln37_6_fu_1197   |    0    |    0    |    0    |
|          |    zext_ln44_fu_1378    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln26_fu_592    |    0    |    0    |    0    |
|          |    trunc_ln43_fu_1350   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      shl_ln_fu_596      |    0    |    0    |    0    |
|          |      shl_ln1_fu_975     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln37_3_fu_987    |    0    |    0    |    0    |
|          |  shl_ln37_mid1_fu_1047  |    0    |    0    |    0    |
|          | shl_ln37_3_mid1_fu_1059 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |  kernel_buffer_0_fu_887 |    0    |    0    |    0    |
|          |     sext_ln28_fu_971    |    0    |    0    |    0    |
|          |    sext_ln32_fu_1188    |    0    |    0    |    0    |
|   sext   |    sext_ln37_fu_1194    |    0    |    0    |    0    |
|          |    sext_ln44_fu_1212    |    0    |    0    |    0    |
|          |   sext_ln37_1_fu_1303   |    0    |    0    |    0    |
|          |   sext_ln37_3_fu_1332   |    0    |    0    |    0    |
|          |   sext_ln44_1_fu_1375   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|     trunc_ln_fu_1323    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|      tmp_2_fu_1342      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    3    |    0    |   585   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|SeparableConv2D_3_b_2_reg_1514|    4   |
|       add_ln22_reg_1487      |   12   |
|       add_ln30_reg_1530      |   11   |
|      add_ln44_1_reg_1592     |   13   |
|       and_ln37_reg_1545      |    1   |
|       buffer_0_reg_549       |   22   |
|        buffer_reg_1612       |   22   |
|          i_0_reg_494         |    4   |
|          i_reg_1509          |    4   |
|      icmp_ln22_reg_1492      |    1   |
|      icmp_ln30_reg_1526      |    1   |
|      icmp_ln31_reg_1535      |    1   |
|     icmp_ln34_2_reg_1588     |    1   |
|        in_d_0_reg_559        |    4   |
|         in_d_reg_1572        |    4   |
|   indvar_flatten18_reg_505   |   11   |
|    indvar_flatten_reg_527    |    8   |
|      input_addr_reg_1583     |   14   |
|      input_load_reg_1597     |   16   |
| kernel_buffer_15_016_reg_1476|   32   |
| kernel_buffer_15_17_reg_1398 |   32   |
| kernel_buffer_15_18_reg_1404 |   32   |
| kernel_buffer_15_19_reg_1410 |   32   |
| kernel_buffer_15_20_reg_1416 |   32   |
| kernel_buffer_15_21_reg_1422 |   32   |
| kernel_buffer_15_22_reg_1428 |   32   |
| kernel_buffer_15_23_reg_1434 |   32   |
| kernel_buffer_15_24_reg_1440 |   32   |
| kernel_buffer_15_25_reg_1446 |   32   |
| kernel_buffer_15_26_reg_1452 |   32   |
| kernel_buffer_15_27_reg_1458 |   32   |
| kernel_buffer_15_28_reg_1464 |   32   |
| kernel_buffer_15_29_reg_1470 |   32   |
|   kernel_buffer_15_reg_1392  |   32   |
|       mul_ln37_reg_1607      |   32   |
|        out_d_0_reg_471       |    5   |
|        out_d_reg_1496        |    5   |
|        out_h_0_reg_516       |    4   |
|        out_w_0_reg_538       |    4   |
|        phi_mul_reg_483       |   12   |
|     select_ln30_reg_1550     |    4   |
|     select_ln31_reg_1578     |    8   |
|    select_ln32_4_reg_1555    |    4   |
|    select_ln32_5_reg_1561    |    4   |
|    select_ln32_6_reg_1567    |    9   |
|    select_ln37_4_reg_1540    |    9   |
|      sext_ln28_reg_1519      |   22   |
|        shl_ln_reg_1501       |    7   |
|        tmp_7_reg_1602        |   32   |
|      zext_ln22_reg_1482      |   13   |
+------------------------------+--------+
|             Total            |   808  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_439 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_452 |  p0  |   2  |  14  |   28   ||    9    |
|  out_d_0_reg_471  |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   46   ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   585  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   808  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   808  |   612  |
+-----------+--------+--------+--------+--------+
