<profile>

<section name = "Vivado HLS Report for 'L_drain_IO_L3_out'" level="0">
<item name = "Date">Wed Apr 14 11:59:03 2021
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">kernel0</item>
<item name = "Solution">solution</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">111, 221, 0.370 us, 0.737 us, 111, 221, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">110, 220, 10 ~ 20, -, -, 11, no</column>
<column name=" + Loop 1.1">7, 17, 8, 1, 1, 1 ~ 11, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 160, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 126, -</column>
<column name="Register">0, -, 288, 32, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln565_fu_217_p2">+, 0, 0, 63, 63, 63</column>
<column name="c0_V_fu_144_p2">+, 0, 0, 6, 4, 1</column>
<column name="c1_V_fu_198_p2">+, 0, 0, 6, 5, 1</column>
<column name="ret_V_1_fu_208_p2">+, 0, 0, 38, 38, 38</column>
<column name="ret_V_fu_178_p2">-, 0, 0, 9, 9, 9</column>
<column name="ap_block_state10_pp0_stage0_iter7">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln555_fu_138_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln557_fu_192_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="L_blk_n_AW">9, 2, 1, 2</column>
<column name="L_blk_n_B">9, 2, 1, 2</column>
<column name="L_blk_n_W">9, 2, 1, 2</column>
<column name="L_offset_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter7">9, 2, 1, 2</column>
<column name="ap_phi_mux_p_065_0_in_i_phi_fu_118_p4">9, 2, 5, 10</column>
<column name="fifo_L_drain_local_in_V_blk_n">9, 2, 1, 2</column>
<column name="p_065_0_in_i_reg_115">9, 2, 5, 10</column>
<column name="p_094_0_i_reg_104">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="L_addr_reg_265">63, 0, 64, 1</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="c0_V_reg_241">4, 0, 4, 0</column>
<column name="c1_V_reg_260">5, 0, 5, 0</column>
<column name="icmp_ln557_reg_256">1, 0, 1, 0</column>
<column name="lhs_V_reg_251">35, 0, 38, 3</column>
<column name="p_065_0_in_i_reg_115">5, 0, 5, 0</column>
<column name="p_094_0_i_reg_104">4, 0, 4, 0</column>
<column name="tmp_1063_reg_271">32, 0, 32, 0</column>
<column name="zext_ln548_cast_i_reg_232">62, 0, 63, 1</column>
<column name="icmp_ln557_reg_256">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, L_drain_IO_L3_out, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, L_drain_IO_L3_out, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, L_drain_IO_L3_out, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, L_drain_IO_L3_out, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, L_drain_IO_L3_out, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, L_drain_IO_L3_out, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, L_drain_IO_L3_out, return value</column>
<column name="m_axi_L_AWVALID">out, 1, m_axi, L, pointer</column>
<column name="m_axi_L_AWREADY">in, 1, m_axi, L, pointer</column>
<column name="m_axi_L_AWADDR">out, 64, m_axi, L, pointer</column>
<column name="m_axi_L_AWID">out, 1, m_axi, L, pointer</column>
<column name="m_axi_L_AWLEN">out, 32, m_axi, L, pointer</column>
<column name="m_axi_L_AWSIZE">out, 3, m_axi, L, pointer</column>
<column name="m_axi_L_AWBURST">out, 2, m_axi, L, pointer</column>
<column name="m_axi_L_AWLOCK">out, 2, m_axi, L, pointer</column>
<column name="m_axi_L_AWCACHE">out, 4, m_axi, L, pointer</column>
<column name="m_axi_L_AWPROT">out, 3, m_axi, L, pointer</column>
<column name="m_axi_L_AWQOS">out, 4, m_axi, L, pointer</column>
<column name="m_axi_L_AWREGION">out, 4, m_axi, L, pointer</column>
<column name="m_axi_L_AWUSER">out, 1, m_axi, L, pointer</column>
<column name="m_axi_L_WVALID">out, 1, m_axi, L, pointer</column>
<column name="m_axi_L_WREADY">in, 1, m_axi, L, pointer</column>
<column name="m_axi_L_WDATA">out, 32, m_axi, L, pointer</column>
<column name="m_axi_L_WSTRB">out, 4, m_axi, L, pointer</column>
<column name="m_axi_L_WLAST">out, 1, m_axi, L, pointer</column>
<column name="m_axi_L_WID">out, 1, m_axi, L, pointer</column>
<column name="m_axi_L_WUSER">out, 1, m_axi, L, pointer</column>
<column name="m_axi_L_ARVALID">out, 1, m_axi, L, pointer</column>
<column name="m_axi_L_ARREADY">in, 1, m_axi, L, pointer</column>
<column name="m_axi_L_ARADDR">out, 64, m_axi, L, pointer</column>
<column name="m_axi_L_ARID">out, 1, m_axi, L, pointer</column>
<column name="m_axi_L_ARLEN">out, 32, m_axi, L, pointer</column>
<column name="m_axi_L_ARSIZE">out, 3, m_axi, L, pointer</column>
<column name="m_axi_L_ARBURST">out, 2, m_axi, L, pointer</column>
<column name="m_axi_L_ARLOCK">out, 2, m_axi, L, pointer</column>
<column name="m_axi_L_ARCACHE">out, 4, m_axi, L, pointer</column>
<column name="m_axi_L_ARPROT">out, 3, m_axi, L, pointer</column>
<column name="m_axi_L_ARQOS">out, 4, m_axi, L, pointer</column>
<column name="m_axi_L_ARREGION">out, 4, m_axi, L, pointer</column>
<column name="m_axi_L_ARUSER">out, 1, m_axi, L, pointer</column>
<column name="m_axi_L_RVALID">in, 1, m_axi, L, pointer</column>
<column name="m_axi_L_RREADY">out, 1, m_axi, L, pointer</column>
<column name="m_axi_L_RDATA">in, 32, m_axi, L, pointer</column>
<column name="m_axi_L_RLAST">in, 1, m_axi, L, pointer</column>
<column name="m_axi_L_RID">in, 1, m_axi, L, pointer</column>
<column name="m_axi_L_RUSER">in, 1, m_axi, L, pointer</column>
<column name="m_axi_L_RRESP">in, 2, m_axi, L, pointer</column>
<column name="m_axi_L_BVALID">in, 1, m_axi, L, pointer</column>
<column name="m_axi_L_BREADY">out, 1, m_axi, L, pointer</column>
<column name="m_axi_L_BRESP">in, 2, m_axi, L, pointer</column>
<column name="m_axi_L_BID">in, 1, m_axi, L, pointer</column>
<column name="m_axi_L_BUSER">in, 1, m_axi, L, pointer</column>
<column name="L_offset_dout">in, 64, ap_fifo, L_offset, pointer</column>
<column name="L_offset_empty_n">in, 1, ap_fifo, L_offset, pointer</column>
<column name="L_offset_read">out, 1, ap_fifo, L_offset, pointer</column>
<column name="fifo_L_drain_local_in_V_dout">in, 32, ap_fifo, fifo_L_drain_local_in_V, pointer</column>
<column name="fifo_L_drain_local_in_V_empty_n">in, 1, ap_fifo, fifo_L_drain_local_in_V, pointer</column>
<column name="fifo_L_drain_local_in_V_read">out, 1, ap_fifo, fifo_L_drain_local_in_V, pointer</column>
</table>
</item>
</section>
</profile>
