{
  "module_name": "rt5663.h",
  "hash_id": "0fd7451f73acd276dd4c1daac9705e18d6f9da0d0acbe61fb035f53113148fdc",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt5663.h",
  "human_readable_source": " \n \n\n#ifndef __RT5663_H__\n#define __RT5663_H__\n\n#include <sound/rt5663.h>\n\n \n#define RT5663_RESET\t\t\t\t0x0000\n#define RT5663_VENDOR_ID\t\t\t0x00fd\n#define RT5663_VENDOR_ID_1\t\t\t0x00fe\n#define RT5663_VENDOR_ID_2\t\t\t0x00ff\n\n#define RT5663_LOUT_CTRL\t\t\t0x0001\n#define RT5663_HP_AMP_2\t\t\t\t0x0003\n#define RT5663_MONO_OUT\t\t\t\t0x0004\n#define RT5663_MONO_GAIN\t\t\t0x0007\n\n#define RT5663_AEC_BST\t\t\t\t0x000b\n#define RT5663_IN1_IN2\t\t\t\t0x000c\n#define RT5663_IN3_IN4\t\t\t\t0x000d\n#define RT5663_INL1_INR1\t\t\t0x000f\n#define RT5663_CBJ_TYPE_2\t\t\t0x0011\n#define RT5663_CBJ_TYPE_3\t\t\t0x0012\n#define RT5663_CBJ_TYPE_4\t\t\t0x0013\n#define RT5663_CBJ_TYPE_5\t\t\t0x0014\n#define RT5663_CBJ_TYPE_8\t\t\t0x0017\n\n \n#define RT5663_DAC3_DIG_VOL\t\t\t0x001a\n#define RT5663_DAC3_CTRL\t\t\t0x001b\n#define RT5663_MONO_ADC_DIG_VOL\t\t\t0x001d\n#define RT5663_STO2_ADC_DIG_VOL\t\t\t0x001e\n#define RT5663_MONO_ADC_BST_GAIN\t\t0x0020\n#define RT5663_STO2_ADC_BST_GAIN\t\t0x0021\n#define RT5663_SIDETONE_CTRL\t\t\t0x0024\n \n#define RT5663_MONO1_ADC_MIXER\t\t\t0x0027\n#define RT5663_STO2_ADC_MIXER\t\t\t0x0028\n#define RT5663_MONO_DAC_MIXER\t\t\t0x002b\n#define RT5663_DAC2_SRC_CTRL\t\t\t0x002e\n#define RT5663_IF_3_4_DATA_CTL\t\t\t0x002f\n#define RT5663_IF_5_DATA_CTL\t\t\t0x0030\n#define RT5663_PDM_OUT_CTL\t\t\t0x0031\n#define RT5663_PDM_I2C_DATA_CTL1\t\t0x0032\n#define RT5663_PDM_I2C_DATA_CTL2\t\t0x0033\n#define RT5663_PDM_I2C_DATA_CTL3\t\t0x0034\n#define RT5663_PDM_I2C_DATA_CTL4\t\t0x0035\n\n \n#define RT5663_RECMIX1_NEW\t\t\t0x003a\n#define RT5663_RECMIX1L_0\t\t\t0x003b\n#define RT5663_RECMIX1L\t\t\t\t0x003c\n#define RT5663_RECMIX1R_0\t\t\t0x003d\n#define RT5663_RECMIX1R\t\t\t\t0x003e\n#define RT5663_RECMIX2_NEW\t\t\t0x003f\n#define RT5663_RECMIX2_L_2\t\t\t0x0041\n#define RT5663_RECMIX2_R\t\t\t0x0042\n#define RT5663_RECMIX2_R_2\t\t\t0x0043\n#define RT5663_CALIB_REC_LR\t\t\t0x0044\n#define RT5663_ALC_BK_GAIN\t\t\t0x0049\n#define RT5663_MONOMIX_GAIN\t\t\t0x004a\n#define RT5663_MONOMIX_IN_GAIN\t\t\t0x004b\n#define RT5663_OUT_MIXL_GAIN\t\t\t0x004d\n#define RT5663_OUT_LMIX_IN_GAIN\t\t\t0x004e\n#define RT5663_OUT_RMIX_IN_GAIN\t\t\t0x004f\n#define RT5663_OUT_RMIX_IN_GAIN1\t\t0x0050\n#define RT5663_LOUT_MIXER_CTRL\t\t\t0x0052\n \n#define RT5663_PWR_VOL\t\t\t\t0x0067\n\n#define RT5663_ADCDAC_RST\t\t\t0x006d\n \n#define RT5663_I2S34_SDP\t\t\t0x0071\n#define RT5663_I2S5_SDP\t\t\t\t0x0072\n\n \n#define RT5663_ASRC_3\t\t\t\t0x0085\n#define RT5663_ASRC_6\t\t\t\t0x0088\n#define RT5663_ASRC_7\t\t\t\t0x0089\n#define RT5663_PLL_TRK_13\t\t\t0x0099\n#define RT5663_I2S_M_CLK_CTL\t\t\t0x00a0\n#define RT5663_FDIV_I2S34_M_CLK\t\t\t0x00a1\n#define RT5663_FDIV_I2S34_M_CLK2\t\t0x00a2\n#define RT5663_FDIV_I2S5_M_CLK\t\t\t0x00a3\n#define RT5663_FDIV_I2S5_M_CLK2\t\t\t0x00a4\n\n \n#define RT5663_V2_IRQ_4\t\t\t\t0x00b9\n#define RT5663_GPIO_3\t\t\t\t0x00c2\n#define RT5663_GPIO_4\t\t\t\t0x00c3\n#define RT5663_GPIO_STA2\t\t\t0x00c4\n#define RT5663_HP_AMP_DET1\t\t\t0x00d0\n#define RT5663_HP_AMP_DET2\t\t\t0x00d1\n#define RT5663_HP_AMP_DET3\t\t\t0x00d2\n#define RT5663_MID_BD_HP_AMP\t\t\t0x00d3\n#define RT5663_LOW_BD_HP_AMP\t\t\t0x00d4\n#define RT5663_SOF_VOL_ZC2\t\t\t0x00da\n#define RT5663_ADC_STO2_ADJ1\t\t\t0x00ee\n#define RT5663_ADC_STO2_ADJ2\t\t\t0x00ef\n \n#define RT5663_A_JD_CTRL\t\t\t0x00f0\n#define RT5663_JD1_TRES_CTRL\t\t\t0x00f1\n#define RT5663_JD2_TRES_CTRL\t\t\t0x00f2\n#define RT5663_V2_JD_CTRL2\t\t\t0x00f7\n#define RT5663_DUM_REG_2\t\t\t0x00fb\n#define RT5663_DUM_REG_3\t\t\t0x00fc\n\n\n#define RT5663_DACADC_DIG_VOL2\t\t\t0x0101\n#define RT5663_DIG_IN_PIN2\t\t\t0x0133\n#define RT5663_PAD_DRV_CTL1\t\t\t0x0136\n#define RT5663_SOF_RAM_DEPOP\t\t\t0x0138\n#define RT5663_VOL_TEST\t\t\t\t0x013f\n#define RT5663_MONO_DYNA_1\t\t\t0x0170\n#define RT5663_MONO_DYNA_2\t\t\t0x0171\n#define RT5663_MONO_DYNA_3\t\t\t0x0172\n#define RT5663_MONO_DYNA_4\t\t\t0x0173\n#define RT5663_MONO_DYNA_5\t\t\t0x0174\n#define RT5663_MONO_DYNA_6\t\t\t0x0175\n#define RT5663_STO1_SIL_DET\t\t\t0x0190\n#define RT5663_MONOL_SIL_DET\t\t\t0x0191\n#define RT5663_MONOR_SIL_DET\t\t\t0x0192\n#define RT5663_STO2_DAC_SIL\t\t\t0x0193\n#define RT5663_PWR_SAV_CTL1\t\t\t0x0194\n#define RT5663_PWR_SAV_CTL2\t\t\t0x0195\n#define RT5663_PWR_SAV_CTL3\t\t\t0x0196\n#define RT5663_PWR_SAV_CTL4\t\t\t0x0197\n#define RT5663_PWR_SAV_CTL5\t\t\t0x0198\n#define RT5663_PWR_SAV_CTL6\t\t\t0x0199\n#define RT5663_MONO_AMP_CAL1\t\t\t0x01a0\n#define RT5663_MONO_AMP_CAL2\t\t\t0x01a1\n#define RT5663_MONO_AMP_CAL3\t\t\t0x01a2\n#define RT5663_MONO_AMP_CAL4\t\t\t0x01a3\n#define RT5663_MONO_AMP_CAL5\t\t\t0x01a4\n#define RT5663_MONO_AMP_CAL6\t\t\t0x01a5\n#define RT5663_MONO_AMP_CAL7\t\t\t0x01a6\n#define RT5663_MONO_AMP_CAL_ST1\t\t\t0x01a7\n#define RT5663_MONO_AMP_CAL_ST2\t\t\t0x01a8\n#define RT5663_MONO_AMP_CAL_ST3\t\t\t0x01a9\n#define RT5663_MONO_AMP_CAL_ST4\t\t\t0x01aa\n#define RT5663_MONO_AMP_CAL_ST5\t\t\t0x01ab\n#define RT5663_V2_HP_IMP_SEN_13\t\t\t0x01b9\n#define RT5663_V2_HP_IMP_SEN_14\t\t\t0x01ba\n#define RT5663_V2_HP_IMP_SEN_6\t\t\t0x01bb\n#define RT5663_V2_HP_IMP_SEN_7\t\t\t0x01bc\n#define RT5663_V2_HP_IMP_SEN_8\t\t\t0x01bd\n#define RT5663_V2_HP_IMP_SEN_9\t\t\t0x01be\n#define RT5663_V2_HP_IMP_SEN_10\t\t\t0x01bf\n#define RT5663_HP_LOGIC_3\t\t\t0x01dc\n#define RT5663_HP_CALIB_ST10\t\t\t0x01f3\n#define RT5663_HP_CALIB_ST11\t\t\t0x01f4\n#define RT5663_PRO_REG_TBL_4\t\t\t0x0203\n#define RT5663_PRO_REG_TBL_5\t\t\t0x0204\n#define RT5663_PRO_REG_TBL_6\t\t\t0x0205\n#define RT5663_PRO_REG_TBL_7\t\t\t0x0206\n#define RT5663_PRO_REG_TBL_8\t\t\t0x0207\n#define RT5663_PRO_REG_TBL_9\t\t\t0x0208\n#define RT5663_SAR_ADC_INL_1\t\t\t0x0210\n#define RT5663_SAR_ADC_INL_2\t\t\t0x0211\n#define RT5663_SAR_ADC_INL_3\t\t\t0x0212\n#define RT5663_SAR_ADC_INL_4\t\t\t0x0213\n#define RT5663_SAR_ADC_INL_5\t\t\t0x0214\n#define RT5663_SAR_ADC_INL_6\t\t\t0x0215\n#define RT5663_SAR_ADC_INL_7\t\t\t0x0216\n#define RT5663_SAR_ADC_INL_8\t\t\t0x0217\n#define RT5663_SAR_ADC_INL_9\t\t\t0x0218\n#define RT5663_SAR_ADC_INL_10\t\t\t0x0219\n#define RT5663_SAR_ADC_INL_11\t\t\t0x021a\n#define RT5663_SAR_ADC_INL_12\t\t\t0x021b\n#define RT5663_DRC_CTRL_1\t\t\t0x02ff\n#define RT5663_DRC1_CTRL_2\t\t\t0x0301\n#define RT5663_DRC1_CTRL_3\t\t\t0x0302\n#define RT5663_DRC1_CTRL_4\t\t\t0x0303\n#define RT5663_DRC1_CTRL_5\t\t\t0x0304\n#define RT5663_DRC1_CTRL_6\t\t\t0x0305\n#define RT5663_DRC1_HD_CTRL_1\t\t\t0x0306\n#define RT5663_DRC1_HD_CTRL_2\t\t\t0x0307\n#define RT5663_DRC1_PRI_REG_1\t\t\t0x0310\n#define RT5663_DRC1_PRI_REG_2\t\t\t0x0311\n#define RT5663_DRC1_PRI_REG_3\t\t\t0x0312\n#define RT5663_DRC1_PRI_REG_4\t\t\t0x0313\n#define RT5663_DRC1_PRI_REG_5\t\t\t0x0314\n#define RT5663_DRC1_PRI_REG_6\t\t\t0x0315\n#define RT5663_DRC1_PRI_REG_7\t\t\t0x0316\n#define RT5663_DRC1_PRI_REG_8\t\t\t0x0317\n#define RT5663_ALC_PGA_CTL_1\t\t\t0x0330\n#define RT5663_ALC_PGA_CTL_2\t\t\t0x0331\n#define RT5663_ALC_PGA_CTL_3\t\t\t0x0332\n#define RT5663_ALC_PGA_CTL_4\t\t\t0x0333\n#define RT5663_ALC_PGA_CTL_5\t\t\t0x0334\n#define RT5663_ALC_PGA_CTL_6\t\t\t0x0335\n#define RT5663_ALC_PGA_CTL_7\t\t\t0x0336\n#define RT5663_ALC_PGA_CTL_8\t\t\t0x0337\n#define RT5663_ALC_PGA_REG_1\t\t\t0x0338\n#define RT5663_ALC_PGA_REG_2\t\t\t0x0339\n#define RT5663_ALC_PGA_REG_3\t\t\t0x033a\n#define RT5663_ADC_EQ_RECOV_1\t\t\t0x03c0\n#define RT5663_ADC_EQ_RECOV_2\t\t\t0x03c1\n#define RT5663_ADC_EQ_RECOV_3\t\t\t0x03c2\n#define RT5663_ADC_EQ_RECOV_4\t\t\t0x03c3\n#define RT5663_ADC_EQ_RECOV_5\t\t\t0x03c4\n#define RT5663_ADC_EQ_RECOV_6\t\t\t0x03c5\n#define RT5663_ADC_EQ_RECOV_7\t\t\t0x03c6\n#define RT5663_ADC_EQ_RECOV_8\t\t\t0x03c7\n#define RT5663_ADC_EQ_RECOV_9\t\t\t0x03c8\n#define RT5663_ADC_EQ_RECOV_10\t\t\t0x03c9\n#define RT5663_ADC_EQ_RECOV_11\t\t\t0x03ca\n#define RT5663_ADC_EQ_RECOV_12\t\t\t0x03cb\n#define RT5663_ADC_EQ_RECOV_13\t\t\t0x03cc\n#define RT5663_VID_HIDDEN\t\t\t0x03fe\n#define RT5663_VID_CUSTOMER\t\t\t0x03ff\n#define RT5663_SCAN_MODE\t\t\t0x07f0\n#define RT5663_I2C_BYPA\t\t\t\t0x07fa\n\n \n#define RT5663_EN_DAC_HPO_MASK\t\t\t(0x1 << 14)\n#define RT5663_EN_DAC_HPO_SHIFT\t\t\t14\n#define RT5663_EN_DAC_HPO_DIS\t\t\t(0x0 << 14)\n#define RT5663_EN_DAC_HPO_EN\t\t\t(0x1 << 14)\n\n \n#define RT5663_GAIN_HP\t\t\t\t(0x1f << 8)\n#define RT5663_GAIN_HP_SHIFT\t\t\t8\n\n \n#define RT5663_GAIN_CBJ_MASK\t\t\t(0xf << 8)\n#define RT5663_GAIN_CBJ_SHIFT\t\t\t8\n\n \n#define RT5663_IN1_DF_MASK\t\t\t(0x1 << 15)\n#define RT5663_IN1_DF_SHIFT\t\t\t15\n\n \n#define RT5663_CBJ_DET_MASK\t\t\t(0x1 << 15)\n#define RT5663_CBJ_DET_SHIFT\t\t\t15\n#define RT5663_CBJ_DET_DIS\t\t\t(0x0 << 15)\n#define RT5663_CBJ_DET_EN\t\t\t(0x1 << 15)\n#define RT5663_DET_TYPE_MASK\t\t\t(0x1 << 12)\n#define RT5663_DET_TYPE_SHIFT\t\t\t12\n#define RT5663_DET_TYPE_WLCSP\t\t\t(0x0 << 12)\n#define RT5663_DET_TYPE_QFN\t\t\t(0x1 << 12)\n#define RT5663_VREF_BIAS_MASK\t\t\t(0x1 << 6)\n#define RT5663_VREF_BIAS_SHIFT\t\t\t6\n#define RT5663_VREF_BIAS_FSM\t\t\t(0x0 << 6)\n#define RT5663_VREF_BIAS_REG\t\t\t(0x1 << 6)\n\n \n#define RT5663_RECMIX1L_BST1_CBJ\t\t(0x1 << 7)\n#define RT5663_RECMIX1L_BST1_CBJ_SHIFT\t\t7\n#define RT5663_RECMIX1L_BST2\t\t\t(0x1 << 4)\n#define RT5663_RECMIX1L_BST2_SHIFT\t\t4\n\n \n#define RT5663_RECMIX1R_BST2\t\t\t(0x1 << 4)\n#define RT5663_RECMIX1R_BST2_SHIFT\t\t4\n\n \n#define RT5663_DAC_L1_VOL_MASK\t\t\t(0xff << 8)\n#define RT5663_DAC_L1_VOL_SHIFT\t\t\t8\n#define RT5663_DAC_R1_VOL_MASK\t\t\t(0xff)\n#define RT5663_DAC_R1_VOL_SHIFT\t\t\t0\n\n \n#define RT5663_ADC_L_MUTE_MASK\t\t\t(0x1 << 15)\n#define RT5663_ADC_L_MUTE_SHIFT\t\t\t15\n#define RT5663_ADC_L_VOL_MASK\t\t\t(0x7f << 8)\n#define RT5663_ADC_L_VOL_SHIFT\t\t\t8\n#define RT5663_ADC_R_MUTE_MASK\t\t\t(0x1 << 7)\n#define RT5663_ADC_R_MUTE_SHIFT\t\t\t7\n#define RT5663_ADC_R_VOL_MASK\t\t\t(0x7f)\n#define RT5663_ADC_R_VOL_SHIFT\t\t\t0\n\n \n#define RT5663_M_STO1_ADC_L1\t\t\t(0x1 << 15)\n#define RT5663_M_STO1_ADC_L1_SHIFT\t\t15\n#define RT5663_M_STO1_ADC_L2\t\t\t(0x1 << 14)\n#define RT5663_M_STO1_ADC_L2_SHIFT\t\t14\n#define RT5663_STO1_ADC_L1_SRC\t\t\t(0x1 << 13)\n#define RT5663_STO1_ADC_L1_SRC_SHIFT\t\t13\n#define RT5663_STO1_ADC_L2_SRC\t\t\t(0x1 << 12)\n#define RT5663_STO1_ADC_L2_SRC_SHIFT\t\t12\n#define RT5663_STO1_ADC_L_SRC\t\t\t(0x3 << 10)\n#define RT5663_STO1_ADC_L_SRC_SHIFT\t\t10\n#define RT5663_M_STO1_ADC_R1\t\t\t(0x1 << 7)\n#define RT5663_M_STO1_ADC_R1_SHIFT\t\t7\n#define RT5663_M_STO1_ADC_R2\t\t\t(0x1 << 6)\n#define RT5663_M_STO1_ADC_R2_SHIFT\t\t6\n#define RT5663_STO1_ADC_R1_SRC\t\t\t(0x1 << 5)\n#define RT5663_STO1_ADC_R1_SRC_SHIFT\t\t5\n#define RT5663_STO1_ADC_R2_SRC\t\t\t(0x1 << 4)\n#define RT5663_STO1_ADC_R2_SRC_SHIFT\t\t4\n#define RT5663_STO1_ADC_R_SRC\t\t\t(0x3 << 2)\n#define RT5663_STO1_ADC_R_SRC_SHIFT\t\t2\n\n \n#define RT5663_M_ADCMIX_L\t\t\t(0x1 << 15)\n#define RT5663_M_ADCMIX_L_SHIFT\t\t\t15\n#define RT5663_M_DAC1_L\t\t\t\t(0x1 << 14)\n#define RT5663_M_DAC1_L_SHIFT\t\t\t14\n#define RT5663_M_ADCMIX_R\t\t\t(0x1 << 7)\n#define RT5663_M_ADCMIX_R_SHIFT\t\t\t7\n#define RT5663_M_DAC1_R\t\t\t\t(0x1 << 6)\n#define RT5663_M_DAC1_R_SHIFT\t\t\t6\n\n \n#define RT5663_M_DAC_L1_STO_L\t\t\t(0x1 << 15)\n#define RT5663_M_DAC_L1_STO_L_SHIFT\t\t15\n#define RT5663_M_DAC_R1_STO_L\t\t\t(0x1 << 13)\n#define RT5663_M_DAC_R1_STO_L_SHIFT\t\t13\n#define RT5663_M_DAC_L1_STO_R\t\t\t(0x1 << 7)\n#define RT5663_M_DAC_L1_STO_R_SHIFT\t\t7\n#define RT5663_M_DAC_R1_STO_R\t\t\t(0x1 << 5)\n#define RT5663_M_DAC_R1_STO_R_SHIFT\t\t5\n\n \n#define RT5663_PWR_I2S1\t\t\t\t(0x1 << 15)\n#define RT5663_PWR_I2S1_SHIFT\t\t\t15\n#define RT5663_PWR_DAC_L1\t\t\t(0x1 << 11)\n#define RT5663_PWR_DAC_L1_SHIFT\t\t\t11\n#define RT5663_PWR_DAC_R1\t\t\t(0x1 << 10)\n#define RT5663_PWR_DAC_R1_SHIFT\t\t\t10\n#define RT5663_PWR_LDO_DACREF_MASK\t\t(0x1 << 8)\n#define RT5663_PWR_LDO_DACREF_SHIFT\t\t8\n#define RT5663_PWR_LDO_DACREF_ON\t\t(0x1 << 8)\n#define RT5663_PWR_LDO_DACREF_DOWN\t\t(0x0 << 8)\n#define RT5663_PWR_LDO_SHIFT\t\t\t8\n#define RT5663_PWR_ADC_L1\t\t\t(0x1 << 4)\n#define RT5663_PWR_ADC_L1_SHIFT\t\t\t4\n#define RT5663_PWR_ADC_R1\t\t\t(0x1 << 3)\n#define RT5663_PWR_ADC_R1_SHIFT\t\t\t3\n\n \n#define RT5663_PWR_ADC_S1F\t\t\t(0x1 << 15)\n#define RT5663_PWR_ADC_S1F_SHIFT\t\t15\n#define RT5663_PWR_DAC_S1F\t\t\t(0x1 << 10)\n#define RT5663_PWR_DAC_S1F_SHIFT\t\t10\n\n \n#define RT5663_PWR_VREF1\t\t\t(0x1 << 15)\n#define RT5663_PWR_VREF1_MASK\t\t\t(0x1 << 15)\n#define RT5663_PWR_VREF1_SHIFT\t\t\t15\n#define RT5663_PWR_FV1\t\t\t\t(0x1 << 14)\n#define RT5663_PWR_FV1_MASK\t\t\t(0x1 << 14)\n#define RT5663_PWR_FV1_SHIFT\t\t\t14\n#define RT5663_PWR_VREF2\t\t\t(0x1 << 13)\n#define RT5663_PWR_VREF2_MASK\t\t\t(0x1 << 13)\n#define RT5663_PWR_VREF2_SHIFT\t\t\t13\n#define RT5663_PWR_FV2\t\t\t\t(0x1 << 12)\n#define RT5663_PWR_FV2_MASK\t\t\t(0x1 << 12)\n#define RT5663_PWR_FV2_SHIFT\t\t\t12\n#define RT5663_PWR_MB\t\t\t\t(0x1 << 9)\n#define RT5663_PWR_MB_MASK\t\t\t(0x1 << 9)\n#define RT5663_PWR_MB_SHIFT\t\t\t9\n#define RT5663_AMP_HP_MASK\t\t\t(0x3 << 2)\n#define RT5663_AMP_HP_SHIFT\t\t\t2\n#define RT5663_AMP_HP_1X\t\t\t(0x0 << 2)\n#define RT5663_AMP_HP_3X\t\t\t(0x1 << 2)\n#define RT5663_AMP_HP_5X\t\t\t(0x3 << 2)\n#define RT5663_LDO1_DVO_MASK\t\t\t(0x3)\n#define RT5663_LDO1_DVO_SHIFT\t\t\t0\n#define RT5663_LDO1_DVO_0_9V\t\t\t(0x0)\n#define RT5663_LDO1_DVO_1_0V\t\t\t(0x1)\n#define RT5663_LDO1_DVO_1_2V\t\t\t(0x2)\n#define RT5663_LDO1_DVO_1_4V\t\t\t(0x3)\n\n \n#define RT5663_PWR_BST1\t\t\t\t(0x1 << 15)\n#define RT5663_PWR_BST1_MASK\t\t\t(0x1 << 15)\n#define RT5663_PWR_BST1_SHIFT\t\t\t15\n#define RT5663_PWR_BST1_OFF\t\t\t(0x0 << 15)\n#define RT5663_PWR_BST1_ON\t\t\t(0x1 << 15)\n#define RT5663_PWR_BST2\t\t\t\t(0x1 << 14)\n#define RT5663_PWR_BST2_MASK\t\t\t(0x1 << 14)\n#define RT5663_PWR_BST2_SHIFT\t\t\t14\n#define RT5663_PWR_MB1\t\t\t\t(0x1 << 11)\n#define RT5663_PWR_MB1_SHIFT\t\t\t11\n#define RT5663_PWR_MB2\t\t\t\t(0x1 << 10)\n#define RT5663_PWR_MB2_SHIFT\t\t\t10\n#define RT5663_PWR_BST2_OP\t\t\t(0x1 << 6)\n#define RT5663_PWR_BST2_OP_MASK\t\t\t(0x1 << 6)\n#define RT5663_PWR_BST2_OP_SHIFT\t\t6\n#define RT5663_PWR_JD1\t\t\t\t(0x1 << 3)\n#define RT5663_PWR_JD1_MASK\t\t\t(0x1 << 3)\n#define RT5663_PWR_JD1_SHIFT\t\t\t3\n#define RT5663_PWR_JD2\t\t\t\t(0x1 << 2)\n#define RT5663_PWR_JD2_MASK\t\t\t(0x1 << 2)\n#define RT5663_PWR_JD2_SHIFT\t\t\t2\n#define RT5663_PWR_RECMIX1\t\t\t(0x1 << 1)\n#define RT5663_PWR_RECMIX1_SHIFT\t\t1\n#define RT5663_PWR_RECMIX2\t\t\t(0x1)\n#define RT5663_PWR_RECMIX2_SHIFT\t\t0\n\n \n#define RT5663_PWR_CBJ_MASK\t\t\t(0x1 << 9)\n#define RT5663_PWR_CBJ_SHIFT\t\t\t9\n#define RT5663_PWR_CBJ_OFF\t\t\t(0x0 << 9)\n#define RT5663_PWR_CBJ_ON\t\t\t(0x1 << 9)\n#define RT5663_PWR_PLL\t\t\t\t(0x1 << 6)\n#define RT5663_PWR_PLL_SHIFT\t\t\t6\n#define RT5663_PWR_LDO2\t\t\t\t(0x1 << 2)\n#define RT5663_PWR_LDO2_SHIFT\t\t\t2\n\n \n#define RT5663_V2_PWR_MIC_DET\t\t\t(0x1 << 5)\n#define RT5663_V2_PWR_MIC_DET_SHIFT\t\t5\n\n \n#define RT5663_EN_ANA_CLK_DET_MASK\t\t(0x1 << 15)\n#define RT5663_EN_ANA_CLK_DET_SHIFT\t\t15\n#define RT5663_EN_ANA_CLK_DET_DIS\t\t(0x0 << 15)\n#define RT5663_EN_ANA_CLK_DET_AUTO\t\t(0x1 << 15)\n#define RT5663_PWR_CLK_DET_MASK\t\t\t(0x1)\n#define RT5663_PWR_CLK_DET_SHIFT\t\t0\n#define RT5663_PWR_CLK_DET_DIS\t\t\t(0x0)\n#define RT5663_PWR_CLK_DET_EN\t\t\t(0x1)\n\n \n#define RT5663_I2S_MS_MASK\t\t\t(0x1 << 15)\n#define RT5663_I2S_MS_SHIFT\t\t\t15\n#define RT5663_I2S_MS_M\t\t\t\t(0x0 << 15)\n#define RT5663_I2S_MS_S\t\t\t\t(0x1 << 15)\n#define RT5663_I2S_BP_MASK\t\t\t(0x1 << 8)\n#define RT5663_I2S_BP_SHIFT\t\t\t8\n#define RT5663_I2S_BP_NOR\t\t\t(0x0 << 8)\n#define RT5663_I2S_BP_INV\t\t\t(0x1 << 8)\n#define RT5663_I2S_DL_MASK\t\t\t(0x3 << 4)\n#define RT5663_I2S_DL_SHIFT\t\t\t4\n#define RT5663_I2S_DL_16\t\t\t(0x0 << 4)\n#define RT5663_I2S_DL_20\t\t\t(0x1 << 4)\n#define RT5663_I2S_DL_24\t\t\t(0x2 << 4)\n#define RT5663_I2S_DL_8\t\t\t\t(0x3 << 4)\n#define RT5663_I2S_DF_MASK\t\t\t(0x7)\n#define RT5663_I2S_DF_SHIFT\t\t\t0\n#define RT5663_I2S_DF_I2S\t\t\t(0x0)\n#define RT5663_I2S_DF_LEFT\t\t\t(0x1)\n#define RT5663_I2S_DF_PCM_A\t\t\t(0x2)\n#define RT5663_I2S_DF_PCM_B\t\t\t(0x3)\n#define RT5663_I2S_DF_PCM_A_N\t\t\t(0x6)\n#define RT5663_I2S_DF_PCM_B_N\t\t\t(0x7)\n\n \n#define RT5663_I2S_PD1_MASK\t\t\t(0x7 << 12)\n#define RT5663_I2S_PD1_SHIFT\t\t\t12\n#define RT5663_M_I2S_DIV_MASK\t\t\t(0x7 << 8)\n#define RT5663_M_I2S_DIV_SHIFT\t\t\t8\n#define RT5663_CLK_SRC_MASK\t\t\t(0x3 << 4)\n#define RT5663_CLK_SRC_MCLK\t\t\t(0x0 << 4)\n#define RT5663_CLK_SRC_PLL_OUT\t\t\t(0x1 << 4)\n#define RT5663_CLK_SRC_DIV\t\t\t(0x2 << 4)\n#define RT5663_CLK_SRC_RC\t\t\t(0x3 << 4)\n#define RT5663_DAC_OSR_MASK\t\t\t(0x3 << 2)\n#define RT5663_DAC_OSR_SHIFT\t\t\t2\n#define RT5663_DAC_OSR_128\t\t\t(0x0 << 2)\n#define RT5663_DAC_OSR_64\t\t\t(0x1 << 2)\n#define RT5663_DAC_OSR_32\t\t\t(0x2 << 2)\n#define RT5663_ADC_OSR_MASK\t\t\t(0x3)\n#define RT5663_ADC_OSR_SHIFT\t\t\t0\n#define RT5663_ADC_OSR_128\t\t\t(0x0)\n#define RT5663_ADC_OSR_64\t\t\t(0x1)\n#define RT5663_ADC_OSR_32\t\t\t(0x2)\n\n \n#define RT5663_TDM_MODE_MASK\t\t\t(0x1 << 15)\n#define RT5663_TDM_MODE_SHIFT\t\t\t15\n#define RT5663_TDM_MODE_I2S\t\t\t(0x0 << 15)\n#define RT5663_TDM_MODE_TDM\t\t\t(0x1 << 15)\n#define RT5663_TDM_IN_CH_MASK\t\t\t(0x3 << 10)\n#define RT5663_TDM_IN_CH_SHIFT\t\t\t10\n#define RT5663_TDM_IN_CH_2\t\t\t(0x0 << 10)\n#define RT5663_TDM_IN_CH_4\t\t\t(0x1 << 10)\n#define RT5663_TDM_IN_CH_6\t\t\t(0x2 << 10)\n#define RT5663_TDM_IN_CH_8\t\t\t(0x3 << 10)\n#define RT5663_TDM_OUT_CH_MASK\t\t\t(0x3 << 8)\n#define RT5663_TDM_OUT_CH_SHIFT\t\t\t8\n#define RT5663_TDM_OUT_CH_2\t\t\t(0x0 << 8)\n#define RT5663_TDM_OUT_CH_4\t\t\t(0x1 << 8)\n#define RT5663_TDM_OUT_CH_6\t\t\t(0x2 << 8)\n#define RT5663_TDM_OUT_CH_8\t\t\t(0x3 << 8)\n#define RT5663_TDM_IN_LEN_MASK\t\t\t(0x3 << 6)\n#define RT5663_TDM_IN_LEN_SHIFT\t\t\t6\n#define RT5663_TDM_IN_LEN_16\t\t\t(0x0 << 6)\n#define RT5663_TDM_IN_LEN_20\t\t\t(0x1 << 6)\n#define RT5663_TDM_IN_LEN_24\t\t\t(0x2 << 6)\n#define RT5663_TDM_IN_LEN_32\t\t\t(0x3 << 6)\n#define RT5663_TDM_OUT_LEN_MASK\t\t\t(0x3 << 4)\n#define RT5663_TDM_OUT_LEN_SHIFT\t\t4\n#define RT5663_TDM_OUT_LEN_16\t\t\t(0x0 << 4)\n#define RT5663_TDM_OUT_LEN_20\t\t\t(0x1 << 4)\n#define RT5663_TDM_OUT_LEN_24\t\t\t(0x2 << 4)\n#define RT5663_TDM_OUT_LEN_32\t\t\t(0x3 << 4)\n\n \n#define RT5663_SCLK_SRC_MASK\t\t\t(0x3 << 14)\n#define RT5663_SCLK_SRC_SHIFT\t\t\t14\n#define RT5663_SCLK_SRC_MCLK\t\t\t(0x0 << 14)\n#define RT5663_SCLK_SRC_PLL1\t\t\t(0x1 << 14)\n#define RT5663_SCLK_SRC_RCCLK\t\t\t(0x2 << 14)\n#define RT5663_PLL1_SRC_MASK\t\t\t(0x7 << 11)\n#define RT5663_PLL1_SRC_SHIFT\t\t\t11\n#define RT5663_PLL1_SRC_MCLK\t\t\t(0x0 << 11)\n#define RT5663_PLL1_SRC_BCLK1\t\t\t(0x1 << 11)\n#define RT5663_V2_PLL1_SRC_MASK\t\t\t(0x7 << 8)\n#define RT5663_V2_PLL1_SRC_SHIFT\t\t8\n#define RT5663_V2_PLL1_SRC_MCLK\t\t\t(0x0 << 8)\n#define RT5663_V2_PLL1_SRC_BCLK1\t\t(0x1 << 8)\n#define RT5663_PLL1_PD_MASK\t\t\t(0x1 << 4)\n#define RT5663_PLL1_PD_SHIFT\t\t\t4\n\n#define RT5663_PLL_INP_MAX\t\t\t40000000\n#define RT5663_PLL_INP_MIN\t\t\t256000\n \n#define RT5663_PLL_N_MAX\t\t\t0x001ff\n#define RT5663_PLL_N_MASK\t\t\t(RT5663_PLL_N_MAX << 7)\n#define RT5663_PLL_N_SHIFT\t\t\t7\n#define RT5663_PLL_K_MAX\t\t\t0x001f\n#define RT5663_PLL_K_MASK\t\t\t(RT5663_PLL_K_MAX)\n#define RT5663_PLL_K_SHIFT\t\t\t0\n\n \n#define RT5663_PLL_M_MAX\t\t\t0x00f\n#define RT5663_PLL_M_MASK\t\t\t(RT5663_PLL_M_MAX << 12)\n#define RT5663_PLL_M_SHIFT\t\t\t12\n#define RT5663_PLL_M_BP\t\t\t\t(0x1 << 11)\n#define RT5663_PLL_M_BP_SHIFT\t\t\t11\n\n \n#define RT5663_V2_I2S1_ASRC_MASK\t\t\t(0x1 << 13)\n#define RT5663_V2_I2S1_ASRC_SHIFT\t\t\t13\n#define RT5663_V2_DAC_STO1_ASRC_MASK\t\t(0x1 << 12)\n#define RT5663_V2_DAC_STO1_ASRC_SHIFT\t\t12\n#define RT5663_V2_ADC_STO1_ASRC_MASK\t\t(0x1 << 4)\n#define RT5663_V2_ADC_STO1_ASRC_SHIFT\t\t4\n\n \n#define RT5663_DA_STO1_TRACK_MASK\t\t(0x7 << 12)\n#define RT5663_DA_STO1_TRACK_SHIFT\t\t12\n#define RT5663_DA_STO1_TRACK_SYSCLK\t\t(0x0 << 12)\n#define RT5663_DA_STO1_TRACK_I2S1\t\t(0x1 << 12)\n\n \n#define RT5663_V2_AD_STO1_TRACK_MASK\t\t(0x7 << 12)\n#define RT5663_V2_AD_STO1_TRACK_SHIFT\t\t12\n#define RT5663_V2_AD_STO1_TRACK_SYSCLK\t\t(0x0 << 12)\n#define RT5663_V2_AD_STO1_TRACK_I2S1\t\t(0x1 << 12)\n\n \n#define RT5663_OSW_HP_L_MASK\t\t\t(0x1 << 11)\n#define RT5663_OSW_HP_L_SHIFT\t\t\t11\n#define RT5663_OSW_HP_L_EN\t\t\t(0x1 << 11)\n#define RT5663_OSW_HP_L_DIS\t\t\t(0x0 << 11)\n#define RT5663_OSW_HP_R_MASK\t\t\t(0x1 << 10)\n#define RT5663_OSW_HP_R_SHIFT\t\t\t10\n#define RT5663_OSW_HP_R_EN\t\t\t(0x1 << 10)\n#define RT5663_OSW_HP_R_DIS\t\t\t(0x0 << 10)\n#define RT5663_SEL_PM_HP_MASK\t\t\t(0x3 << 8)\n#define RT5663_SEL_PM_HP_SHIFT\t\t\t8\n#define RT5663_SEL_PM_HP_0_6\t\t\t(0x0 << 8)\n#define RT5663_SEL_PM_HP_0_9\t\t\t(0x1 << 8)\n#define RT5663_SEL_PM_HP_1_8\t\t\t(0x2 << 8)\n#define RT5663_SEL_PM_HP_HIGH\t\t\t(0x3 << 8)\n#define RT5663_OVCD_HP_MASK\t\t\t(0x1 << 2)\n#define RT5663_OVCD_HP_SHIFT\t\t\t2\n#define RT5663_OVCD_HP_EN\t\t\t(0x1 << 2)\n#define RT5663_OVCD_HP_DIS\t\t\t(0x0 << 2)\n\n \n#define RT5663_DIG_25M_CLK_MASK\t\t\t(0x1 << 9)\n#define RT5663_DIG_25M_CLK_SHIFT\t\t9\n#define RT5663_DIG_25M_CLK_DIS\t\t\t(0x0 << 9)\n#define RT5663_DIG_25M_CLK_EN\t\t\t(0x1 << 9)\n#define RT5663_DIG_1M_CLK_MASK\t\t\t(0x1 << 8)\n#define RT5663_DIG_1M_CLK_SHIFT\t\t\t8\n#define RT5663_DIG_1M_CLK_DIS\t\t\t(0x0 << 8)\n#define RT5663_DIG_1M_CLK_EN\t\t\t(0x1 << 8)\n\n \n#define RT5663_IRQ_POW_SAV_MASK\t\t\t(0x1 << 15)\n#define RT5663_IRQ_POW_SAV_SHIFT\t\t15\n#define RT5663_IRQ_POW_SAV_DIS\t\t\t(0x0 << 15)\n#define RT5663_IRQ_POW_SAV_EN\t\t\t(0x1 << 15)\n#define RT5663_IRQ_POW_SAV_JD1_MASK\t\t(0x1 << 14)\n#define RT5663_IRQ_POW_SAV_JD1_SHIFT\t\t14\n#define RT5663_IRQ_POW_SAV_JD1_DIS\t\t(0x0 << 14)\n#define RT5663_IRQ_POW_SAV_JD1_EN\t\t(0x1 << 14)\n#define RT5663_IRQ_MANUAL_MASK\t\t\t(0x1 << 8)\n#define RT5663_IRQ_MANUAL_SHIFT\t\t\t8\n#define RT5663_IRQ_MANUAL_DIS\t\t\t(0x0 << 8)\n#define RT5663_IRQ_MANUAL_EN\t\t\t(0x1 << 8)\n\n \n#define RT5663_EN_CB_JD_MASK\t\t\t(0x1 << 3)\n#define RT5663_EN_CB_JD_SHIFT\t\t\t3\n#define RT5663_EN_CB_JD_EN\t\t\t(0x1 << 3)\n#define RT5663_EN_CB_JD_DIS\t\t\t(0x0 << 3)\n\n \n#define RT5663_V2_EN_IRQ_INLINE_MASK\t\t(0x1 << 6)\n#define RT5663_V2_EN_IRQ_INLINE_SHIFT\t\t6\n#define RT5663_V2_EN_IRQ_INLINE_BYP\t\t(0x0 << 6)\n#define RT5663_V2_EN_IRQ_INLINE_NOR\t\t(0x1 << 6)\n\n \n#define RT5663_GP1_PIN_MASK\t\t\t(0x1 << 15)\n#define RT5663_GP1_PIN_SHIFT\t\t\t15\n#define RT5663_GP1_PIN_GPIO1\t\t\t(0x0 << 15)\n#define RT5663_GP1_PIN_IRQ\t\t\t(0x1 << 15)\n\n \n#define RT5663_GP4_PIN_CONF_MASK\t\t(0x1 << 5)\n#define RT5663_GP4_PIN_CONF_SHIFT\t\t5\n#define RT5663_GP4_PIN_CONF_INPUT\t\t(0x0 << 5)\n#define RT5663_GP4_PIN_CONF_OUTPUT\t\t(0x1 << 5)\n\n \n#define RT5663_GP8_PIN_CONF_MASK\t\t(0x1 << 13)\n#define RT5663_GP8_PIN_CONF_SHIFT\t\t13\n#define RT5663_GP8_PIN_CONF_INPUT\t\t(0x0 << 13)\n#define RT5663_GP8_PIN_CONF_OUTPUT\t\t(0x1 << 13)\n\n \n#define RT5663_4BTN_CLK_DEB_MASK\t\t(0x3 << 2)\n#define RT5663_4BTN_CLK_DEB_SHIFT\t\t2\n#define RT5663_4BTN_CLK_DEB_8MS\t\t\t(0x0 << 2)\n#define RT5663_4BTN_CLK_DEB_16MS\t\t(0x1 << 2)\n#define RT5663_4BTN_CLK_DEB_32MS\t\t(0x2 << 2)\n#define RT5663_4BTN_CLK_DEB_65MS\t\t(0x3 << 2)\n\n \n#define RT5663_EN_4BTN_INL_MASK\t\t\t(0x1 << 15)\n#define RT5663_EN_4BTN_INL_SHIFT\t\t15\n#define RT5663_EN_4BTN_INL_DIS\t\t\t(0x0 << 15)\n#define RT5663_EN_4BTN_INL_EN\t\t\t(0x1 << 15)\n#define RT5663_RESET_4BTN_INL_MASK\t\t(0x1 << 14)\n#define RT5663_RESET_4BTN_INL_SHIFT\t\t14\n#define RT5663_RESET_4BTN_INL_RESET\t\t(0x0 << 14)\n#define RT5663_RESET_4BTN_INL_NOR\t\t(0x1 << 14)\n\n \n#define RT5663_DIG_GATE_CTRL_MASK\t\t0x1\n#define RT5663_DIG_GATE_CTRL_SHIFT\t\t(0)\n#define RT5663_DIG_GATE_CTRL_DIS\t\t0x0\n#define RT5663_DIG_GATE_CTRL_EN\t\t\t0x1\n\n \n#define RT5663_CKXEN_DAC1_MASK\t\t\t(0x1 << 13)\n#define RT5663_CKXEN_DAC1_SHIFT\t\t\t13\n#define RT5663_CKGEN_DAC1_MASK\t\t\t(0x1 << 12)\n#define RT5663_CKGEN_DAC1_SHIFT\t\t\t12\n\n \n#define RT5663_CKXEN_ADCC_MASK\t\t\t(0x1 << 13)\n#define RT5663_CKXEN_ADCC_SHIFT\t\t\t13\n#define RT5663_CKGEN_ADCC_MASK\t\t\t(0x1 << 12)\n#define RT5663_CKGEN_ADCC_SHIFT\t\t\t12\n\n \n#define RT5663_HP_SIG_SRC1_MASK\t\t\t(0x3)\n#define RT5663_HP_SIG_SRC1_SHIFT\t\t0\n#define RT5663_HP_SIG_SRC1_HP_DC\t\t(0x0)\n#define RT5663_HP_SIG_SRC1_HP_CALIB\t\t(0x1)\n#define RT5663_HP_SIG_SRC1_REG\t\t\t(0x2)\n#define RT5663_HP_SIG_SRC1_SILENCE\t\t(0x3)\n\n \n#define RT5663_HP_OUT_EN\t\t\t0x0002\n#define RT5663_HP_LCH_DRE\t\t\t0x0005\n#define RT5663_HP_RCH_DRE\t\t\t0x0006\n#define RT5663_CALIB_BST\t\t\t0x000a\n#define RT5663_RECMIX\t\t\t\t0x0010\n#define RT5663_SIL_DET_CTL\t\t\t0x0015\n#define RT5663_PWR_SAV_SILDET\t\t\t0x0016\n#define RT5663_SIDETONE_CTL\t\t\t0x0018\n#define RT5663_STO1_DAC_DIG_VOL\t\t\t0x0019\n#define RT5663_STO1_ADC_DIG_VOL\t\t\t0x001c\n#define RT5663_STO1_BOOST\t\t\t0x001f\n#define RT5663_HP_IMP_GAIN_1\t\t\t0x0022\n#define RT5663_HP_IMP_GAIN_2\t\t\t0x0023\n#define RT5663_STO1_ADC_MIXER\t\t\t0x0026\n#define RT5663_AD_DA_MIXER\t\t\t0x0029\n#define RT5663_STO_DAC_MIXER\t\t\t0x002a\n#define RT5663_DIG_SIDE_MIXER\t\t\t0x002c\n#define RT5663_BYPASS_STO_DAC\t\t\t0x002d\n#define RT5663_CALIB_REC_MIX\t\t\t0x0040\n#define RT5663_PWR_DIG_1\t\t\t0x0061\n#define RT5663_PWR_DIG_2\t\t\t0x0062\n#define RT5663_PWR_ANLG_1\t\t\t0x0063\n#define RT5663_PWR_ANLG_2\t\t\t0x0064\n#define RT5663_PWR_ANLG_3\t\t\t0x0065\n#define RT5663_PWR_MIXER\t\t\t0x0066\n#define RT5663_SIG_CLK_DET\t\t\t0x006b\n#define RT5663_PRE_DIV_GATING_1\t\t\t0x006e\n#define RT5663_PRE_DIV_GATING_2\t\t\t0x006f\n#define RT5663_I2S1_SDP\t\t\t\t0x0070\n#define RT5663_ADDA_CLK_1\t\t\t0x0073\n#define RT5663_ADDA_RST\t\t\t\t0x0074\n#define RT5663_FRAC_DIV_1\t\t\t0x0075\n#define RT5663_FRAC_DIV_2\t\t\t0x0076\n#define RT5663_TDM_1\t\t\t\t0x0077\n#define RT5663_TDM_2\t\t\t\t0x0078\n#define RT5663_TDM_3\t\t\t\t0x0079\n#define RT5663_TDM_4\t\t\t\t0x007a\n#define RT5663_TDM_5\t\t\t\t0x007b\n#define RT5663_TDM_6\t\t\t\t0x007c\n#define RT5663_TDM_7\t\t\t\t0x007d\n#define RT5663_TDM_8\t\t\t\t0x007e\n#define RT5663_TDM_9\t\t\t\t0x007f\n#define RT5663_GLB_CLK\t\t\t\t0x0080\n#define RT5663_PLL_1\t\t\t\t0x0081\n#define RT5663_PLL_2\t\t\t\t0x0082\n#define RT5663_ASRC_1\t\t\t\t0x0083\n#define RT5663_ASRC_2\t\t\t\t0x0084\n#define RT5663_ASRC_4\t\t\t\t0x0086\n#define RT5663_DUMMY_REG\t\t\t0x0087\n#define RT5663_ASRC_8\t\t\t\t0x008a\n#define RT5663_ASRC_9\t\t\t\t0x008b\n#define RT5663_ASRC_11\t\t\t\t0x008c\n#define RT5663_DEPOP_1\t\t\t\t0x008e\n#define RT5663_DEPOP_2\t\t\t\t0x008f\n#define RT5663_DEPOP_3\t\t\t\t0x0090\n#define RT5663_HP_CHARGE_PUMP_1\t\t\t0x0091\n#define RT5663_HP_CHARGE_PUMP_2\t\t\t0x0092\n#define RT5663_MICBIAS_1\t\t\t0x0093\n#define RT5663_RC_CLK\t\t\t\t0x0094\n#define RT5663_ASRC_11_2\t\t\t0x0097\n#define RT5663_DUMMY_REG_2\t\t\t0x0098\n#define RT5663_REC_PATH_GAIN\t\t\t0x009a\n#define RT5663_AUTO_1MRC_CLK\t\t\t0x009f\n#define RT5663_ADC_EQ_1\t\t\t\t0x00ae\n#define RT5663_ADC_EQ_2\t\t\t\t0x00af\n#define RT5663_IRQ_1\t\t\t\t0x00b6\n#define RT5663_IRQ_2\t\t\t\t0x00b7\n#define RT5663_IRQ_3\t\t\t\t0x00b8\n#define RT5663_IRQ_4\t\t\t\t0x00ba\n#define RT5663_IRQ_5\t\t\t\t0x00bb\n#define RT5663_INT_ST_1\t\t\t\t0x00be\n#define RT5663_INT_ST_2\t\t\t\t0x00bf\n#define RT5663_GPIO_1\t\t\t\t0x00c0\n#define RT5663_GPIO_2\t\t\t\t0x00c1\n#define RT5663_GPIO_STA1\t\t\t0x00c5\n#define RT5663_SIN_GEN_1\t\t\t0x00cb\n#define RT5663_SIN_GEN_2\t\t\t0x00cc\n#define RT5663_SIN_GEN_3\t\t\t0x00cd\n#define RT5663_SOF_VOL_ZC1\t\t\t0x00d9\n#define RT5663_IL_CMD_1\t\t\t\t0x00db\n#define RT5663_IL_CMD_2\t\t\t\t0x00dc\n#define RT5663_IL_CMD_3\t\t\t\t0x00dd\n#define RT5663_IL_CMD_4\t\t\t\t0x00de\n#define RT5663_IL_CMD_5\t\t\t\t0x00df\n#define RT5663_IL_CMD_6\t\t\t\t0x00e0\n#define RT5663_IL_CMD_7\t\t\t\t0x00e1\n#define RT5663_IL_CMD_8\t\t\t\t0x00e2\n#define RT5663_IL_CMD_PWRSAV1\t\t\t0x00e4\n#define RT5663_IL_CMD_PWRSAV2\t\t\t0x00e5\n#define RT5663_EM_JACK_TYPE_1\t\t\t0x00e6\n#define RT5663_EM_JACK_TYPE_2\t\t\t0x00e7\n#define RT5663_EM_JACK_TYPE_3\t\t\t0x00e8\n#define RT5663_EM_JACK_TYPE_4\t\t\t0x00e9\n#define RT5663_EM_JACK_TYPE_5\t\t\t0x00ea\n#define RT5663_EM_JACK_TYPE_6\t\t\t0x00eb\n#define RT5663_STO1_HPF_ADJ1\t\t\t0x00ec\n#define RT5663_STO1_HPF_ADJ2\t\t\t0x00ed\n#define RT5663_FAST_OFF_MICBIAS\t\t\t0x00f4\n#define RT5663_JD_CTRL1\t\t\t\t0x00f6\n#define RT5663_JD_CTRL2\t\t\t\t0x00f8\n#define RT5663_DIG_MISC\t\t\t\t0x00fa\n#define RT5663_DIG_VOL_ZCD\t\t\t0x0100\n#define RT5663_ANA_BIAS_CUR_1\t\t\t0x0108\n#define RT5663_ANA_BIAS_CUR_2\t\t\t0x0109\n#define RT5663_ANA_BIAS_CUR_3\t\t\t0x010a\n#define RT5663_ANA_BIAS_CUR_4\t\t\t0x010b\n#define RT5663_ANA_BIAS_CUR_5\t\t\t0x010c\n#define RT5663_ANA_BIAS_CUR_6\t\t\t0x010d\n#define RT5663_BIAS_CUR_5\t\t\t0x010e\n#define RT5663_BIAS_CUR_6\t\t\t0x010f\n#define RT5663_BIAS_CUR_7\t\t\t0x0110\n#define RT5663_BIAS_CUR_8\t\t\t0x0111\n#define RT5663_DACREF_LDO\t\t\t0x0112\n#define RT5663_DUMMY_REG_3\t\t\t0x0113\n#define RT5663_BIAS_CUR_9\t\t\t0x0114\n#define RT5663_DUMMY_REG_4\t\t\t0x0116\n#define RT5663_VREFADJ_OP\t\t\t0x0117\n#define RT5663_VREF_RECMIX\t\t\t0x0118\n#define RT5663_CHARGE_PUMP_1\t\t\t0x0125\n#define RT5663_CHARGE_PUMP_1_2\t\t\t0x0126\n#define RT5663_CHARGE_PUMP_1_3\t\t\t0x0127\n#define RT5663_CHARGE_PUMP_2\t\t\t0x0128\n#define RT5663_DIG_IN_PIN1\t\t\t0x0132\n#define RT5663_PAD_DRV_CTL\t\t\t0x0137\n#define RT5663_PLL_INT_REG\t\t\t0x0139\n#define RT5663_CHOP_DAC_L\t\t\t0x013a\n#define RT5663_CHOP_ADC\t\t\t\t0x013b\n#define RT5663_CALIB_ADC\t\t\t0x013c\n#define RT5663_CHOP_DAC_R\t\t\t0x013d\n#define RT5663_DUMMY_CTL_DACLR\t\t\t0x013e\n#define RT5663_DUMMY_REG_5\t\t\t0x0140\n#define RT5663_SOFT_RAMP\t\t\t0x0141\n#define RT5663_TEST_MODE_1\t\t\t0x0144\n#define RT5663_TEST_MODE_2\t\t\t0x0145\n#define RT5663_TEST_MODE_3\t\t\t0x0146\n#define RT5663_TEST_MODE_4\t\t\t0x0147\n#define RT5663_TEST_MODE_5\t\t\t0x0148\n#define RT5663_STO_DRE_1\t\t\t0x0160\n#define RT5663_STO_DRE_2\t\t\t0x0161\n#define RT5663_STO_DRE_3\t\t\t0x0162\n#define RT5663_STO_DRE_4\t\t\t0x0163\n#define RT5663_STO_DRE_5\t\t\t0x0164\n#define RT5663_STO_DRE_6\t\t\t0x0165\n#define RT5663_STO_DRE_7\t\t\t0x0166\n#define RT5663_STO_DRE_8\t\t\t0x0167\n#define RT5663_STO_DRE_9\t\t\t0x0168\n#define RT5663_STO_DRE_10\t\t\t0x0169\n#define RT5663_MIC_DECRO_1\t\t\t0x0180\n#define RT5663_MIC_DECRO_2\t\t\t0x0181\n#define RT5663_MIC_DECRO_3\t\t\t0x0182\n#define RT5663_MIC_DECRO_4\t\t\t0x0183\n#define RT5663_MIC_DECRO_5\t\t\t0x0184\n#define RT5663_MIC_DECRO_6\t\t\t0x0185\n#define RT5663_HP_DECRO_1\t\t\t0x01b0\n#define RT5663_HP_DECRO_2\t\t\t0x01b1\n#define RT5663_HP_DECRO_3\t\t\t0x01b2\n#define RT5663_HP_DECRO_4\t\t\t0x01b3\n#define RT5663_HP_DECOUP\t\t\t0x01b4\n#define RT5663_HP_IMP_SEN_MAP8\t\t\t0x01b5\n#define RT5663_HP_IMP_SEN_MAP9\t\t\t0x01b6\n#define RT5663_HP_IMP_SEN_MAP10\t\t\t0x01b7\n#define RT5663_HP_IMP_SEN_MAP11\t\t\t0x01b8\n#define RT5663_HP_IMP_SEN_1\t\t\t0x01c0\n#define RT5663_HP_IMP_SEN_2\t\t\t0x01c1\n#define RT5663_HP_IMP_SEN_3\t\t\t0x01c2\n#define RT5663_HP_IMP_SEN_4\t\t\t0x01c3\n#define RT5663_HP_IMP_SEN_5\t\t\t0x01c4\n#define RT5663_HP_IMP_SEN_6\t\t\t0x01c5\n#define RT5663_HP_IMP_SEN_7\t\t\t0x01c6\n#define RT5663_HP_IMP_SEN_8\t\t\t0x01c7\n#define RT5663_HP_IMP_SEN_9\t\t\t0x01c8\n#define RT5663_HP_IMP_SEN_10\t\t\t0x01c9\n#define RT5663_HP_IMP_SEN_11\t\t\t0x01ca\n#define RT5663_HP_IMP_SEN_12\t\t\t0x01cb\n#define RT5663_HP_IMP_SEN_13\t\t\t0x01cc\n#define RT5663_HP_IMP_SEN_14\t\t\t0x01cd\n#define RT5663_HP_IMP_SEN_15\t\t\t0x01ce\n#define RT5663_HP_IMP_SEN_16\t\t\t0x01cf\n#define RT5663_HP_IMP_SEN_17\t\t\t0x01d0\n#define RT5663_HP_IMP_SEN_18\t\t\t0x01d1\n#define RT5663_HP_IMP_SEN_19\t\t\t0x01d2\n#define RT5663_HP_IMPSEN_DIG5\t\t\t0x01d3\n#define RT5663_HP_IMPSEN_MAP1\t\t\t0x01d4\n#define RT5663_HP_IMPSEN_MAP2\t\t\t0x01d5\n#define RT5663_HP_IMPSEN_MAP3\t\t\t0x01d6\n#define RT5663_HP_IMPSEN_MAP4\t\t\t0x01d7\n#define RT5663_HP_IMPSEN_MAP5\t\t\t0x01d8\n#define RT5663_HP_IMPSEN_MAP7\t\t\t0x01d9\n#define RT5663_HP_LOGIC_1\t\t\t0x01da\n#define RT5663_HP_LOGIC_2\t\t\t0x01db\n#define RT5663_HP_CALIB_1\t\t\t0x01dd\n#define RT5663_HP_CALIB_1_1\t\t\t0x01de\n#define RT5663_HP_CALIB_2\t\t\t0x01df\n#define RT5663_HP_CALIB_3\t\t\t0x01e0\n#define RT5663_HP_CALIB_4\t\t\t0x01e1\n#define RT5663_HP_CALIB_5\t\t\t0x01e2\n#define RT5663_HP_CALIB_5_1\t\t\t0x01e3\n#define RT5663_HP_CALIB_6\t\t\t0x01e4\n#define RT5663_HP_CALIB_7\t\t\t0x01e5\n#define RT5663_HP_CALIB_9\t\t\t0x01e6\n#define RT5663_HP_CALIB_10\t\t\t0x01e7\n#define RT5663_HP_CALIB_11\t\t\t0x01e8\n#define RT5663_HP_CALIB_ST1\t\t\t0x01ea\n#define RT5663_HP_CALIB_ST2\t\t\t0x01eb\n#define RT5663_HP_CALIB_ST3\t\t\t0x01ec\n#define RT5663_HP_CALIB_ST4\t\t\t0x01ed\n#define RT5663_HP_CALIB_ST5\t\t\t0x01ee\n#define RT5663_HP_CALIB_ST6\t\t\t0x01ef\n#define RT5663_HP_CALIB_ST7\t\t\t0x01f0\n#define RT5663_HP_CALIB_ST8\t\t\t0x01f1\n#define RT5663_HP_CALIB_ST9\t\t\t0x01f2\n#define RT5663_HP_AMP_DET\t\t\t0x0200\n#define RT5663_DUMMY_REG_6\t\t\t0x0201\n#define RT5663_HP_BIAS\t\t\t\t0x0202\n#define RT5663_CBJ_1\t\t\t\t0x0250\n#define RT5663_CBJ_2\t\t\t\t0x0251\n#define RT5663_CBJ_3\t\t\t\t0x0252\n#define RT5663_DUMMY_1\t\t\t\t0x02fa\n#define RT5663_DUMMY_2\t\t\t\t0x02fb\n#define RT5663_DUMMY_3\t\t\t\t0x02fc\n#define RT5663_ANA_JD\t\t\t\t0x0300\n#define RT5663_ADC_LCH_LPF1_A1\t\t\t0x03d0\n#define RT5663_ADC_RCH_LPF1_A1\t\t\t0x03d1\n#define RT5663_ADC_LCH_LPF1_H0\t\t\t0x03d2\n#define RT5663_ADC_RCH_LPF1_H0\t\t\t0x03d3\n#define RT5663_ADC_LCH_BPF1_A1\t\t\t0x03d4\n#define RT5663_ADC_RCH_BPF1_A1\t\t\t0x03d5\n#define RT5663_ADC_LCH_BPF1_A2\t\t\t0x03d6\n#define RT5663_ADC_RCH_BPF1_A2\t\t\t0x03d7\n#define RT5663_ADC_LCH_BPF1_H0\t\t\t0x03d8\n#define RT5663_ADC_RCH_BPF1_H0\t\t\t0x03d9\n#define RT5663_ADC_LCH_BPF2_A1\t\t\t0x03da\n#define RT5663_ADC_RCH_BPF2_A1\t\t\t0x03db\n#define RT5663_ADC_LCH_BPF2_A2\t\t\t0x03dc\n#define RT5663_ADC_RCH_BPF2_A2\t\t\t0x03dd\n#define RT5663_ADC_LCH_BPF2_H0\t\t\t0x03de\n#define RT5663_ADC_RCH_BPF2_H0\t\t\t0x03df\n#define RT5663_ADC_LCH_BPF3_A1\t\t\t0x03e0\n#define RT5663_ADC_RCH_BPF3_A1\t\t\t0x03e1\n#define RT5663_ADC_LCH_BPF3_A2\t\t\t0x03e2\n#define RT5663_ADC_RCH_BPF3_A2\t\t\t0x03e3\n#define RT5663_ADC_LCH_BPF3_H0\t\t\t0x03e4\n#define RT5663_ADC_RCH_BPF3_H0\t\t\t0x03e5\n#define RT5663_ADC_LCH_BPF4_A1\t\t\t0x03e6\n#define RT5663_ADC_RCH_BPF4_A1\t\t\t0x03e7\n#define RT5663_ADC_LCH_BPF4_A2\t\t\t0x03e8\n#define RT5663_ADC_RCH_BPF4_A2\t\t\t0x03e9\n#define RT5663_ADC_LCH_BPF4_H0\t\t\t0x03ea\n#define RT5663_ADC_RCH_BPF4_H0\t\t\t0x03eb\n#define RT5663_ADC_LCH_HPF1_A1\t\t\t0x03ec\n#define RT5663_ADC_RCH_HPF1_A1\t\t\t0x03ed\n#define RT5663_ADC_LCH_HPF1_H0\t\t\t0x03ee\n#define RT5663_ADC_RCH_HPF1_H0\t\t\t0x03ef\n#define RT5663_ADC_EQ_PRE_VOL_L\t\t\t0x03f0\n#define RT5663_ADC_EQ_PRE_VOL_R\t\t\t0x03f1\n#define RT5663_ADC_EQ_POST_VOL_L\t\t0x03f2\n#define RT5663_ADC_EQ_POST_VOL_R\t\t0x03f3\n\n \n#define RT5663_RECMIX1_BST1_MASK\t\t(0x1)\n#define RT5663_RECMIX1_BST1_SHIFT\t\t0\n#define RT5663_RECMIX1_BST1_ON\t\t\t(0x0)\n#define RT5663_RECMIX1_BST1_OFF\t\t\t(0x1)\n\n \n#define RT5663_DACL1_SRC_MASK\t\t\t(0x1 << 3)\n#define RT5663_DACL1_SRC_SHIFT\t\t\t3\n#define RT5663_DACR1_SRC_MASK\t\t\t(0x1 << 2)\n#define RT5663_DACR1_SRC_SHIFT\t\t\t2\n\n \n#define RT5663_DATA_SWAP_ADCDAT1_MASK\t\t(0x3 << 14)\n#define RT5663_DATA_SWAP_ADCDAT1_SHIFT\t\t14\n#define RT5663_DATA_SWAP_ADCDAT1_LR\t\t(0x0 << 14)\n#define RT5663_DATA_SWAP_ADCDAT1_RL\t\t(0x1 << 14)\n#define RT5663_DATA_SWAP_ADCDAT1_LL\t\t(0x2 << 14)\n#define RT5663_DATA_SWAP_ADCDAT1_RR\t\t(0x3 << 14)\n\n \n#define RT5663_TDM_LENGTN_MASK\t\t\t(0x3)\n#define RT5663_TDM_LENGTN_SHIFT\t\t\t0\n#define RT5663_TDM_LENGTN_16\t\t\t(0x0)\n#define RT5663_TDM_LENGTN_20\t\t\t(0x1)\n#define RT5663_TDM_LENGTN_24\t\t\t(0x2)\n#define RT5663_TDM_LENGTN_32\t\t\t(0x3)\n\n \n#define RT5663_I2S1_ASRC_MASK\t\t\t(0x1 << 11)\n#define RT5663_I2S1_ASRC_SHIFT\t\t\t11\n#define RT5663_DAC_STO1_ASRC_MASK\t\t(0x1 << 10)\n#define RT5663_DAC_STO1_ASRC_SHIFT\t\t10\n#define RT5663_ADC_STO1_ASRC_MASK\t\t(0x1 << 3)\n#define RT5663_ADC_STO1_ASRC_SHIFT\t\t3\n\n \n#define RT5663_DA_STO1_TRACK_MASK\t\t(0x7 << 12)\n#define RT5663_DA_STO1_TRACK_SHIFT\t\t12\n#define RT5663_DA_STO1_TRACK_SYSCLK\t\t(0x0 << 12)\n#define RT5663_DA_STO1_TRACK_I2S1\t\t(0x1 << 12)\n#define RT5663_AD_STO1_TRACK_MASK\t\t(0x7)\n#define RT5663_AD_STO1_TRACK_SHIFT\t\t0\n#define RT5663_AD_STO1_TRACK_SYSCLK\t\t(0x0)\n#define RT5663_AD_STO1_TRACK_I2S1\t\t(0x1)\n\n \n#define RT5663_SI_HP_MASK\t\t\t(0x1 << 12)\n#define RT5663_SI_HP_SHIFT\t\t\t12\n#define RT5663_SI_HP_EN\t\t\t\t(0x1 << 12)\n#define RT5663_SI_HP_DIS\t\t\t(0x0 << 12)\n\n \n#define RT5663_GP1_PIN_CONF_MASK\t\t(0x1 << 2)\n#define RT5663_GP1_PIN_CONF_SHIFT\t\t2\n#define RT5663_GP1_PIN_CONF_OUTPUT\t\t(0x1 << 2)\n#define RT5663_GP1_PIN_CONF_INPUT\t\t(0x0 << 2)\n\n \n#define RT5663_EN_IRQ_INLINE_MASK\t\t(0x1 << 3)\n#define RT5663_EN_IRQ_INLINE_SHIFT\t\t3\n#define RT5663_EN_IRQ_INLINE_NOR\t\t(0x1 << 3)\n#define RT5663_EN_IRQ_INLINE_BYP\t\t(0x0 << 3)\n\n \n#define RT5663_GPIO1_TYPE_MASK\t\t\t(0x1 << 15)\n#define RT5663_GPIO1_TYPE_SHIFT\t\t\t15\n#define RT5663_GPIO1_TYPE_EN\t\t\t(0x1 << 15)\n#define RT5663_GPIO1_TYPE_DIS\t\t\t(0x0 << 15)\n\n \n#define RT5663_EN_IRQ_JD1_MASK\t\t\t(0x1 << 6)\n#define RT5663_EN_IRQ_JD1_SHIFT\t\t\t6\n#define RT5663_EN_IRQ_JD1_EN\t\t\t(0x1 << 6)\n#define RT5663_EN_IRQ_JD1_DIS\t\t\t(0x0 << 6)\n#define RT5663_SEL_GPIO1_MASK\t\t\t(0x1 << 2)\n#define RT5663_SEL_GPIO1_SHIFT\t\t\t6\n#define RT5663_SEL_GPIO1_EN\t\t\t(0x1 << 2)\n#define RT5663_SEL_GPIO1_DIS\t\t\t(0x0 << 2)\n\n \n#define RT5663_PWR_MIC_DET_MASK\t\t\t(0x1)\n#define RT5663_PWR_MIC_DET_SHIFT\t\t0\n#define RT5663_PWR_MIC_DET_ON\t\t\t(0x1)\n#define RT5663_PWR_MIC_DET_OFF\t\t\t(0x0)\n\n \n#define RT5663_CBJ_DET_MASK\t\t\t(0x1 << 15)\n#define RT5663_CBJ_DET_SHIFT\t\t\t15\n#define RT5663_CBJ_DET_DIS\t\t\t(0x0 << 15)\n#define RT5663_CBJ_DET_EN\t\t\t(0x1 << 15)\n#define RT5663_EXT_JD_MASK\t\t\t(0x1 << 11)\n#define RT5663_EXT_JD_SHIFT\t\t\t11\n#define RT5663_EXT_JD_EN\t\t\t(0x1 << 11)\n#define RT5663_EXT_JD_DIS\t\t\t(0x0 << 11)\n#define RT5663_POL_EXT_JD_MASK\t\t\t(0x1 << 10)\n#define RT5663_POL_EXT_JD_SHIFT\t\t\t10\n#define RT5663_POL_EXT_JD_EN\t\t\t(0x1 << 10)\n#define RT5663_POL_EXT_JD_DIS\t\t\t(0x0 << 10)\n#define RT5663_EM_JD_MASK\t\t\t(0x1 << 7)\n#define RT5663_EM_JD_SHIFT\t\t\t7\n#define RT5663_EM_JD_NOR\t\t\t(0x1 << 7)\n#define RT5663_EM_JD_RST\t\t\t(0x0 << 7)\n\n \n#define RT5663_PWR_LDO_DACREFL_MASK\t\t(0x1 << 9)\n#define RT5663_PWR_LDO_DACREFL_SHIFT\t\t9\n#define RT5663_PWR_LDO_DACREFR_MASK\t\t(0x1 << 1)\n#define RT5663_PWR_LDO_DACREFR_SHIFT\t\t1\n\n \n#define RT5663_DRE_GAIN_HP_MASK\t\t\t(0x1f)\n#define RT5663_DRE_GAIN_HP_SHIFT\t\t0\n\n \n#define RT5663_INBUF_CBJ_BST1_MASK\t\t(0x1 << 11)\n#define RT5663_INBUF_CBJ_BST1_SHIFT\t\t11\n#define RT5663_INBUF_CBJ_BST1_ON\t\t(0x1 << 11)\n#define RT5663_INBUF_CBJ_BST1_OFF\t\t(0x0 << 11)\n#define RT5663_CBJ_SENSE_BST1_MASK\t\t(0x1 << 10)\n#define RT5663_CBJ_SENSE_BST1_SHIFT\t\t10\n#define RT5663_CBJ_SENSE_BST1_L\t\t\t(0x1 << 10)\n#define RT5663_CBJ_SENSE_BST1_R\t\t\t(0x0 << 10)\n\n \n#define RT5663_GAIN_BST1_MASK\t\t\t(0xf)\n#define RT5663_GAIN_BST1_SHIFT\t\t\t0\n\n \n#define RT5663_EMB_CLK_MASK\t\t\t(0x1 << 9)\n#define RT5663_EMB_CLK_SHIFT\t\t\t9\n#define RT5663_EMB_CLK_EN\t\t\t(0x1 << 9)\n#define RT5663_EMB_CLK_DIS\t\t\t(0x0 << 9)\n#define RT5663_HPA_CPL_BIAS_MASK\t\t(0x7 << 6)\n#define RT5663_HPA_CPL_BIAS_SHIFT\t\t6\n#define RT5663_HPA_CPL_BIAS_0_5\t\t\t(0x0 << 6)\n#define RT5663_HPA_CPL_BIAS_1\t\t\t(0x1 << 6)\n#define RT5663_HPA_CPL_BIAS_2\t\t\t(0x2 << 6)\n#define RT5663_HPA_CPL_BIAS_3\t\t\t(0x3 << 6)\n#define RT5663_HPA_CPL_BIAS_4_1\t\t\t(0x4 << 6)\n#define RT5663_HPA_CPL_BIAS_4_2\t\t\t(0x5 << 6)\n#define RT5663_HPA_CPL_BIAS_6\t\t\t(0x6 << 6)\n#define RT5663_HPA_CPL_BIAS_8\t\t\t(0x7 << 6)\n#define RT5663_HPA_CPR_BIAS_MASK\t\t(0x7 << 3)\n#define RT5663_HPA_CPR_BIAS_SHIFT\t\t3\n#define RT5663_HPA_CPR_BIAS_0_5\t\t\t(0x0 << 3)\n#define RT5663_HPA_CPR_BIAS_1\t\t\t(0x1 << 3)\n#define RT5663_HPA_CPR_BIAS_2\t\t\t(0x2 << 3)\n#define RT5663_HPA_CPR_BIAS_3\t\t\t(0x3 << 3)\n#define RT5663_HPA_CPR_BIAS_4_1\t\t\t(0x4 << 3)\n#define RT5663_HPA_CPR_BIAS_4_2\t\t\t(0x5 << 3)\n#define RT5663_HPA_CPR_BIAS_6\t\t\t(0x6 << 3)\n#define RT5663_HPA_CPR_BIAS_8\t\t\t(0x7 << 3)\n#define RT5663_DUMMY_BIAS_MASK\t\t\t(0x7)\n#define RT5663_DUMMY_BIAS_SHIFT\t\t\t0\n#define RT5663_DUMMY_BIAS_0_5\t\t\t(0x0)\n#define RT5663_DUMMY_BIAS_1\t\t\t(0x1)\n#define RT5663_DUMMY_BIAS_2\t\t\t(0x2)\n#define RT5663_DUMMY_BIAS_3\t\t\t(0x3)\n#define RT5663_DUMMY_BIAS_4_1\t\t\t(0x4)\n#define RT5663_DUMMY_BIAS_4_2\t\t\t(0x5)\n#define RT5663_DUMMY_BIAS_6\t\t\t(0x6)\n#define RT5663_DUMMY_BIAS_8\t\t\t(0x7)\n\n\n \nenum {\n\tRT5663_SCLK_S_MCLK,\n\tRT5663_SCLK_S_PLL1,\n\tRT5663_SCLK_S_RCCLK,\n};\n\n \nenum {\n\tRT5663_PLL1_S_MCLK,\n\tRT5663_PLL1_S_BCLK1,\n};\n\nenum {\n\tRT5663_AIF,\n\tRT5663_AIFS,\n};\n\n \nenum {\n\tRT5663_CLK_SEL_SYS = 0x0,\n\tRT5663_CLK_SEL_I2S1_ASRC = 0x1,\n};\n\n \nenum {\n\tRT5663_DA_STEREO_FILTER = 0x1,\n\tRT5663_AD_STEREO_FILTER = 0x2,\n};\n\nint rt5663_sel_asrc_clk_src(struct snd_soc_component *component,\n\tunsigned int filter_mask, unsigned int clk_src);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}