This is a verilog code for the implementaiton of Parallel In Serial Out register
