{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543585353893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543585353893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 11:42:33 2018 " "Processing started: Fri Nov 30 11:42:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543585353893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543585353893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project_final -c project_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off project_final -c project_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543585353893 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543585354254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operation.sv 1 1 " "Found 1 design units, including 1 entities, in source file operation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 operation " "Found entity 1: operation" {  } { { "operation.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/operation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543585354303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543585354303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binbcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file binbcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binbcd " "Found entity 1: binbcd" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543585354313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543585354313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.sv 3 3 " "Found 3 design units, including 3 entities, in source file ula.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/ula.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543585354313 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2 " "Found entity 2: mux2" {  } { { "ula.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/ula.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543585354313 ""} { "Info" "ISGN_ENTITY_NAME" "3 fadder " "Found entity 3: fadder" {  } { { "ula.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/ula.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543585354313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543585354313 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "top.bdf " "Can't analyze file -- file top.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1543585354323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado.v 3 3 " "Found 3 design units, including 3 entities, in source file teclado.v" { { "Info" "ISGN_ENTITY_NAME" "1 teclado " "Found entity 1: teclado" {  } { { "teclado.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teclado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543585354323 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlador " "Found entity 2: controlador" {  } { { "teclado.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teclado.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543585354323 ""} { "Info" "ISGN_ENTITY_NAME" "3 Debouncer " "Found entity 3: Debouncer" {  } { { "teclado.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teclado.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543585354323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543585354323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543585354323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543585354323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543585354337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543585354337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2bin.sv 1 1 " "Found 1 design units, including 1 entities, in source file comp2bin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comp2bin " "Found entity 1: comp2bin" {  } { { "comp2bin.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/comp2bin.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543585354337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543585354337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult_mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mux2 " "Found entity 1: mult_mux2" {  } { { "mult_mux2.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/mult_mux2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543585354343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543585354343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file out_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 out_ctrl " "Found entity 1: out_ctrl" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543585354346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543585354346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_num.bdf 1 1 " "Found 1 design units, including 1 entities, in source file out_num.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 out_num " "Found entity 1: out_num" {  } { { "out_num.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_num.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543585354346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543585354346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_res.bdf 1 1 " "Found 1 design units, including 1 entities, in source file out_res.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 out_res " "Found entity 1: out_res" {  } { { "out_res.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_res.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543585354346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543585354346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543585354384 ""}
{ "Warning" "WGDFX_INCONSISTENT_IO_TYPE" "LEDR " "Found inconsistent I/O type for element \"LEDR\"" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 176 608 776 192 "LEDR\[8\]" "" } { -112 1328 1504 -96 "LEDR\[17\]" "" } } } }  } 0 275086 "Found inconsistent I/O type for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543585354394 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "LEDR " "Converted elements in bus name \"LEDR\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[8\] LEDR8 " "Converted element name(s) from \"LEDR\[8\]\" to \"LEDR8\"" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 176 608 776 192 "LEDR\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543585354394 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[7\] LEDR7 " "Converted element name(s) from \"LEDR\[7\]\" to \"LEDR7\"" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 216 608 776 232 "LEDR\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543585354394 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[17\] LEDR17 " "Converted element name(s) from \"LEDR\[17\]\" to \"LEDR17\"" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -112 1328 1504 -96 "LEDR\[17\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543585354394 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[16\] LEDR16 " "Converted element name(s) from \"LEDR\[16\]\" to \"LEDR16\"" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -96 1344 1520 -80 "LEDR\[16\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543585354394 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[15\] LEDR15 " "Converted element name(s) from \"LEDR\[15\]\" to \"LEDR15\"" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -80 1360 1536 -64 "LEDR\[15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543585354394 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[14\] LEDR14 " "Converted element name(s) from \"LEDR\[14\]\" to \"LEDR14\"" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -64 1376 1552 -48 "LEDR\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543585354394 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[12\] LEDR12 " "Converted element name(s) from \"LEDR\[12\]\" to \"LEDR12\"" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 192 1400 1576 208 "LEDR\[12\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543585354394 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[11\] LEDR11 " "Converted element name(s) from \"LEDR\[11\]\" to \"LEDR11\"" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 208 1400 1576 224 "LEDR\[11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543585354394 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[10\] LEDR10 " "Converted element name(s) from \"LEDR\[10\]\" to \"LEDR10\"" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 224 1400 1576 240 "LEDR\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543585354394 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[9\] LEDR9 " "Converted element name(s) from \"LEDR\[9\]\" to \"LEDR9\"" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 240 1400 1576 256 "LEDR\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543585354394 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[13\] LEDR13 " "Converted element name(s) from \"LEDR\[13\]\" to \"LEDR13\"" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -144 1328 1504 -128 "LEDR\[13\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543585354394 ""}  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 176 608 776 192 "LEDR\[8\]" "" } { 216 608 776 232 "LEDR\[7\]" "" } { -112 1328 1504 -96 "LEDR\[17\]" "" } { -96 1344 1520 -80 "LEDR\[16\]" "" } { -80 1360 1536 -64 "LEDR\[15\]" "" } { -64 1376 1552 -48 "LEDR\[14\]" "" } { 192 1400 1576 208 "LEDR\[12\]" "" } { 208 1400 1576 224 "LEDR\[11\]" "" } { 224 1400 1576 240 "LEDR\[10\]" "" } { 240 1400 1576 256 "LEDR\[9\]" "" } { -144 1328 1504 -128 "LEDR\[13\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1543585354394 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "LEDR8 " "Pin \"LEDR8\" not connected" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 176 608 776 192 "LEDR\[8\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1543585354394 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "LEDR7 " "Pin \"LEDR7\" not connected" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 216 608 776 232 "LEDR\[7\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1543585354394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teclado teclado:key_binder " "Elaborating entity \"teclado\" for hierarchy \"teclado:key_binder\"" {  } { { "main.bdf" "key_binder" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -136 104 312 -24 "key_binder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543585354404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador teclado:key_binder\|controlador:U0 " "Elaborating entity \"controlador\" for hierarchy \"teclado:key_binder\|controlador:U0\"" {  } { { "teclado.v" "U0" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teclado.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543585354413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer teclado:key_binder\|controlador:U0\|Debouncer:d0 " "Elaborating entity \"Debouncer\" for hierarchy \"teclado:key_binder\|controlador:U0\|Debouncer:d0\"" {  } { { "teclado.v" "d0" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/teclado.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543585354413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_res out_res:num_res " "Elaborating entity \"out_res\" for hierarchy \"out_res:num_res\"" {  } { { "main.bdf" "num_res" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 264 1296 1448 360 "num_res" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543585354423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 out_res:num_res\|decoder7:inst4 " "Elaborating entity \"decoder7\" for hierarchy \"out_res:num_res\|decoder7:inst4\"" {  } { { "out_res.bdf" "inst4" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_res.bdf" { { 136 912 1072 216 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543585354423 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out decoder7.v(10) " "Verilog HDL Always Construct warning at decoder7.v(10): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1543585354423 "|main|out_res:num_res|decoder7:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] decoder7.v(35) " "Inferred latch for \"Out\[0\]\" at decoder7.v(35)" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543585354423 "|main|out_res:num_res|decoder7:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] decoder7.v(35) " "Inferred latch for \"Out\[1\]\" at decoder7.v(35)" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543585354423 "|main|out_res:num_res|decoder7:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] decoder7.v(35) " "Inferred latch for \"Out\[2\]\" at decoder7.v(35)" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543585354423 "|main|out_res:num_res|decoder7:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] decoder7.v(35) " "Inferred latch for \"Out\[3\]\" at decoder7.v(35)" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543585354423 "|main|out_res:num_res|decoder7:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] decoder7.v(35) " "Inferred latch for \"Out\[4\]\" at decoder7.v(35)" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543585354423 "|main|out_res:num_res|decoder7:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] decoder7.v(35) " "Inferred latch for \"Out\[5\]\" at decoder7.v(35)" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543585354423 "|main|out_res:num_res|decoder7:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] decoder7.v(35) " "Inferred latch for \"Out\[6\]\" at decoder7.v(35)" {  } { { "decoder7.v" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/decoder7.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543585354423 "|main|out_res:num_res|decoder7:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binbcd out_res:num_res\|binbcd:inst3 " "Elaborating entity \"binbcd\" for hierarchy \"out_res:num_res\|binbcd:inst3\"" {  } { { "out_res.bdf" "inst3" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_res.bdf" { { 136 696 864 216 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543585354434 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "binbcd.sv(8) " "Verilog HDL Case Statement warning at binbcd.sv(8): incomplete case statement has no default case item" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1543585354434 "|main|out_res:num_res|binbcd:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcd1 binbcd.sv(8) " "Verilog HDL Always Construct warning at binbcd.sv(8): inferring latch(es) for variable \"bcd1\", which holds its previous value in one or more paths through the always construct" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1543585354434 "|main|out_res:num_res|binbcd:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcd0 binbcd.sv(8) " "Verilog HDL Always Construct warning at binbcd.sv(8): inferring latch(es) for variable \"bcd0\", which holds its previous value in one or more paths through the always construct" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1543585354434 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0\[0\] binbcd.sv(8) " "Inferred latch for \"bcd0\[0\]\" at binbcd.sv(8)" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543585354434 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0\[1\] binbcd.sv(8) " "Inferred latch for \"bcd0\[1\]\" at binbcd.sv(8)" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543585354434 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0\[2\] binbcd.sv(8) " "Inferred latch for \"bcd0\[2\]\" at binbcd.sv(8)" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543585354434 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0\[3\] binbcd.sv(8) " "Inferred latch for \"bcd0\[3\]\" at binbcd.sv(8)" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543585354434 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1\[0\] binbcd.sv(8) " "Inferred latch for \"bcd1\[0\]\" at binbcd.sv(8)" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543585354434 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1\[1\] binbcd.sv(8) " "Inferred latch for \"bcd1\[1\]\" at binbcd.sv(8)" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543585354434 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1\[2\] binbcd.sv(8) " "Inferred latch for \"bcd1\[2\]\" at binbcd.sv(8)" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543585354434 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1\[3\] binbcd.sv(8) " "Inferred latch for \"bcd1\[3\]\" at binbcd.sv(8)" {  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543585354434 "|main|out_res:num_res|binbcd:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_mux2 out_res:num_res\|mult_mux2:inst2 " "Elaborating entity \"mult_mux2\" for hierarchy \"out_res:num_res\|mult_mux2:inst2\"" {  } { { "out_res.bdf" "inst2" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_res.bdf" { { 136 464 656 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543585354434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp2bin out_res:num_res\|comp2bin:inst " "Elaborating entity \"comp2bin\" for hierarchy \"out_res:num_res\|comp2bin:inst\"" {  } { { "out_res.bdf" "inst" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_res.bdf" { { 152 256 416 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543585354434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula out_res:num_res\|comp2bin:inst\|ula:u1 " "Elaborating entity \"ula\" for hierarchy \"out_res:num_res\|comp2bin:inst\|ula:u1\"" {  } { { "comp2bin.sv" "u1" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/comp2bin.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543585354444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 out_res:num_res\|comp2bin:inst\|ula:u1\|mux2:m0 " "Elaborating entity \"mux2\" for hierarchy \"out_res:num_res\|comp2bin:inst\|ula:u1\|mux2:m0\"" {  } { { "ula.sv" "m0" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/ula.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543585354444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fadder out_res:num_res\|comp2bin:inst\|ula:u1\|fadder:f0 " "Elaborating entity \"fadder\" for hierarchy \"out_res:num_res\|comp2bin:inst\|ula:u1\|fadder:f0\"" {  } { { "ula.sv" "f0" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/ula.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543585354444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_ctrl out_ctrl:display_controller " "Elaborating entity \"out_ctrl\" for hierarchy \"out_ctrl:display_controller\"" {  } { { "main.bdf" "display_controller" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 56 952 1152 200 "display_controller" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543585354463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operation operation:main_controller " "Elaborating entity \"operation\" for hierarchy \"operation:main_controller\"" {  } { { "main.bdf" "main_controller" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -104 528 760 136 "main_controller" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543585354474 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 operation.sv(35) " "Verilog HDL assignment warning at operation.sv(35): truncated value with size 32 to match size of target (1)" {  } { { "operation.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/operation.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543585354474 "|main|operation:main_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 operation.sv(75) " "Verilog HDL assignment warning at operation.sv(75): truncated value with size 32 to match size of target (1)" {  } { { "operation.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/operation.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543585354474 "|main|operation:main_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_num out_num:num_b " "Elaborating entity \"out_num\" for hierarchy \"out_num:num_b\"" {  } { { "main.bdf" "num_b" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 96 1288 1448 192 "num_b" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543585354493 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[25\]\" and its non-tri-state driver." {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[23\]\" and its non-tri-state driver." {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[21\]\" and its non-tri-state driver." {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[19\]\" and its non-tri-state driver." {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1543585355199 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1543585355199 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1543585355199 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1543585355199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_res:num_res\|binbcd:inst3\|bcd0\[1\] " "Latch out_res:num_res\|binbcd:inst3\|bcd0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:display_controller\|numRes\[6\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:display_controller\|numRes\[6\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543585355214 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543585355214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_res:num_res\|binbcd:inst3\|bcd0\[2\] " "Latch out_res:num_res\|binbcd:inst3\|bcd0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:display_controller\|numRes\[6\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:display_controller\|numRes\[6\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543585355214 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543585355214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_res:num_res\|binbcd:inst3\|bcd0\[3\] " "Latch out_res:num_res\|binbcd:inst3\|bcd0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:display_controller\|numRes\[6\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:display_controller\|numRes\[6\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543585355214 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543585355214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_res:num_res\|binbcd:inst3\|bcd1\[0\] " "Latch out_res:num_res\|binbcd:inst3\|bcd1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:display_controller\|numRes\[6\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:display_controller\|numRes\[6\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543585355214 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543585355214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_res:num_res\|binbcd:inst3\|bcd1\[1\] " "Latch out_res:num_res\|binbcd:inst3\|bcd1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:display_controller\|numRes\[5\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:display_controller\|numRes\[5\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543585355214 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543585355214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_res:num_res\|binbcd:inst3\|bcd1\[2\] " "Latch out_res:num_res\|binbcd:inst3\|bcd1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:display_controller\|numRes\[6\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:display_controller\|numRes\[6\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543585355214 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543585355214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_res:num_res\|binbcd:inst3\|bcd1\[3\] " "Latch out_res:num_res\|binbcd:inst3\|bcd1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:display_controller\|numRes\[6\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:display_controller\|numRes\[6\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543585355214 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543585355214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_num:num_b\|binbcd:inst\|bcd0\[1\] " "Latch out_num:num_b\|binbcd:inst\|bcd0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:display_controller\|numB\[7\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:display_controller\|numB\[7\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543585355214 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543585355214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_num:num_b\|binbcd:inst\|bcd0\[2\] " "Latch out_num:num_b\|binbcd:inst\|bcd0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:display_controller\|numB\[7\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:display_controller\|numB\[7\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543585355214 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543585355214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_num:num_b\|binbcd:inst\|bcd0\[3\] " "Latch out_num:num_b\|binbcd:inst\|bcd0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA out_ctrl:display_controller\|numB\[7\] " "Ports D and ENA on the latch are fed by the same signal out_ctrl:display_controller\|numB\[7\]" {  } { { "out_ctrl.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/out_ctrl.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543585355214 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543585355214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_num:num_a\|binbcd:inst\|bcd0\[1\] " "Latch out_num:num_a\|binbcd:inst\|bcd0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation:main_controller\|numberA\[4\] " "Ports D and ENA on the latch are fed by the same signal operation:main_controller\|numberA\[4\]" {  } { { "operation.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/operation.sv" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543585355214 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543585355214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_num:num_a\|binbcd:inst\|bcd0\[2\] " "Latch out_num:num_a\|binbcd:inst\|bcd0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation:main_controller\|numberA\[4\] " "Ports D and ENA on the latch are fed by the same signal operation:main_controller\|numberA\[4\]" {  } { { "operation.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/operation.sv" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543585355214 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543585355214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_num:num_a\|binbcd:inst\|bcd0\[3\] " "Latch out_num:num_a\|binbcd:inst\|bcd0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operation:main_controller\|numberA\[7\] " "Ports D and ENA on the latch are fed by the same signal operation:main_controller\|numberA\[7\]" {  } { { "operation.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/operation.sv" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543585355214 ""}  } { { "binbcd.sv" "" { Text "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/binbcd.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543585355214 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543585355370 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543585355370 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543585355370 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -192 160 336 -176 "GPIO_1\[35..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543585355370 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1543585355370 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 320 1480 1656 336 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 320 1480 1656 336 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 320 1480 1656 336 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 320 1480 1656 336 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 320 1480 1656 336 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 320 1480 1656 336 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 136 1480 1656 152 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 136 1480 1656 152 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 136 1480 1656 152 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 136 1480 1656 152 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 136 1480 1656 152 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 136 1480 1656 152 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 136 1480 1656 152 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 24 1480 1656 40 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 24 1480 1656 40 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 24 1480 1656 40 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 24 1480 1656 40 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 24 1480 1656 40 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 24 1480 1656 40 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 24 1480 1656 40 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR17 GND " "Pin \"LEDR17\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -112 1328 1504 -96 "LEDR\[17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|LEDR17"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR16 GND " "Pin \"LEDR16\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -96 1344 1520 -80 "LEDR\[16\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|LEDR16"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR15 GND " "Pin \"LEDR15\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -80 1360 1536 -64 "LEDR\[15\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|LEDR15"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR14 GND " "Pin \"LEDR14\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { -64 1376 1552 -48 "LEDR\[14\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|LEDR14"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR12 GND " "Pin \"LEDR12\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 192 1400 1576 208 "LEDR\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|LEDR12"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR11 GND " "Pin \"LEDR11\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 208 1400 1576 224 "LEDR\[11\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|LEDR11"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR10 GND " "Pin \"LEDR10\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 224 1400 1576 240 "LEDR\[10\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|LEDR10"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR9 GND " "Pin \"LEDR9\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 240 1400 1576 256 "LEDR\[9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543585355370 "|main|LEDR9"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543585355370 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543585356339 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543585356339 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR8 " "No output dependent on input pin \"LEDR8\"" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 176 608 776 192 "LEDR8" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543585356448 "|main|LEDR8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR7 " "No output dependent on input pin \"LEDR7\"" {  } { { "main.bdf" "" { Schematic "D:/Documentos/Projeto-LCL/projet-final-lcl/main-proj/main.bdf" { { 216 608 776 232 "LEDR7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543585356448 "|main|LEDR7"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1543585356448 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "435 " "Implemented 435 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543585356448 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543585356448 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1543585356448 ""} { "Info" "ICUT_CUT_TM_LCELLS" "337 " "Implemented 337 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543585356448 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543585356448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543585356495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 11:42:36 2018 " "Processing ended: Fri Nov 30 11:42:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543585356495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543585356495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543585356495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543585356495 ""}
