Analysis & Synthesis report for mpatrol
Thu Nov 08 00:52:29 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated
 18. Source assignments for video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated
 19. Source assignments for video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated
 20. Source assignments for video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated
 21. Source assignments for video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated
 22. Source assignments for video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated
 23. Source assignments for moon_patrol_sound_board:moon_patrol_sound_board|spram:cpu_ram|altsyncram:altsyncram_component|altsyncram_45g1:auto_generated
 24. Source assignments for PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:0:rom_inst|altsyncram:altsyncram_component|altsyncram_pga1:auto_generated
 25. Source assignments for PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:1:rom_inst|altsyncram:altsyncram_component|altsyncram_qga1:auto_generated
 26. Source assignments for PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:2:rom_inst|altsyncram:altsyncram_component|altsyncram_rga1:auto_generated
 27. Source assignments for PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:3:rom_inst|altsyncram:altsyncram_component|altsyncram_sga1:auto_generated
 28. Source assignments for PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:0:char_rom_inst|altsyncram:altsyncram_component|altsyncram_tga1:auto_generated
 29. Source assignments for PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:1:char_rom_inst|altsyncram:altsyncram_component|altsyncram_uga1:auto_generated
 30. Source assignments for PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_b682:auto_generated
 31. Source assignments for PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_c682:auto_generated
 32. Source assignments for PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:0:bg_rom_inst|altsyncram:altsyncram_component|altsyncram_vga1:auto_generated
 33. Source assignments for PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:1:bg_rom_inst|altsyncram:altsyncram_component|altsyncram_0ha1:auto_generated
 34. Source assignments for PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:2:bg_rom_inst|altsyncram:altsyncram_component|altsyncram_1ha1:auto_generated
 35. Source assignments for PACE:pace_inst|platform:platform_inst|dpram:vram_inst|altsyncram:altsyncram_component|altsyncram_tgd2:auto_generated
 36. Source assignments for PACE:pace_inst|platform:platform_inst|dpram:cram_inst|altsyncram:altsyncram_component|altsyncram_tgd2:auto_generated
 37. Source assignments for PACE:pace_inst|platform:platform_inst|spram:wram_inst|altsyncram:altsyncram_component|altsyncram_28g1:auto_generated
 38. Source assignments for moon_patrol_sound_board:moon_patrol_sound_board|moon_patrol_sound_prog:cpu_prog_rom|altsyncram:rom_data_rtl_0|altsyncram_uk81:auto_generated
 39. Source assignments for PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|altsyncram:Mux0_rtl_0|altsyncram_tlv:auto_generated
 40. Source assignments for PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|altshift_taps:\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0|shift_taps_1jm:auto_generated|altsyncram_4va1:altsyncram2
 41. Parameter Settings for User Entity Instance: Clock:Clock_inst|altpll:altpll_component
 42. Parameter Settings for User Entity Instance: mist_io:mist_io_inst
 43. Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler
 44. Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x
 45. Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in
 46. Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0
 47. Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1
 49. Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out
 51. Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0
 52. Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1
 54. Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2
 56. Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3
 58. Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: video_mist:video_mist_inst|osd:osd
 60. Parameter Settings for User Entity Instance: moon_patrol_sound_board:moon_patrol_sound_board|spram:cpu_ram
 61. Parameter Settings for User Entity Instance: moon_patrol_sound_board:moon_patrol_sound_board|spram:cpu_ram|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: dac:dac
 63. Parameter Settings for User Entity Instance: PACE:pace_inst|inputs:inputs_inst
 64. Parameter Settings for User Entity Instance: PACE:pace_inst|inputs:inputs_inst|inputmapper:inputmapper_inst
 65. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst
 66. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|clk_div:\BLK_CPU:clk_en_inst
 67. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP
 68. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0
 69. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|T80_MCode:mcode
 70. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|T80_ALU:alu
 71. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:0:rom_inst
 72. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:0:rom_inst|altsyncram:altsyncram_component
 73. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:1:rom_inst
 74. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:1:rom_inst|altsyncram:altsyncram_component
 75. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:2:rom_inst
 76. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:2:rom_inst|altsyncram:altsyncram_component
 77. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:3:rom_inst
 78. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:3:rom_inst|altsyncram:altsyncram_component
 79. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:0:char_rom_inst
 80. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:0:char_rom_inst|altsyncram:altsyncram_component
 81. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:1:char_rom_inst
 82. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:1:char_rom_inst|altsyncram:altsyncram_component
 83. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst
 84. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst|altsyncram:altsyncram_component
 85. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst
 86. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst|altsyncram:altsyncram_component
 87. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:0:bg_rom_inst
 88. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:0:bg_rom_inst|altsyncram:altsyncram_component
 89. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:1:bg_rom_inst
 90. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:1:bg_rom_inst|altsyncram:altsyncram_component
 91. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:2:bg_rom_inst
 92. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:2:bg_rom_inst|altsyncram:altsyncram_component
 93. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|dpram:vram_inst
 94. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|dpram:vram_inst|altsyncram:altsyncram_component
 95. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|dpram:cram_inst
 96. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|dpram:cram_inst|altsyncram:altsyncram_component
 97. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|spram:wram_inst
 98. Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|spram:wram_inst|altsyncram:altsyncram_component
 99. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst
100. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1
101. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2
102. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3
103. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst
104. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst
105. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:0:sptReg_inst
106. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:0:sptCtl_inst
107. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:1:sptReg_inst
108. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:1:sptCtl_inst
109. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:2:sptReg_inst
110. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:2:sptCtl_inst
111. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:3:sptReg_inst
112. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:3:sptCtl_inst
113. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:4:sptReg_inst
114. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:4:sptCtl_inst
115. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:5:sptReg_inst
116. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:5:sptCtl_inst
117. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:6:sptReg_inst
118. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:6:sptCtl_inst
119. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:7:sptReg_inst
120. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:7:sptCtl_inst
121. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:8:sptReg_inst
122. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:8:sptCtl_inst
123. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:9:sptReg_inst
124. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:9:sptCtl_inst
125. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:10:sptReg_inst
126. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:10:sptCtl_inst
127. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:11:sptReg_inst
128. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:11:sptCtl_inst
129. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:12:sptReg_inst
130. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:12:sptCtl_inst
131. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:13:sptReg_inst
132. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:13:sptCtl_inst
133. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:14:sptReg_inst
134. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:14:sptCtl_inst
135. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:15:sptReg_inst
136. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:15:sptCtl_inst
137. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:16:sptReg_inst
138. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:16:sptCtl_inst
139. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:17:sptReg_inst
140. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:17:sptCtl_inst
141. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:18:sptReg_inst
142. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:18:sptCtl_inst
143. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:19:sptReg_inst
144. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:19:sptCtl_inst
145. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:20:sptReg_inst
146. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:20:sptCtl_inst
147. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:21:sptReg_inst
148. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:21:sptCtl_inst
149. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:22:sptReg_inst
150. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:22:sptCtl_inst
151. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:23:sptReg_inst
152. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:23:sptCtl_inst
153. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:24:sptReg_inst
154. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:24:sptCtl_inst
155. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:25:sptReg_inst
156. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:25:sptCtl_inst
157. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:26:sptReg_inst
158. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:26:sptCtl_inst
159. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:27:sptReg_inst
160. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:27:sptCtl_inst
161. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:28:sptReg_inst
162. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:28:sptCtl_inst
163. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:29:sptReg_inst
164. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:29:sptCtl_inst
165. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:30:sptReg_inst
166. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:30:sptCtl_inst
167. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:31:sptReg_inst
168. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:31:sptCtl_inst
169. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:32:sptReg_inst
170. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:32:sptCtl_inst
171. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:33:sptReg_inst
172. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:33:sptCtl_inst
173. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:34:sptReg_inst
174. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:34:sptCtl_inst
175. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:35:sptReg_inst
176. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:35:sptCtl_inst
177. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:36:sptReg_inst
178. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:36:sptCtl_inst
179. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:37:sptReg_inst
180. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:37:sptCtl_inst
181. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:38:sptReg_inst
182. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:38:sptCtl_inst
183. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:39:sptReg_inst
184. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:39:sptCtl_inst
185. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:40:sptReg_inst
186. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:40:sptCtl_inst
187. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:41:sptReg_inst
188. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:41:sptCtl_inst
189. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:42:sptReg_inst
190. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:42:sptCtl_inst
191. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:43:sptReg_inst
192. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:43:sptCtl_inst
193. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:44:sptReg_inst
194. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:44:sptCtl_inst
195. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:45:sptReg_inst
196. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:45:sptCtl_inst
197. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:46:sptReg_inst
198. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:46:sptCtl_inst
199. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:47:sptReg_inst
200. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:47:sptCtl_inst
201. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:48:sptReg_inst
202. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:48:sptCtl_inst
203. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:49:sptReg_inst
204. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:49:sptCtl_inst
205. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:50:sptReg_inst
206. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:50:sptCtl_inst
207. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:51:sptReg_inst
208. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:51:sptCtl_inst
209. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:52:sptReg_inst
210. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:52:sptCtl_inst
211. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:53:sptReg_inst
212. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:53:sptCtl_inst
213. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:54:sptReg_inst
214. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:54:sptCtl_inst
215. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:55:sptReg_inst
216. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:55:sptCtl_inst
217. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:56:sptReg_inst
218. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:56:sptCtl_inst
219. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:57:sptReg_inst
220. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:57:sptCtl_inst
221. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:58:sptReg_inst
222. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:58:sptCtl_inst
223. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:59:sptReg_inst
224. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:59:sptCtl_inst
225. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:60:sptReg_inst
226. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:60:sptCtl_inst
227. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:61:sptReg_inst
228. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:61:sptCtl_inst
229. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:62:sptReg_inst
230. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:62:sptCtl_inst
231. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:63:sptReg_inst
232. Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:63:sptCtl_inst
233. Parameter Settings for Inferred Entity Instance: moon_patrol_sound_board:moon_patrol_sound_board|moon_patrol_sound_prog:cpu_prog_rom|altsyncram:rom_data_rtl_0
234. Parameter Settings for Inferred Entity Instance: PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|altsyncram:Mux0_rtl_0
235. Parameter Settings for Inferred Entity Instance: PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|altshift_taps:\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0
236. altpll Parameter Settings by Entity Instance
237. altsyncram Parameter Settings by Entity Instance
238. altshift_taps Parameter Settings by Entity Instance
239. Port Connectivity Checks: "PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst"
240. Port Connectivity Checks: "PACE:pace_inst|platform:platform_inst|dpram:cram_inst"
241. Port Connectivity Checks: "PACE:pace_inst|platform:platform_inst|dpram:vram_inst"
242. Port Connectivity Checks: "PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst"
243. Port Connectivity Checks: "PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst"
244. Port Connectivity Checks: "PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0"
245. Port Connectivity Checks: "PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP"
246. Port Connectivity Checks: "PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst"
247. Port Connectivity Checks: "PACE:pace_inst"
248. Port Connectivity Checks: "dac:dac"
249. Port Connectivity Checks: "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2"
250. Port Connectivity Checks: "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1"
251. Port Connectivity Checks: "moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu"
252. Port Connectivity Checks: "moon_patrol_sound_board:moon_patrol_sound_board"
253. Port Connectivity Checks: "keyboard:u_keyboard"
254. Port Connectivity Checks: "video_mist:video_mist_inst"
255. Port Connectivity Checks: "mist_io:mist_io_inst"
256. Elapsed Time Per Partition
257. Analysis & Synthesis Messages
258. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 08 00:52:29 2018      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; mpatrol                                    ;
; Top-level Entity Name              ; mpatrol                                    ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 19,811                                     ;
;     Total combinational functions  ; 17,330                                     ;
;     Dedicated logic registers      ; 7,104                                      ;
; Total registers                    ; 7104                                       ;
; Total pins                         ; 39                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 428,574                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C8       ;                    ;
; Top-level entity name                                                      ; mpatrol            ; mpatrol            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                        ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                      ; Library ;
+---------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; src/t80/Z80.vhd                                         ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/t80/Z80.vhd                                         ;         ;
; src/t80/T80se.vhd                                       ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/t80/T80se.vhd                                       ;         ;
; src/t80/T80_Reg.vhd                                     ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/t80/T80_Reg.vhd                                     ;         ;
; src/t80/T80_Pack.vhd                                    ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/t80/T80_Pack.vhd                                    ;         ;
; src/t80/T80_MCode.vhd                                   ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/t80/T80_MCode.vhd                                   ;         ;
; src/t80/T80_ALU.vhd                                     ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/t80/T80_ALU.vhd                                     ;         ;
; src/t80/T80.vhd                                         ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/t80/T80.vhd                                         ;         ;
; src/YM2149_linmix_sep.vhd                               ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/YM2149_linmix_sep.vhd                               ;         ;
; src/video_controller_pkg.vhd                            ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/video_controller_pkg.vhd                            ;         ;
; src/video_controller.vhd                                ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/video_controller.vhd                                ;         ;
; src/tilemapctl.vhd                                      ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/tilemapctl.vhd                                      ;         ;
; src/sprom.vhd                                           ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/sprom.vhd                                           ;         ;
; src/spritereg.vhd                                       ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/spritereg.vhd                                       ;         ;
; src/spritectl.vhd                                       ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/spritectl.vhd                                       ;         ;
; src/sprite_pkg_body.vhd                                 ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/sprite_pkg_body.vhd                                 ;         ;
; src/sprite_pkg.vhd                                      ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/sprite_pkg.vhd                                      ;         ;
; src/spram.vhd                                           ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/spram.vhd                                           ;         ;
; src/platform_variant_pkg.vhd                            ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/platform_variant_pkg.vhd                            ;         ;
; src/platform.vhd                                        ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/platform.vhd                                        ;         ;
; src/pace_pkg.vhd                                        ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/pace_pkg.vhd                                        ;         ;
; src/pace.vhd                                            ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/pace.vhd                                            ;         ;
; src/Inputs.VHD                                          ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/Inputs.VHD                                          ;         ;
; src/input_mapper.vhd                                    ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/input_mapper.vhd                                    ;         ;
; src/Graphics.VHD                                        ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/Graphics.VHD                                        ;         ;
; src/dprom_2r.vhd                                        ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/dprom_2r.vhd                                        ;         ;
; src/dpram.vhd                                           ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/dpram.vhd                                           ;         ;
; src/clk_div.vhd                                         ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/clk_div.vhd                                         ;         ;
; src/bitmap3_ctl.vhd                                     ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/bitmap3_ctl.vhd                                     ;         ;
; src/bitmap2_ctl.vhd                                     ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/bitmap2_ctl.vhd                                     ;         ;
; src/bitmap1_ctl.vhd                                     ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/bitmap1_ctl.vhd                                     ;         ;
; src/keyboard.v                                          ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/keyboard.v                                          ;         ;
; src/moon_patrol_sound_board.vhd                         ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/moon_patrol_sound_board.vhd                         ;         ;
; src/cpu68.vhd                                           ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/cpu68.vhd                                           ;         ;
; src/moon_patrol_sound_prog.vhd                          ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/moon_patrol_sound_prog.vhd                          ;         ;
; src/dac.vhd                                             ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/dac.vhd                                             ;         ;
; src/video_controller_pkg_body.vhd                       ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/video_controller_pkg_body.vhd                       ;         ;
; src/video_mixer.vhd                                     ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/video_mixer.vhd                                     ;         ;
; src/mpatrol.vhd                                         ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/mpatrol.vhd                                         ;         ;
; src/hq2x.sv                                             ; yes             ; User SystemVerilog HDL File                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/hq2x.sv                                             ;         ;
; src/scandoubler.v                                       ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/scandoubler.v                                       ;         ;
; src/video_mist.sv                                       ; yes             ; User SystemVerilog HDL File                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/video_mist.sv                                       ;         ;
; src/osd.v                                               ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/osd.v                                               ;         ;
; src/mist_io.v                                           ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/mist_io.v                                           ;         ;
; src/sprite_array.vhd                                    ; yes             ; User VHDL File                                        ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/sprite_array.vhd                                    ;         ;
; src/Clock.vhd                                           ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/Clock.vhd                                           ;         ;
; src/build_id.v                                          ; yes             ; Auto-Found Verilog HDL File                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/build_id.v                                          ;         ;
; altpll.tdf                                              ; yes             ; Megafunction                                          ; e:/altera/quartus/libraries/megafunctions/altpll.tdf                                                                                              ;         ;
; aglobal131.inc                                          ; yes             ; Megafunction                                          ; e:/altera/quartus/libraries/megafunctions/aglobal131.inc                                                                                          ;         ;
; stratix_pll.inc                                         ; yes             ; Megafunction                                          ; e:/altera/quartus/libraries/megafunctions/stratix_pll.inc                                                                                         ;         ;
; stratixii_pll.inc                                       ; yes             ; Megafunction                                          ; e:/altera/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                       ;         ;
; cycloneii_pll.inc                                       ; yes             ; Megafunction                                          ; e:/altera/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                       ;         ;
; db/clock_altpll.v                                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/clock_altpll.v                                       ;         ;
; altsyncram.tdf                                          ; yes             ; Megafunction                                          ; e:/altera/quartus/libraries/megafunctions/altsyncram.tdf                                                                                          ;         ;
; stratix_ram_block.inc                                   ; yes             ; Megafunction                                          ; e:/altera/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                   ;         ;
; lpm_mux.inc                                             ; yes             ; Megafunction                                          ; e:/altera/quartus/libraries/megafunctions/lpm_mux.inc                                                                                             ;         ;
; lpm_decode.inc                                          ; yes             ; Megafunction                                          ; e:/altera/quartus/libraries/megafunctions/lpm_decode.inc                                                                                          ;         ;
; a_rdenreg.inc                                           ; yes             ; Megafunction                                          ; e:/altera/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                           ;         ;
; altrom.inc                                              ; yes             ; Megafunction                                          ; e:/altera/quartus/libraries/megafunctions/altrom.inc                                                                                              ;         ;
; altram.inc                                              ; yes             ; Megafunction                                          ; e:/altera/quartus/libraries/megafunctions/altram.inc                                                                                              ;         ;
; altdpram.inc                                            ; yes             ; Megafunction                                          ; e:/altera/quartus/libraries/megafunctions/altdpram.inc                                                                                            ;         ;
; db/altsyncram_tbo1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/altsyncram_tbo1.tdf                                  ;         ;
; db/altsyncram_teo1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/altsyncram_teo1.tdf                                  ;         ;
; db/altsyncram_45g1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/altsyncram_45g1.tdf                                  ;         ;
; db/altsyncram_pga1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/altsyncram_pga1.tdf                                  ;         ;
; db/altsyncram_qga1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/altsyncram_qga1.tdf                                  ;         ;
; db/altsyncram_rga1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/altsyncram_rga1.tdf                                  ;         ;
; db/altsyncram_sga1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/altsyncram_sga1.tdf                                  ;         ;
; db/altsyncram_tga1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/altsyncram_tga1.tdf                                  ;         ;
; db/altsyncram_uga1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/altsyncram_uga1.tdf                                  ;         ;
; db/altsyncram_b682.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/altsyncram_b682.tdf                                  ;         ;
; db/altsyncram_c682.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/altsyncram_c682.tdf                                  ;         ;
; db/altsyncram_vga1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/altsyncram_vga1.tdf                                  ;         ;
; db/altsyncram_0ha1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/altsyncram_0ha1.tdf                                  ;         ;
; db/altsyncram_1ha1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/altsyncram_1ha1.tdf                                  ;         ;
; db/altsyncram_tgd2.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/altsyncram_tgd2.tdf                                  ;         ;
; db/altsyncram_28g1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/altsyncram_28g1.tdf                                  ;         ;
; db/altsyncram_uk81.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/altsyncram_uk81.tdf                                  ;         ;
; db/mpatrol.ram0_moon_patrol_sound_prog_8712dad4.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/mpatrol.ram0_moon_patrol_sound_prog_8712dad4.hdl.mif ;         ;
; db/altsyncram_tlv.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/altsyncram_tlv.tdf                                   ;         ;
; altshift_taps.tdf                                       ; yes             ; Megafunction                                          ; e:/altera/quartus/libraries/megafunctions/altshift_taps.tdf                                                                                       ;         ;
; lpm_counter.inc                                         ; yes             ; Megafunction                                          ; e:/altera/quartus/libraries/megafunctions/lpm_counter.inc                                                                                         ;         ;
; lpm_compare.inc                                         ; yes             ; Megafunction                                          ; e:/altera/quartus/libraries/megafunctions/lpm_compare.inc                                                                                         ;         ;
; lpm_constant.inc                                        ; yes             ; Megafunction                                          ; e:/altera/quartus/libraries/megafunctions/lpm_constant.inc                                                                                        ;         ;
; db/shift_taps_1jm.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/shift_taps_1jm.tdf                                   ;         ;
; db/altsyncram_4va1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/altsyncram_4va1.tdf                                  ;         ;
; db/cntr_apf.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/cntr_apf.tdf                                         ;         ;
; db/cmpr_pgc.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/cmpr_pgc.tdf                                         ;         ;
; db/cntr_09h.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/cntr_09h.tdf                                         ;         ;
+---------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                         ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 19,811                                                                                ;
;                                             ;                                                                                       ;
; Total combinational functions               ; 17330                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                       ;
;     -- 4 input functions                    ; 10038                                                                                 ;
;     -- 3 input functions                    ; 4154                                                                                  ;
;     -- <=2 input functions                  ; 3138                                                                                  ;
;                                             ;                                                                                       ;
; Logic elements by mode                      ;                                                                                       ;
;     -- normal mode                          ; 14569                                                                                 ;
;     -- arithmetic mode                      ; 2761                                                                                  ;
;                                             ;                                                                                       ;
; Total registers                             ; 7104                                                                                  ;
;     -- Dedicated logic registers            ; 7104                                                                                  ;
;     -- I/O registers                        ; 0                                                                                     ;
;                                             ;                                                                                       ;
; I/O pins                                    ; 39                                                                                    ;
; Total memory bits                           ; 428574                                                                                ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                     ;
; Total PLLs                                  ; 1                                                                                     ;
;     -- PLLs                                 ; 1                                                                                     ;
;                                             ;                                                                                       ;
; Maximum fan-out node                        ; Clock:Clock_inst|altpll:altpll_component|Clock_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 6602                                                                                  ;
; Total fan-out                               ; 82366                                                                                 ;
; Average fan-out                             ; 3.34                                                                                  ;
+---------------------------------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                  ; Library Name ;
+--------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |mpatrol                                                                 ; 17330 (23)        ; 7104 (19)    ; 428574      ; 0            ; 0       ; 0         ; 39   ; 0            ; |mpatrol                                                                                                                                                                                                             ; work         ;
;    |Clock:Clock_inst|                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|Clock:Clock_inst                                                                                                                                                                                            ; work         ;
;       |altpll:altpll_component|                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|Clock:Clock_inst|altpll:altpll_component                                                                                                                                                                    ; work         ;
;          |Clock_altpll:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|Clock:Clock_inst|altpll:altpll_component|Clock_altpll:auto_generated                                                                                                                                        ; work         ;
;    |PACE:pace_inst|                                                      ; 14980 (0)         ; 6334 (0)     ; 394782      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst                                                                                                                                                                                              ; work         ;
;       |Graphics:graphics_inst|                                           ; 12661 (0)         ; 5895 (0)     ; 1566        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst                                                                                                                                                                       ; work         ;
;          |BITMAP_1:forground_bitmapctl_inst1|                            ; 69 (69)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1                                                                                                                                    ; work         ;
;          |BITMAP_2:forground_bitmapctl_inst2|                            ; 30 (30)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2                                                                                                                                    ; work         ;
;          |BITMAP_3:forground_bitmapctl_inst3|                            ; 61 (61)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3                                                                                                                                    ; work         ;
;          |TILEMAP_1:foreground_mapctl_inst|                              ; 46 (46)           ; 44 (44)      ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst                                                                                                                                      ; work         ;
;             |altsyncram:Mux0_rtl_0|                                      ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|altsyncram:Mux0_rtl_0                                                                                                                ; work         ;
;                |altsyncram_tlv:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|altsyncram:Mux0_rtl_0|altsyncram_tlv:auto_generated                                                                                  ; work         ;
;          |pace_video_controller:pace_video_controller_inst|              ; 178 (166)         ; 141 (134)    ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst                                                                                                                      ; work         ;
;             |altshift_taps:\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0| ; 12 (0)            ; 7 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|altshift_taps:\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0                                                           ; work         ;
;                |shift_taps_1jm:auto_generated|                           ; 12 (0)            ; 7 (1)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|altshift_taps:\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0|shift_taps_1jm:auto_generated                             ; work         ;
;                   |altsyncram_4va1:altsyncram2|                          ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|altshift_taps:\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0|shift_taps_1jm:auto_generated|altsyncram_4va1:altsyncram2 ; work         ;
;                   |cntr_09h:cntr3|                                       ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|altshift_taps:\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0|shift_taps_1jm:auto_generated|cntr_09h:cntr3              ; work         ;
;                   |cntr_apf:cntr1|                                       ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|altshift_taps:\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0|shift_taps_1jm:auto_generated|cntr_apf:cntr1              ; work         ;
;          |pace_video_mixer:pace_video_mixer_inst|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|pace_video_mixer:pace_video_mixer_inst                                                                                                                                ; work         ;
;          |sprite_array:sprites_inst|                                     ; 12270 (1257)      ; 5600 (96)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst                                                                                                                                             ; work         ;
;             |spritectl:\GEN_REGS:0:sptCtl_inst|                          ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:0:sptCtl_inst                                                                                                           ; work         ;
;             |spritectl:\GEN_REGS:10:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:10:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:11:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:11:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:12:sptCtl_inst|                         ; 166 (166)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:12:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:13:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:13:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:14:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:14:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:15:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:15:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:16:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:16:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:17:sptCtl_inst|                         ; 169 (169)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:17:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:18:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:18:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:19:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:19:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:1:sptCtl_inst|                          ; 167 (167)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:1:sptCtl_inst                                                                                                           ; work         ;
;             |spritectl:\GEN_REGS:20:sptCtl_inst|                         ; 167 (167)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:20:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:21:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:21:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:22:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:22:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:23:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:23:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:24:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:24:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:25:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:25:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:26:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:26:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:27:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:27:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:28:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:28:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:29:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:29:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:2:sptCtl_inst|                          ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:2:sptCtl_inst                                                                                                           ; work         ;
;             |spritectl:\GEN_REGS:30:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:30:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:31:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:31:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:32:sptCtl_inst|                         ; 165 (165)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:32:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:33:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:33:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:34:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:34:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:35:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:35:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:36:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:36:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:37:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:37:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:38:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:38:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:39:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:39:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:3:sptCtl_inst|                          ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:3:sptCtl_inst                                                                                                           ; work         ;
;             |spritectl:\GEN_REGS:40:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:40:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:41:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:41:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:42:sptCtl_inst|                         ; 167 (167)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:42:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:43:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:43:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:44:sptCtl_inst|                         ; 167 (167)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:44:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:45:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:45:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:46:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:46:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:47:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:47:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:48:sptCtl_inst|                         ; 169 (169)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:48:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:49:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:49:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:4:sptCtl_inst|                          ; 166 (166)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:4:sptCtl_inst                                                                                                           ; work         ;
;             |spritectl:\GEN_REGS:50:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:50:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:51:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:51:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:52:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:52:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:53:sptCtl_inst|                         ; 167 (167)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:53:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:54:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:54:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:55:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:55:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:56:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:56:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:57:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:57:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:58:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:58:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:59:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:59:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:5:sptCtl_inst|                          ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:5:sptCtl_inst                                                                                                           ; work         ;
;             |spritectl:\GEN_REGS:60:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:60:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:61:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:61:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:62:sptCtl_inst|                         ; 167 (167)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:62:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:63:sptCtl_inst|                         ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:63:sptCtl_inst                                                                                                          ; work         ;
;             |spritectl:\GEN_REGS:6:sptCtl_inst|                          ; 166 (166)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:6:sptCtl_inst                                                                                                           ; work         ;
;             |spritectl:\GEN_REGS:7:sptCtl_inst|                          ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:7:sptCtl_inst                                                                                                           ; work         ;
;             |spritectl:\GEN_REGS:8:sptCtl_inst|                          ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:8:sptCtl_inst                                                                                                           ; work         ;
;             |spritectl:\GEN_REGS:9:sptCtl_inst|                          ; 168 (168)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:9:sptCtl_inst                                                                                                           ; work         ;
;             |sptReg:\GEN_REGS:0:sptReg_inst|                             ; 20 (20)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:0:sptReg_inst                                                                                                              ; work         ;
;             |sptReg:\GEN_REGS:10:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:10:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:11:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:11:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:12:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:12:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:13:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:13:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:14:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:14:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:15:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:15:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:16:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:16:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:17:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:17:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:18:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:18:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:19:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:19:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:1:sptReg_inst|                             ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:1:sptReg_inst                                                                                                              ; work         ;
;             |sptReg:\GEN_REGS:20:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:20:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:21:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:21:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:22:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:22:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:23:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:23:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:24:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:24:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:25:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:25:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:26:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:26:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:27:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:27:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:28:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:28:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:29:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:29:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:2:sptReg_inst|                             ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:2:sptReg_inst                                                                                                              ; work         ;
;             |sptReg:\GEN_REGS:30:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:30:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:31:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:31:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:32:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:32:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:33:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:33:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:34:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:34:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:35:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:35:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:36:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:36:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:37:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:37:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:38:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:38:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:39:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:39:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:3:sptReg_inst|                             ; 6 (6)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:3:sptReg_inst                                                                                                              ; work         ;
;             |sptReg:\GEN_REGS:40:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:40:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:41:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:41:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:42:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:42:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:43:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:43:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:44:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:44:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:45:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:45:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:46:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:46:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:47:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:47:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:48:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:48:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:49:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:49:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:4:sptReg_inst|                             ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:4:sptReg_inst                                                                                                              ; work         ;
;             |sptReg:\GEN_REGS:50:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:50:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:51:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:51:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:52:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:52:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:53:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:53:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:54:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:54:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:55:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:55:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:56:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:56:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:57:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:57:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:58:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:58:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:59:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:59:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:5:sptReg_inst|                             ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:5:sptReg_inst                                                                                                              ; work         ;
;             |sptReg:\GEN_REGS:60:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:60:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:61:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:61:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:62:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:62:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:63:sptReg_inst|                            ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:63:sptReg_inst                                                                                                             ; work         ;
;             |sptReg:\GEN_REGS:6:sptReg_inst|                             ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:6:sptReg_inst                                                                                                              ; work         ;
;             |sptReg:\GEN_REGS:7:sptReg_inst|                             ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:7:sptReg_inst                                                                                                              ; work         ;
;             |sptReg:\GEN_REGS:8:sptReg_inst|                             ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:8:sptReg_inst                                                                                                              ; work         ;
;             |sptReg:\GEN_REGS:9:sptReg_inst|                             ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:9:sptReg_inst                                                                                                              ; work         ;
;       |inputs:inputs_inst|                                               ; 1 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|inputs:inputs_inst                                                                                                                                                                           ; work         ;
;          |inputmapper:inputmapper_inst|                                  ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|inputs:inputs_inst|inputmapper:inputmapper_inst                                                                                                                                              ; work         ;
;       |platform:platform_inst|                                           ; 2318 (116)        ; 430 (74)     ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst                                                                                                                                                                       ; work         ;
;          |Z80:\BLK_CPU:cpu_inst|                                         ; 2197 (0)          ; 351 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst                                                                                                                                                 ; work         ;
;             |T80se:Z80_uP|                                               ; 2197 (15)         ; 351 (11)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP                                                                                                                                    ; work         ;
;                |T80:u0|                                                  ; 2182 (863)        ; 340 (212)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0                                                                                                                             ; work         ;
;                   |T80_ALU:alu|                                          ; 518 (518)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|T80_ALU:alu                                                                                                                 ; work         ;
;                   |T80_MCode:mcode|                                      ; 539 (539)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|T80_MCode:mcode                                                                                                             ; work         ;
;                   |T80_Reg:Regs|                                         ; 262 (262)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|T80_Reg:Regs                                                                                                                ; work         ;
;          |clk_div:\BLK_CPU:clk_en_inst|                                  ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|clk_div:\BLK_CPU:clk_en_inst                                                                                                                                          ; work         ;
;          |dpram:cram_inst|                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|dpram:cram_inst                                                                                                                                                       ; work         ;
;             |altsyncram:altsyncram_component|                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|dpram:cram_inst|altsyncram:altsyncram_component                                                                                                                       ; work         ;
;                |altsyncram_tgd2:auto_generated|                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|dpram:cram_inst|altsyncram:altsyncram_component|altsyncram_tgd2:auto_generated                                                                                        ; work         ;
;          |dpram:vram_inst|                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|dpram:vram_inst                                                                                                                                                       ; work         ;
;             |altsyncram:altsyncram_component|                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|dpram:vram_inst|altsyncram:altsyncram_component                                                                                                                       ; work         ;
;                |altsyncram_tgd2:auto_generated|                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|dpram:vram_inst|altsyncram:altsyncram_component|altsyncram_tgd2:auto_generated                                                                                        ; work         ;
;          |dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst|      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst                                                                                                              ; work         ;
;             |altsyncram:altsyncram_component|                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst|altsyncram:altsyncram_component                                                                              ; work         ;
;                |altsyncram_b682:auto_generated|                          ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_b682:auto_generated                                               ; work         ;
;          |dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst|      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst                                                                                                              ; work         ;
;             |altsyncram:altsyncram_component|                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst|altsyncram:altsyncram_component                                                                              ; work         ;
;                |altsyncram_c682:auto_generated|                          ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_c682:auto_generated                                               ; work         ;
;          |spram:wram_inst|                                               ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|spram:wram_inst                                                                                                                                                       ; work         ;
;             |altsyncram:altsyncram_component|                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|spram:wram_inst|altsyncram:altsyncram_component                                                                                                                       ; work         ;
;                |altsyncram_28g1:auto_generated|                          ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|spram:wram_inst|altsyncram:altsyncram_component|altsyncram_28g1:auto_generated                                                                                        ; work         ;
;          |sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:0:rom_inst|                   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:0:rom_inst                                                                                                                           ; work         ;
;             |altsyncram:altsyncram_component|                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:0:rom_inst|altsyncram:altsyncram_component                                                                                           ; work         ;
;                |altsyncram_pga1:auto_generated|                          ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:0:rom_inst|altsyncram:altsyncram_component|altsyncram_pga1:auto_generated                                                            ; work         ;
;          |sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:1:rom_inst|                   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:1:rom_inst                                                                                                                           ; work         ;
;             |altsyncram:altsyncram_component|                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:1:rom_inst|altsyncram:altsyncram_component                                                                                           ; work         ;
;                |altsyncram_qga1:auto_generated|                          ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:1:rom_inst|altsyncram:altsyncram_component|altsyncram_qga1:auto_generated                                                            ; work         ;
;          |sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:2:rom_inst|                   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:2:rom_inst                                                                                                                           ; work         ;
;             |altsyncram:altsyncram_component|                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:2:rom_inst|altsyncram:altsyncram_component                                                                                           ; work         ;
;                |altsyncram_rga1:auto_generated|                          ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:2:rom_inst|altsyncram:altsyncram_component|altsyncram_rga1:auto_generated                                                            ; work         ;
;          |sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:3:rom_inst|                   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:3:rom_inst                                                                                                                           ; work         ;
;             |altsyncram:altsyncram_component|                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:3:rom_inst|altsyncram:altsyncram_component                                                                                           ; work         ;
;                |altsyncram_sga1:auto_generated|                          ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:3:rom_inst|altsyncram:altsyncram_component|altsyncram_sga1:auto_generated                                                            ; work         ;
;          |sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:0:bg_rom_inst|                 ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:0:bg_rom_inst                                                                                                                         ; work         ;
;             |altsyncram:altsyncram_component|                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:0:bg_rom_inst|altsyncram:altsyncram_component                                                                                         ; work         ;
;                |altsyncram_vga1:auto_generated|                          ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:0:bg_rom_inst|altsyncram:altsyncram_component|altsyncram_vga1:auto_generated                                                          ; work         ;
;          |sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:1:bg_rom_inst|                 ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:1:bg_rom_inst                                                                                                                         ; work         ;
;             |altsyncram:altsyncram_component|                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:1:bg_rom_inst|altsyncram:altsyncram_component                                                                                         ; work         ;
;                |altsyncram_0ha1:auto_generated|                          ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:1:bg_rom_inst|altsyncram:altsyncram_component|altsyncram_0ha1:auto_generated                                                          ; work         ;
;          |sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:2:bg_rom_inst|                 ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:2:bg_rom_inst                                                                                                                         ; work         ;
;             |altsyncram:altsyncram_component|                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:2:bg_rom_inst|altsyncram:altsyncram_component                                                                                         ; work         ;
;                |altsyncram_1ha1:auto_generated|                          ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:2:bg_rom_inst|altsyncram:altsyncram_component|altsyncram_1ha1:auto_generated                                                          ; work         ;
;          |sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:0:char_rom_inst|             ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:0:char_rom_inst                                                                                                                     ; work         ;
;             |altsyncram:altsyncram_component|                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:0:char_rom_inst|altsyncram:altsyncram_component                                                                                     ; work         ;
;                |altsyncram_tga1:auto_generated|                          ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:0:char_rom_inst|altsyncram:altsyncram_component|altsyncram_tga1:auto_generated                                                      ; work         ;
;          |sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:1:char_rom_inst|             ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:1:char_rom_inst                                                                                                                     ; work         ;
;             |altsyncram:altsyncram_component|                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:1:char_rom_inst|altsyncram:altsyncram_component                                                                                     ; work         ;
;                |altsyncram_uga1:auto_generated|                          ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:1:char_rom_inst|altsyncram:altsyncram_component|altsyncram_uga1:auto_generated                                                      ; work         ;
;    |dac:dac|                                                             ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|dac:dac                                                                                                                                                                                                     ; work         ;
;    |keyboard:u_keyboard|                                                 ; 47 (47)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|keyboard:u_keyboard                                                                                                                                                                                         ; work         ;
;    |moon_patrol_sound_board:moon_patrol_sound_board|                     ; 2266 (335)        ; 704 (104)    ; 33792       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board                                                                                                                                                             ; work         ;
;       |YM2149:ay_3_8910_1|                                               ; 428 (428)         ; 225 (225)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1                                                                                                                                          ; work         ;
;       |YM2149:ay_3_8910_2|                                               ; 436 (436)         ; 202 (202)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2                                                                                                                                          ; work         ;
;       |cpu68:main_cpu|                                                   ; 1067 (1067)       ; 173 (173)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu                                                                                                                                              ; work         ;
;       |moon_patrol_sound_prog:cpu_prog_rom|                              ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|moon_patrol_sound_prog:cpu_prog_rom                                                                                                                         ; work         ;
;          |altsyncram:rom_data_rtl_0|                                     ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|moon_patrol_sound_prog:cpu_prog_rom|altsyncram:rom_data_rtl_0                                                                                               ; work         ;
;             |altsyncram_uk81:auto_generated|                             ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|moon_patrol_sound_prog:cpu_prog_rom|altsyncram:rom_data_rtl_0|altsyncram_uk81:auto_generated                                                                ; work         ;
;       |spram:cpu_ram|                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|spram:cpu_ram                                                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|spram:cpu_ram|altsyncram:altsyncram_component                                                                                                               ; work         ;
;             |altsyncram_45g1:auto_generated|                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|spram:cpu_ram|altsyncram:altsyncram_component|altsyncram_45g1:auto_generated                                                                                ; work         ;
;    |video_mist:video_mist_inst|                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mpatrol|video_mist:video_mist_inst                                                                                                                                                                                  ; work         ;
+--------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------------+
; Name                                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------------+
; PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|altsyncram:Mux0_rtl_0|altsyncram_tlv:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; ROM              ; 128          ; 12           ; --           ; --           ; 1536  ; mpatrol.mpatrol0.rtl.mif                                ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|altshift_taps:\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0|shift_taps_1jm:auto_generated|altsyncram_4va1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 6            ; 5            ; 6            ; 5            ; 30    ; None                                                    ;
; PACE:pace_inst|platform:platform_inst|dpram:cram_inst|altsyncram:altsyncram_component|altsyncram_tgd2:auto_generated|ALTSYNCRAM                                                                                        ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                                    ;
; PACE:pace_inst|platform:platform_inst|dpram:vram_inst|altsyncram:altsyncram_component|altsyncram_tgd2:auto_generated|ALTSYNCRAM                                                                                        ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                                    ;
; PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_b682:auto_generated|ALTSYNCRAM                                               ; M9K  ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; roms/mpb-2.3m.hex                                       ;
; PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_c682:auto_generated|ALTSYNCRAM                                               ; M9K  ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; roms/mpb-1.3n.hex                                       ;
; PACE:pace_inst|platform:platform_inst|spram:wram_inst|altsyncram:altsyncram_component|altsyncram_28g1:auto_generated|ALTSYNCRAM                                                                                        ; AUTO ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384 ; None                                                    ;
; PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:0:rom_inst|altsyncram:altsyncram_component|altsyncram_pga1:auto_generated|ALTSYNCRAM                                                            ; AUTO ; ROM              ; 4096         ; 8            ; --           ; --           ; 32768 ; roms/mpa-1.3m.hex                                       ;
; PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:1:rom_inst|altsyncram:altsyncram_component|altsyncram_qga1:auto_generated|ALTSYNCRAM                                                            ; AUTO ; ROM              ; 4096         ; 8            ; --           ; --           ; 32768 ; roms/mpa-2.3l.hex                                       ;
; PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:2:rom_inst|altsyncram:altsyncram_component|altsyncram_rga1:auto_generated|ALTSYNCRAM                                                            ; AUTO ; ROM              ; 4096         ; 8            ; --           ; --           ; 32768 ; roms/mpa-3.3k.hex                                       ;
; PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:3:rom_inst|altsyncram:altsyncram_component|altsyncram_sga1:auto_generated|ALTSYNCRAM                                                            ; AUTO ; ROM              ; 4096         ; 8            ; --           ; --           ; 32768 ; roms/mpa-4.3j.hex                                       ;
; PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:0:bg_rom_inst|altsyncram:altsyncram_component|altsyncram_vga1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; ROM              ; 4096         ; 8            ; --           ; --           ; 32768 ; roms/mpe-3.3h.hex                                       ;
; PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:1:bg_rom_inst|altsyncram:altsyncram_component|altsyncram_0ha1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; ROM              ; 4096         ; 8            ; --           ; --           ; 32768 ; roms/mpe-2.3k.hex                                       ;
; PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:2:bg_rom_inst|altsyncram:altsyncram_component|altsyncram_1ha1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; ROM              ; 4096         ; 8            ; --           ; --           ; 32768 ; roms/mpe-1.3l.hex                                       ;
; PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:0:char_rom_inst|altsyncram:altsyncram_component|altsyncram_tga1:auto_generated|ALTSYNCRAM                                                      ; AUTO ; ROM              ; 4096         ; 8            ; --           ; --           ; 32768 ; roms/mpe-5.3e.hex                                       ;
; PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:1:char_rom_inst|altsyncram:altsyncram_component|altsyncram_uga1:auto_generated|ALTSYNCRAM                                                      ; AUTO ; ROM              ; 4096         ; 8            ; --           ; --           ; 32768 ; roms/mpe-4.3f.hex                                       ;
; moon_patrol_sound_board:moon_patrol_sound_board|moon_patrol_sound_prog:cpu_prog_rom|altsyncram:rom_data_rtl_0|altsyncram_uk81:auto_generated|ALTSYNCRAM                                                                ; AUTO ; ROM              ; 4096         ; 8            ; --           ; --           ; 32768 ; db/mpatrol.ram0_moon_patrol_sound_prog_8712dad4.hdl.mif ;
; moon_patrol_sound_board:moon_patrol_sound_board|spram:cpu_ram|altsyncram:altsyncram_component|altsyncram_45g1:auto_generated|ALTSYNCRAM                                                                                ; AUTO ; Single Port      ; 128          ; 8            ; --           ; --           ; 1024  ; None                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File                                                                                         ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |mpatrol|Clock:Clock_inst ; E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/Clock.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+--------------------+-----------------+----------------------+---------------------+----------------------+----------------------+--------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+------------------+-----------------+--------------------+------------------+-----------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-----------------+-------------------+------------------+---------------------+---------------------+--------------------+-------------------------+--------------------+-------------------+---------------------+----------------------+--------------------+-------------------+-------------------+
; Name                    ; state.vect_hi_state ; state.vect_lo_state ; state.pshx_hi_state ; state.pshx_lo_state ; state.pulx_hi_state ; state.pulx_lo_state ; state.pshb_state ; state.pulb_state ; state.psha_state ; state.pula_state ; state.rti_pch_state ; state.rti_pcl_state ; state.rti_ixh_state ; state.rti_ixl_state ; state.rti_accb_state ; state.rti_acca_state ; state.rti_cc_state ; state.rti_state ; state.int_mask_state ; state.int_wai_state ; state.int_accb_state ; state.int_acca_state ; state.int_cc_state ; state.int_ixh_state ; state.int_ixl_state ; state.int_pch_state ; state.int_pcl_state ; state.rts_lo_state ; state.rts_hi_state ; state.bsr1_state ; state.bsr_state ; state.branch_state ; state.jsr1_state ; state.jsr_state ; state.jmp_state ; state.mul7_state ; state.mul6_state ; state.mul5_state ; state.mul4_state ; state.mul3_state ; state.mul2_state ; state.mul1_state ; state.mul0_state ; state.muld_state ; state.mulea_state ; state.mul_state ; state.error_state ; state.halt_state ; state.execute_state ; state.write16_state ; state.write8_state ; state.immediate16_state ; state.read16_state ; state.read8_state ; state.indexed_state ; state.extended_state ; state.decode_state ; state.fetch_state ; state.reset_state ;
+-------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+--------------------+-----------------+----------------------+---------------------+----------------------+----------------------+--------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+------------------+-----------------+--------------------+------------------+-----------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-----------------+-------------------+------------------+---------------------+---------------------+--------------------+-------------------------+--------------------+-------------------+---------------------+----------------------+--------------------+-------------------+-------------------+
; state.reset_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 0                 ;
; state.fetch_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 1                 ; 1                 ;
; state.decode_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 1                  ; 0                 ; 1                 ;
; state.extended_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 1                    ; 0                  ; 0                 ; 1                 ;
; state.indexed_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 1                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.read8_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 1                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.read16_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 1                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.immediate16_state ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 1                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.write8_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 1                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.write16_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 1                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.execute_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 1                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.halt_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 1                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.error_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 1                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mulea_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.muld_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul0_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul1_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul2_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul3_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul4_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul5_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul6_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul7_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.jmp_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 1               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.jsr_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 1               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.jsr1_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 1                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.branch_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 1                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.bsr_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 1               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.bsr1_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 1                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rts_hi_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rts_lo_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_pcl_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 1                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_pch_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_ixl_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_ixh_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_cc_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_acca_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_accb_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_wai_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 1                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_mask_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 1                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 1               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_cc_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 1                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_acca_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 1                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_accb_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 1                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_ixl_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 1                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_ixh_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 1                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_pcl_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 1                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_pch_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 1                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pula_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 1                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.psha_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 1                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pulb_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 1                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pshb_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pulx_lo_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pulx_hi_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pshx_lo_state     ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pshx_hi_state     ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.vect_lo_state     ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.vect_hi_state     ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
+-------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+--------------------+-----------------+----------------------+---------------------+----------------------+----------------------+--------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+------------------+-----------------+--------------------+------------------+-----------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-----------------+-------------------+------------------+---------------------+---------------------+--------------------+-------------------------+--------------------+-------------------+---------------------+----------------------+--------------------+-------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                   ; Reason for Removal                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|video_ctl_o.y[10]                        ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|video_ctl_o.x[10]                        ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|OldNMI_n                                        ; Lost fanout                                                                                                                   ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|BusReq_s                                        ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|BusAck                                          ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|inputs:inputs_inst|inputmapper:inputmapper_inst|jamma_v[2].d[4]                                                  ; Stuck at VCC due to stuck port data_in                                                                                        ;
; PACE:pace_inst|inputs:inputs_inst|inputmapper:inputmapper_inst|jamma_v[0].d[2]                                                  ; Stuck at VCC due to stuck port data_in                                                                                        ;
; PACE:pace_inst|inputs:inputs_inst|inputmapper:inputmapper_inst|keybd_v[5].d[0..2]                                               ; Stuck at GND due to stuck port data_in                                                                                        ;
; moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|ioa_inreg[0..7]                                              ; Stuck at GND due to stuck port data_in                                                                                        ;
; moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|iob_inreg[0..7]                                              ; Stuck at GND due to stuck port data_in                                                                                        ;
; moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|iob_inreg[0..7]                                              ; Stuck at GND due to stuck port data_in                                                                                        ;
; keyboard:u_keyboard|old_reset                                                                                                   ; Lost fanout                                                                                                                   ;
; keyboard:u_keyboard|old_reset~reg1                                                                                              ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|wrout_en                                                           ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|pixsz4[6,7]                                                                  ; Stuck at GND due to stuck port data_in                                                                                        ;
; video_mist:video_mist_inst|scandoubler:scandoubler|pixsz2[7]                                                                    ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|y_r[10]                                                ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|y_r[10]                                                ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|y_r[10]                                                ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|platform:platform_inst|spec_keys_r[1,2]                                                                          ; Lost fanout                                                                                                                   ;
; PACE:pace_inst|platform:platform_inst|layer_en[0..4]                                                                            ; Stuck at VCC due to stuck port clock_enable                                                                                   ;
; PACE:pace_inst|platform:platform_inst|rst_platform                                                                              ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|platform:platform_inst|pause                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                   ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|RD_n                                                   ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|sd_hcnt[0..9]                                                                ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|sd_h[0..10]                                                                  ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|hs_out                                                                       ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|req_line_reset                                                               ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|sd_hcnt[10,11]                                                               ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|hs2                                                                          ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|sd_line[0,1]                                                                 ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|vs                                                                           ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|hs_rise[0..11]                                                               ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|hcnt[0..10]                                                                  ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|hs_max[0..11]                                                                ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|hs_ls[0..11]                                                                 ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|ls                                                                           ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|hs                                                                           ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|ce_div[0..2]                                                                 ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|ce_cnt[0..2]                                                                 ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|pixsz4[0..5]                                                                 ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|pixsz2[0..6]                                                                 ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|phase[0..2]                                                                  ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|ce_x1                                                                        ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|ce_x4                                                                        ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|pix_len[0..7]                                                                ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|old_ce                                                                       ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|y[0,1]                                                             ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|prevbuf                                                            ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|old_reset_line                                                     ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|y[2..7]                                                            ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|old_reset_frame                                                    ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|i[0,1]                                                             ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|Next1[0..17]                                                       ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|Next0[0..17]                                                       ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|Curr1[0..17]                                                       ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|Curr0[0..17]                                                       ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|Prev1[0..17]                                                       ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|Prev0[0..17]                                                       ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|D[0..17]                                                           ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|H[0..17]                                                           ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|F[0..17]                                                           ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|B[0..17]                                                           ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|G[0..17]                                                           ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|A[0..17]                                                           ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|nextpatt[0..7]                                                     ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr2[0..10]                                                 ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|wrout_addr1[0,1]                                                   ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|wrdata[0..17]                                                      ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|offs[0..9]                                                         ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|wrin_addr2[0..9]                                                   ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|wrpix[0..17]                                                       ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|Next2[0..17]                                                       ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|Prev2[0..17]                                                       ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr2[0..9]                                                  ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|Curr2_addr1                                                        ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|pattern[2..7]                                                      ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|wrin_en                                                            ; Lost fanout                                                                                                                   ;
; mist_io:mist_io_inst|status[2]                                                                                                  ; Lost fanout                                                                                                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|ctl_o.rgb.r[4..9]                                      ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|ctl_o.rgb.g[5,7,8]                                     ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|ctl_o.rgb.g[7]                                         ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|ctl_o.rgb.g[7]                                         ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|NMI_s                                           ; Stuck at GND due to stuck port data_in                                                                                        ;
; moon_patrol_sound_board:moon_patrol_sound_board|port2_ddr[0..4]                                                                 ; Stuck at GND due to stuck port data_in                                                                                        ;
; moon_patrol_sound_board:moon_patrol_sound_board|port2_data[1]                                                                   ; Lost fanout                                                                                                                   ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|NMICycle                                        ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_sync_start[3,4,6..10]                  ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_back_porch_start[3,4,6]                ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_sync_start[0..10]                      ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_back_porch_start[0,1]                  ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_back_porch_start[8..10]                ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_back_porch_start[3..10]                ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_left_border_start[8..10]               ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_top_border_start[5..10]                ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_video_start[9,10]                      ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_video_start[7..10]                     ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_bottom_border_start[7,8]               ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_right_border_start[10]                 ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_bottom_border_start[10]                ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_screen_end[10]                         ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_bottom_border_start[9]                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_top_border_start[0]      ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_top_border_start[0]                    ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_top_border_start[1]      ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_top_border_start[1]                    ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_top_border_start[4]      ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_top_border_start[4]                    ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_back_porch_start[2]      ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_back_porch_start[2]                    ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_right_border_start[9]    ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_right_border_start[9]                  ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_left_border_start[3]     ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_left_border_start[3]                   ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_left_border_start[4]     ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_left_border_start[4]                   ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_left_border_start[6]     ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_left_border_start[6]                   ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_back_porch_start[7]      ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_back_porch_start[7]                    ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_sync_start[0]            ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_sync_start[0]                          ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_sync_start[1]            ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_sync_start[1]                          ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_sync_start[2]            ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_sync_start[2]                          ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_sync_start[5]            ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:63:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:63:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:63:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:63:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:63:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:63:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:62:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:62:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:62:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:62:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:62:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:62:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:61:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:61:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:61:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:61:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:61:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:61:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:60:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:60:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:60:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:60:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:60:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:60:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:59:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:59:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:59:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:59:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:59:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:59:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:58:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:58:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:58:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:58:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:58:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:58:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:57:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:57:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:57:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:57:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:57:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:57:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:56:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:56:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:56:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:56:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:56:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:56:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:55:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:55:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:55:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:55:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:55:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:55:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:54:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:54:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:54:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:54:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:54:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:54:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:53:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:53:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:53:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:53:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:53:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:53:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:52:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:52:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:52:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:52:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:52:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:52:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:51:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:51:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:51:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:51:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:51:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:51:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:50:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:50:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:50:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:50:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:50:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:50:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:49:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:49:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:49:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:49:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:49:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:49:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:48:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:48:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:48:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:48:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:48:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:48:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:47:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:47:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:47:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:47:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:47:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:47:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:46:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:46:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:46:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:46:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:46:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:46:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:45:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:45:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:45:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:45:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:45:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:45:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:44:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:44:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:44:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:44:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:44:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:44:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:43:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:43:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:43:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:43:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:43:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:43:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:42:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:42:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:42:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:42:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:42:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:42:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:41:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:41:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:41:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:41:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:41:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:41:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:40:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:40:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:40:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:40:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:40:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:40:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:39:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:39:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:39:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:39:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:39:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:39:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:38:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:38:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:38:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:38:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:38:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:38:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:37:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:37:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:37:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:37:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:37:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:37:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:36:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:36:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:36:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:36:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:36:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:36:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:35:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:35:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:35:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:35:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:35:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:35:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:34:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:34:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:34:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:34:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:34:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:34:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:33:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:33:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:33:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:33:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:33:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:33:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:32:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:32:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:32:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:32:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:32:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:32:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:31:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:31:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:31:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:31:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:31:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:31:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:30:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:30:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:30:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:30:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:30:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:30:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:29:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:29:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:29:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:29:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:29:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:29:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:28:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:28:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:28:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:28:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:28:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:28:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:27:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:27:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:27:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:27:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:27:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:27:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:26:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:26:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:26:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:26:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:26:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:26:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:25:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:25:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:25:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:25:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:25:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:25:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:24:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:24:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:24:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:24:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:24:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:24:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:23:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:23:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:23:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:23:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:23:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:23:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:22:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:22:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:22:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:22:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:22:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:22:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:21:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:21:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:21:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:21:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:21:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:21:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:20:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:20:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:20:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:20:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:20:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:20:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:19:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:19:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:19:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:19:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:19:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:19:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:18:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:18:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:18:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:18:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:18:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:18:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:17:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:17:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:17:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:17:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:17:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:17:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:16:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:16:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:16:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:16:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:16:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:16:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:15:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:15:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:15:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:15:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:15:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:15:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:14:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:14:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:14:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:14:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:14:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:14:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:13:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:13:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:13:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:13:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:13:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:13:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:12:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:12:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:12:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:12:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:12:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:12:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:11:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:11:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:11:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:11:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:11:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:11:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:10:sptCtl_inst|ctl_o.rgb.r[5,6]             ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:10:sptCtl_inst|ctl_o.rgb.r[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:10:sptCtl_inst|ctl_o.rgb.g[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:10:sptCtl_inst|ctl_o.rgb.g[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:10:sptCtl_inst|ctl_o.rgb.b[4]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:10:sptCtl_inst|ctl_o.rgb.b[7] ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:9:sptCtl_inst|ctl_o.rgb.r[5,6]              ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:9:sptCtl_inst|ctl_o.rgb.r[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:9:sptCtl_inst|ctl_o.rgb.g[4]                ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:9:sptCtl_inst|ctl_o.rgb.g[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:9:sptCtl_inst|ctl_o.rgb.b[4]                ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:9:sptCtl_inst|ctl_o.rgb.b[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:8:sptCtl_inst|ctl_o.rgb.r[5,6]              ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:8:sptCtl_inst|ctl_o.rgb.r[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:8:sptCtl_inst|ctl_o.rgb.g[4]                ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:8:sptCtl_inst|ctl_o.rgb.g[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:8:sptCtl_inst|ctl_o.rgb.b[4]                ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:8:sptCtl_inst|ctl_o.rgb.b[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:7:sptCtl_inst|ctl_o.rgb.r[5,6]              ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:7:sptCtl_inst|ctl_o.rgb.r[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:7:sptCtl_inst|ctl_o.rgb.g[4]                ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:7:sptCtl_inst|ctl_o.rgb.g[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:7:sptCtl_inst|ctl_o.rgb.b[4]                ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:7:sptCtl_inst|ctl_o.rgb.b[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:6:sptCtl_inst|ctl_o.rgb.r[5,6]              ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:6:sptCtl_inst|ctl_o.rgb.r[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:6:sptCtl_inst|ctl_o.rgb.g[4]                ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:6:sptCtl_inst|ctl_o.rgb.g[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:6:sptCtl_inst|ctl_o.rgb.b[4]                ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:6:sptCtl_inst|ctl_o.rgb.b[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:5:sptCtl_inst|ctl_o.rgb.r[5,6]              ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:5:sptCtl_inst|ctl_o.rgb.r[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:5:sptCtl_inst|ctl_o.rgb.g[4]                ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:5:sptCtl_inst|ctl_o.rgb.g[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:5:sptCtl_inst|ctl_o.rgb.b[4]                ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:5:sptCtl_inst|ctl_o.rgb.b[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:4:sptCtl_inst|ctl_o.rgb.r[5,6]              ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:4:sptCtl_inst|ctl_o.rgb.r[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:4:sptCtl_inst|ctl_o.rgb.g[4]                ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:4:sptCtl_inst|ctl_o.rgb.g[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:4:sptCtl_inst|ctl_o.rgb.b[4]                ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:4:sptCtl_inst|ctl_o.rgb.b[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:3:sptCtl_inst|ctl_o.rgb.r[5,6]              ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:3:sptCtl_inst|ctl_o.rgb.r[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:3:sptCtl_inst|ctl_o.rgb.g[4]                ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:3:sptCtl_inst|ctl_o.rgb.g[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:3:sptCtl_inst|ctl_o.rgb.b[4]                ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:3:sptCtl_inst|ctl_o.rgb.b[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:2:sptCtl_inst|ctl_o.rgb.r[5,6]              ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:2:sptCtl_inst|ctl_o.rgb.r[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:2:sptCtl_inst|ctl_o.rgb.g[4]                ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:2:sptCtl_inst|ctl_o.rgb.g[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:2:sptCtl_inst|ctl_o.rgb.b[4]                ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:2:sptCtl_inst|ctl_o.rgb.b[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:1:sptCtl_inst|ctl_o.rgb.r[5,6]              ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:1:sptCtl_inst|ctl_o.rgb.r[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:1:sptCtl_inst|ctl_o.rgb.g[4]                ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:1:sptCtl_inst|ctl_o.rgb.g[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:1:sptCtl_inst|ctl_o.rgb.b[4]                ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:1:sptCtl_inst|ctl_o.rgb.b[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:0:sptCtl_inst|ctl_o.rgb.r[5,6]              ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:0:sptCtl_inst|ctl_o.rgb.r[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:0:sptCtl_inst|ctl_o.rgb.g[4]                ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:0:sptCtl_inst|ctl_o.rgb.g[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:0:sptCtl_inst|ctl_o.rgb.b[4]                ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:0:sptCtl_inst|ctl_o.rgb.b[7]  ;
; PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.attr_a[9]                                          ; Merged with PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.map_a[9]                             ;
; PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.attr_a[8]                                          ; Merged with PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.map_a[8]                             ;
; PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.attr_a[7]                                          ; Merged with PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.map_a[7]                             ;
; PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.attr_a[6]                                          ; Merged with PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.map_a[6]                             ;
; PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.attr_a[5]                                          ; Merged with PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.map_a[5]                             ;
; PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.attr_a[4]                                          ; Merged with PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.map_a[4]                             ;
; PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.attr_a[3]                                          ; Merged with PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.map_a[3]                             ;
; PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.attr_a[2]                                          ; Merged with PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.map_a[2]                             ;
; PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.attr_a[1]                                          ; Merged with PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.map_a[1]                             ;
; PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.attr_a[0]                                          ; Merged with PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.map_a[0]                             ;
; PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.rgb.r[6]                                           ; Merged with PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.rgb.r[9]                             ;
; PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.rgb.g[6]                                           ; Merged with PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.rgb.g[9]                             ;
; PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.rgb.b[4,5,7]                                       ; Merged with PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.rgb.b[9]                             ;
; PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.rgb.b[6]                                           ; Merged with PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.rgb.b[8]                             ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|y_r[9]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|y_r[9]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|y_r[9]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|y_r[9]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|y_r[8]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|y_r[8]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|y_r[8]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|y_r[8]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|y_r[7]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|y_r[7]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|y_r[7]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|y_r[7]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|y_r[6]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|y_r[6]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|y_r[6]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|y_r[6]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|y_r[5]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|y_r[5]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|y_r[5]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|y_r[5]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|y_r[4]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|y_r[4]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|y_r[4]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|y_r[4]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|y_r[3]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|y_r[3]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|y_r[3]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|y_r[3]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|y_r[2]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|y_r[2]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|y_r[2]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|y_r[2]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|y_r[1]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|y_r[1]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|y_r[1]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|y_r[1]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|y_r[0]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|y_r[0]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|y_r[0]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|y_r[0]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_back_porch_start[0..2]                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_back_porch_start[5]      ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_left_border_start[7]                   ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_back_porch_start[5]      ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_video_start[3]                         ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_back_porch_start[5]      ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_top_border_start[3]                    ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_back_porch_start[5]      ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_video_start[0,1]                       ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_back_porch_start[5]      ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_left_border_start[0..2]                ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_left_border_start[5]     ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_right_border_start[3]                  ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_left_border_start[5]     ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_bottom_border_start[0,1]               ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_left_border_start[5]     ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_video_start[0,1]                       ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_video_start[2]           ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_line_end[3]                            ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_video_start[2]           ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_screen_end[0,1]                        ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_video_start[2]           ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_right_border_start[0,1]                ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_right_border_start[2]    ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_line_end[0,1]                          ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_line_end[2]              ;
; video_mist:video_mist_inst|osd:osd|pixsz[24..31]                                                                                ; Merged with video_mist:video_mist_inst|osd:osd|pixsz[23]                                                                      ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|ctl_o.rgb.b[5,7,9]                                     ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|ctl_o.rgb.b[4]                           ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|ctl_o.rgb.r[4..9]                                      ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|ctl_o.rgb.b[4]                           ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|ctl_o.rgb.r[5..9]                                      ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|ctl_o.rgb.r[4]                           ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|ctl_o.rgb.g[6,9]                                       ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|ctl_o.rgb.g[4]                           ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|ctl_o.rgb.g[6,9]                                       ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|ctl_o.rgb.g[4]                           ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|ctl_o.rgb.g[6,9]                                       ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|ctl_o.rgb.g[4]                           ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|ctl_o.rgb.g[8]                                         ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|ctl_o.rgb.g[5]                           ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|ctl_o.rgb.g[8]                                         ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|ctl_o.rgb.g[5]                           ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|ctl_o.rgb.b[5,7,9]                                     ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|ctl_o.rgb.b[4]                           ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|ctl_o.rgb.b[5,7,9]                                     ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|ctl_o.rgb.b[4]                           ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|ctl_o.rgb.b[8]                                         ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|ctl_o.rgb.b[6]                           ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|ctl_o.rgb.b[8]                                         ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|ctl_o.rgb.b[6]                           ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|ctl_o.rgb.b[8]                                         ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|ctl_o.rgb.b[6]                           ;
; moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|addr[3]                                                      ; Merged with moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|addr[3]                                        ;
; moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|addr[2]                                                      ; Merged with moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|addr[2]                                        ;
; moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|addr[1]                                                      ; Merged with moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|addr[1]                                        ;
; moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|addr[0]                                                      ; Merged with moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|addr[0]                                        ;
; moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|addr[7]                                                      ; Merged with moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|addr[7]                                        ;
; moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|addr[6]                                                      ; Merged with moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|addr[6]                                        ;
; moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|addr[5]                                                      ; Merged with moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|addr[5]                                        ;
; moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|addr[4]                                                      ; Merged with moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|addr[4]                                        ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|bgy[7]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|bgy[7]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|bgy[6]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|bgy[6]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|bgy[5]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|bgy[5]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|bgy[4]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|bgy[4]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|bgy[3]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|bgy[3]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|bgy[2]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|bgy[2]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|bgy[1]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|bgy[1]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|bgy[0]                                                 ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|bgy[0]                                   ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|ctl_o.a[6]                                             ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|ctl_o.a[6]                               ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|ctl_o.a[7]                                             ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|ctl_o.a[7]                               ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|ctl_o.a[8]                                             ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|ctl_o.a[8]                               ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|ctl_o.a[9]                                             ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|ctl_o.a[9]                               ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|ctl_o.a[10]                                            ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|ctl_o.a[10]                              ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|ctl_o.a[11]                                            ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|ctl_o.a[11]                              ;
; moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|cnt_div[1]                                                   ; Merged with moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|cnt_div[1]                                     ;
; moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|cnt_div[0]                                                   ; Merged with moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|cnt_div[0]                                     ;
; moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|cnt_div[2]                                                   ; Merged with moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|cnt_div[2]                                     ;
; moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|cnt_div[3]                                                   ; Merged with moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|cnt_div[3]                                     ;
; moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|ena_div                                                      ; Merged with moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|ena_div                                        ;
; moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|ena_div_noise                                                ; Merged with moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|ena_div_noise                                  ;
; moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|noise_div                                                    ; Merged with moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|noise_div                                      ;
; moon_patrol_sound_board:moon_patrol_sound_board|\adpcm_clocks:dn[13,14]                                                         ; Merged with moon_patrol_sound_board:moon_patrol_sound_board|\adpcm_clocks:dn[12]                                              ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|ctl_o.rgb.b[4]                                         ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|ctl_o.rgb.b[4]                                         ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|inputs:inputs_inst|inputmapper:inputmapper_inst|keybd_v[0].d[0..7]                                               ; Stuck at GND due to stuck port clock_enable                                                                                   ;
; PACE:pace_inst|inputs:inputs_inst|inputmapper:inputmapper_inst|keybd_v[1].d[0..7]                                               ; Stuck at GND due to stuck port clock_enable                                                                                   ;
; PACE:pace_inst|inputs:inputs_inst|inputmapper:inputmapper_inst|keybd_v[2].d[0..7]                                               ; Stuck at GND due to stuck port clock_enable                                                                                   ;
; video_mist:video_mist_inst|osd:osd|cnt[0..4]                                                                                    ; Stuck at GND due to stuck port clock                                                                                          ;
; video_mist:video_mist_inst|osd:osd|bcnt[0..10]                                                                                  ; Stuck at GND due to stuck port clock                                                                                          ;
; video_mist:video_mist_inst|osd:osd|sbuf[0..6]                                                                                   ; Stuck at GND due to stuck port clock                                                                                          ;
; video_mist:video_mist_inst|osd:osd|cmd[3..7]                                                                                    ; Stuck at GND due to stuck port clock                                                                                          ;
; video_mist:video_mist_inst|osd:osd|osd_enable                                                                                   ; Stuck at GND due to stuck port clock                                                                                          ;
; mist_io:mist_io_inst|bit_cnt[0..2]                                                                                              ; Stuck at GND due to stuck port clock                                                                                          ;
; mist_io:mist_io_inst|byte_cnt[0..9]                                                                                             ; Stuck at GND due to stuck port clock                                                                                          ;
; mist_io:mist_io_inst|sbuf[0..6]                                                                                                 ; Stuck at GND due to stuck port clock                                                                                          ;
; mist_io:mist_io_inst|cmd[0..7]                                                                                                  ; Stuck at GND due to stuck port clock                                                                                          ;
; mist_io:mist_io_inst|status[1,3..5]                                                                                             ; Stuck at GND due to stuck port clock                                                                                          ;
; mist_io:mist_io_inst|but_sw[1]                                                                                                  ; Stuck at GND due to stuck port clock                                                                                          ;
; video_mist:video_mist_inst|osd:osd|osd_byte[0..7]                                                                               ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_screen_end[8]                          ; Stuck at GND due to stuck port data_in                                                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spr_on_v                                                        ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spr_pri_v                                         ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|ctl_o.rgb.g[4,5]                                       ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|bitmap_d_r[3]                            ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|ctl_o.rgb.b[6]                                         ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|bitmap_d_r[3]                            ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_screen_end[9]                          ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_back_porch_start[5]      ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_top_border_start[2]                    ; Merged with PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_video_start[4]           ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:stb_cnt_v[2,3] ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|old_hs                                                                                               ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|old_vs                                                                                               ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|scanline                                                                                             ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|osd:osd|pixsz[0]                                                                                     ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|osd:osd|vsD2                                                                                         ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|osd:osd|vsD                                                                                          ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|osd:osd|v_cnt[0..9]                                                                                  ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|osd:osd|h_cnt[0..9]                                                                                  ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|osd:osd|hsD2                                                                                         ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|osd:osd|hsD                                                                                          ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|osd:osd|pixsz[1..23]                                                                                 ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|osd:osd|ce_pix                                                                                       ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|osd:osd|pixcnt[0..31]                                                                                ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|osd:osd|hs                                                                                           ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|osd:osd|cnt[0]~reg1                                                                                  ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|osd:osd|cnt[1]~reg1                                                                                  ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|osd:osd|cnt[2]~reg1                                                                                  ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|osd:osd|cnt[3]~reg1                                                                                  ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|osd:osd|cnt[4]~reg1                                                                                  ; Lost fanout                                                                                                                   ;
; video_mist:video_mist_inst|osd:osd|cnt[5..31]                                                                                   ; Lost fanout                                                                                                                   ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|rgb.r[6,7]                                                      ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|rgb.r[5]                                          ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|rgb.g[7]                                                        ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|rgb.g[4]                                          ;
; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|ctl_o.rgb.b[6]                                         ; Merged with PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|ctl_o.rgb.g[5]                           ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|rgb.b[7]                                                        ; Merged with PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|rgb.b[4]                                          ;
; moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|state.halt_state                                                 ; Lost fanout                                                                                                                   ;
; moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|state.error_state                                                ; Stuck at GND due to stuck port data_in                                                                                        ;
; moon_patrol_sound_board:moon_patrol_sound_board|clock_div[2,3]                                                                  ; Lost fanout                                                                                                                   ;
; Total Number of Removed Registers = 1227                                                                                        ;                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                           ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------+
; video_mist:video_mist_inst|osd:osd|cnt[4]                                                                       ; Stuck at GND              ; video_mist:video_mist_inst|osd:osd|bcnt[10],                                                                     ;
;                                                                                                                 ; due to stuck port clock   ; video_mist:video_mist_inst|osd:osd|bcnt[9],                                                                      ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|bcnt[8],                                                                      ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|bcnt[7],                                                                      ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|bcnt[6],                                                                      ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|bcnt[5],                                                                      ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|bcnt[4],                                                                      ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|bcnt[3],                                                                      ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|bcnt[2],                                                                      ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|bcnt[1],                                                                      ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|bcnt[0],                                                                      ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|cmd[4],                                                                       ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|cmd[3],                                                                       ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|osd_enable,                                                                   ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|osd_byte[7],                                                                  ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|osd_byte[6],                                                                  ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|osd_byte[5],                                                                  ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|osd_byte[4],                                                                  ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|osd_byte[3],                                                                  ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|osd_byte[2],                                                                  ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|osd_byte[1],                                                                  ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|osd_byte[0],                                                                  ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|scanline, video_mist:video_mist_inst|osd:osd|v_cnt[0],                                ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|v_cnt[1],                                                                     ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|v_cnt[9],                                                                     ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|h_cnt[6],                                                                     ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|h_cnt[7],                                                                     ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|h_cnt[8],                                                                     ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|h_cnt[9],                                                                     ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|ce_pix                                                                        ;
; mist_io:mist_io_inst|bit_cnt[2]                                                                                 ; Stuck at GND              ; mist_io:mist_io_inst|byte_cnt[9], mist_io:mist_io_inst|byte_cnt[8],                                              ;
;                                                                                                                 ; due to stuck port clock   ; mist_io:mist_io_inst|byte_cnt[7], mist_io:mist_io_inst|byte_cnt[6],                                              ;
;                                                                                                                 ;                           ; mist_io:mist_io_inst|byte_cnt[5], mist_io:mist_io_inst|byte_cnt[4],                                              ;
;                                                                                                                 ;                           ; mist_io:mist_io_inst|byte_cnt[3], mist_io:mist_io_inst|byte_cnt[2],                                              ;
;                                                                                                                 ;                           ; mist_io:mist_io_inst|byte_cnt[1], mist_io:mist_io_inst|byte_cnt[0],                                              ;
;                                                                                                                 ;                           ; mist_io:mist_io_inst|cmd[7], mist_io:mist_io_inst|cmd[6],                                                        ;
;                                                                                                                 ;                           ; mist_io:mist_io_inst|cmd[5], mist_io:mist_io_inst|cmd[4],                                                        ;
;                                                                                                                 ;                           ; mist_io:mist_io_inst|cmd[3], mist_io:mist_io_inst|cmd[2],                                                        ;
;                                                                                                                 ;                           ; mist_io:mist_io_inst|cmd[1], mist_io:mist_io_inst|cmd[0],                                                        ;
;                                                                                                                 ;                           ; mist_io:mist_io_inst|status[5], mist_io:mist_io_inst|status[4],                                                  ;
;                                                                                                                 ;                           ; mist_io:mist_io_inst|status[3], mist_io:mist_io_inst|status[1],                                                  ;
;                                                                                                                 ;                           ; mist_io:mist_io_inst|but_sw[1]                                                                                   ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|video_ctl_o.y[10]        ; Stuck at GND              ; PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|y_r[10],                                ;
;                                                                                                                 ; due to stuck port data_in ; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|y_r[10],                                ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|y_r[10],                                ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|ctl_o.rgb.r[9],                         ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|ctl_o.rgb.r[8],                         ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|ctl_o.rgb.r[7],                         ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|ctl_o.rgb.r[6],                         ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|ctl_o.rgb.r[5],                         ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|ctl_o.rgb.r[4],                         ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|ctl_o.rgb.g[8],                         ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|ctl_o.rgb.g[7],                         ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|ctl_o.rgb.g[5],                         ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|ctl_o.rgb.g[7],                         ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|ctl_o.rgb.g[7],                         ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|ctl_o.rgb.b[4],                         ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|ctl_o.rgb.b[4]                          ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_sync_start[1]          ; Stuck at GND              ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_back_porch_start[1],    ;
;                                                                                                                 ; due to stuck port data_in ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_top_border_start[10],   ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_top_border_start[9],    ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_top_border_start[8],    ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_top_border_start[7],    ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_top_border_start[6],    ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_top_border_start[5],    ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_video_start[10],        ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_video_start[9],         ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_video_start[8],         ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_video_start[7],         ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_bottom_border_start[7], ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_bottom_border_start[10] ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|wrout_en                                           ; Lost Fanouts              ; video_mist:video_mist_inst|scandoubler:scandoubler|phase[0],                                                     ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|scandoubler:scandoubler|phase[1],                                                     ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|scandoubler:scandoubler|ce_x4,                                                        ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|offs[0],                                            ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|offs[1],                                            ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|offs[2],                                            ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|offs[3],                                            ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|offs[4],                                            ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|offs[5],                                            ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|offs[6]                                             ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_sync_start[10]         ; Stuck at GND              ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_back_porch_start[10],   ;
;                                                                                                                 ; due to stuck port data_in ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_back_porch_start[9],    ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_back_porch_start[8],    ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_back_porch_start[7],    ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_back_porch_start[6],    ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_back_porch_start[5],    ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_back_porch_start[4],    ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_back_porch_start[3]     ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_sync_start[6]          ; Stuck at GND              ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_back_porch_start[6],    ;
;                                                                                                                 ; due to stuck port data_in ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_left_border_start[10],  ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_left_border_start[9],   ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_left_border_start[8],   ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_video_start[10],        ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_video_start[9],         ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_right_border_start[10]  ;
; video_mist:video_mist_inst|scandoubler:scandoubler|sd_hcnt[9]                                                   ; Lost Fanouts              ; video_mist:video_mist_inst|scandoubler:scandoubler|hs2,                                                          ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|scandoubler:scandoubler|hs_max[6],                                                    ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|scandoubler:scandoubler|hs_max[7],                                                    ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|scandoubler:scandoubler|hs_max[8],                                                    ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|scandoubler:scandoubler|hs_max[9],                                                    ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|scandoubler:scandoubler|hs_max[10],                                                   ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|scandoubler:scandoubler|hs_max[11]                                                    ;
; PACE:pace_inst|inputs:inputs_inst|inputmapper:inputmapper_inst|keybd_v[5].d[2]                                  ; Stuck at GND              ; PACE:pace_inst|platform:platform_inst|spec_keys_r[2],                                                            ;
;                                                                                                                 ; due to stuck port data_in ; PACE:pace_inst|platform:platform_inst|layer_en[4],                                                               ;
;                                                                                                                 ;                           ; PACE:pace_inst|platform:platform_inst|layer_en[3],                                                               ;
;                                                                                                                 ;                           ; PACE:pace_inst|platform:platform_inst|layer_en[2],                                                               ;
;                                                                                                                 ;                           ; PACE:pace_inst|platform:platform_inst|layer_en[1],                                                               ;
;                                                                                                                 ;                           ; PACE:pace_inst|platform:platform_inst|layer_en[0]                                                                ;
; video_mist:video_mist_inst|scandoubler:scandoubler|sd_h[10]                                                     ; Lost Fanouts              ; video_mist:video_mist_inst|scandoubler:scandoubler|hs_ls[6],                                                     ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|scandoubler:scandoubler|hs_ls[7],                                                     ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|scandoubler:scandoubler|hs_ls[8],                                                     ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|scandoubler:scandoubler|hs_ls[9],                                                     ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|scandoubler:scandoubler|hs_ls[10],                                                    ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|scandoubler:scandoubler|hs_ls[11]                                                     ;
; video_mist:video_mist_inst|osd:osd|pixsz[1]                                                                     ; Lost Fanouts              ; video_mist:video_mist_inst|osd:osd|cnt[10],                                                                      ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|cnt[11],                                                                      ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|cnt[12],                                                                      ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|osd:osd|cnt[13]                                                                       ;
; PACE:pace_inst|inputs:inputs_inst|inputmapper:inputmapper_inst|keybd_v[5].d[0]                                  ; Stuck at GND              ; PACE:pace_inst|platform:platform_inst|rst_platform,                                                              ;
;                                                                                                                 ; due to stuck port data_in ; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|NMI_s,                           ;
;                                                                                                                 ;                           ; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|NMICycle                         ;
; video_mist:video_mist_inst|scandoubler:scandoubler|pixsz4[6]                                                    ; Stuck at GND              ; video_mist:video_mist_inst|scandoubler:scandoubler|pixsz2[5],                                                    ;
;                                                                                                                 ; due to stuck port data_in ; video_mist:video_mist_inst|scandoubler:scandoubler|pixsz2[6],                                                    ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|scandoubler:scandoubler|old_ce                                                        ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_sync_start[10]         ; Stuck at GND              ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_back_porch_start[10],   ;
;                                                                                                                 ; due to stuck port data_in ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_back_porch_start[9],    ;
;                                                                                                                 ;                           ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_back_porch_start[8]     ;
; PACE:pace_inst|inputs:inputs_inst|inputmapper:inputmapper_inst|keybd_v[5].d[1]                                  ; Stuck at GND              ; PACE:pace_inst|platform:platform_inst|spec_keys_r[1],                                                            ;
;                                                                                                                 ; due to stuck port data_in ; PACE:pace_inst|platform:platform_inst|pause                                                                      ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|pattern[3]                                         ; Lost Fanouts              ; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|pattern[5],                                         ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|pattern[7]                                          ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|pattern[2]                                         ; Lost Fanouts              ; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|pattern[4],                                         ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|pattern[6]                                          ;
; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|y[1]                                               ; Lost Fanouts              ; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|old_reset_line,                                     ;
;                                                                                                                 ;                           ; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|old_reset_frame                                     ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_bottom_border_start[8] ; Stuck at GND              ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_screen_end[10],         ;
;                                                                                                                 ; due to stuck port data_in ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_screen_end[8]           ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|BusReq_s                        ; Stuck at GND              ; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|BusAck                           ;
;                                                                                                                 ; due to stuck port data_in ;                                                                                                                  ;
; video_mist:video_mist_inst|scandoubler:scandoubler|sd_hcnt[5]                                                   ; Lost Fanouts              ; video_mist:video_mist_inst|scandoubler:scandoubler|hs_max[5]                                                     ;
; video_mist:video_mist_inst|scandoubler:scandoubler|sd_hcnt[4]                                                   ; Lost Fanouts              ; video_mist:video_mist_inst|scandoubler:scandoubler|hs_max[4]                                                     ;
; video_mist:video_mist_inst|scandoubler:scandoubler|sd_hcnt[3]                                                   ; Lost Fanouts              ; video_mist:video_mist_inst|scandoubler:scandoubler|hs_max[3]                                                     ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_sync_start[4]          ; Stuck at GND              ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_back_porch_start[4]     ;
;                                                                                                                 ; due to stuck port data_in ;                                                                                                                  ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_sync_start[3]          ; Stuck at GND              ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|h_back_porch_start[3]     ;
;                                                                                                                 ; due to stuck port data_in ;                                                                                                                  ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_sync_start[0]          ; Stuck at GND              ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|v_back_porch_start[0]     ;
;                                                                                                                 ; due to stuck port data_in ;                                                                                                                  ;
; video_mist:video_mist_inst|scandoubler:scandoubler|vs                                                           ; Lost Fanouts              ; video_mist:video_mist_inst|scandoubler:scandoubler|ce_x1                                                         ;
; video_mist:video_mist_inst|osd:osd|sbuf[6]                                                                      ; Stuck at GND              ; video_mist:video_mist_inst|osd:osd|cmd[7]                                                                        ;
;                                                                                                                 ; due to stuck port clock   ;                                                                                                                  ;
; video_mist:video_mist_inst|osd:osd|sbuf[5]                                                                      ; Stuck at GND              ; video_mist:video_mist_inst|osd:osd|cmd[6]                                                                        ;
;                                                                                                                 ; due to stuck port clock   ;                                                                                                                  ;
; video_mist:video_mist_inst|osd:osd|sbuf[4]                                                                      ; Stuck at GND              ; video_mist:video_mist_inst|osd:osd|cmd[5]                                                                        ;
;                                                                                                                 ; due to stuck port clock   ;                                                                                                                  ;
; video_mist:video_mist_inst|scandoubler:scandoubler|sd_hcnt[2]                                                   ; Lost Fanouts              ; video_mist:video_mist_inst|scandoubler:scandoubler|hs_max[2]                                                     ;
; video_mist:video_mist_inst|osd:osd|pixsz[0]                                                                     ; Lost Fanouts              ; video_mist:video_mist_inst|osd:osd|cnt[9]                                                                        ;
; video_mist:video_mist_inst|osd:osd|vsD2                                                                         ; Lost Fanouts              ; video_mist:video_mist_inst|osd:osd|vsD                                                                           ;
; video_mist:video_mist_inst|osd:osd|hsD2                                                                         ; Lost Fanouts              ; video_mist:video_mist_inst|osd:osd|hsD                                                                           ;
; moon_patrol_sound_board:moon_patrol_sound_board|port2_ddr[1]                                                    ; Stuck at GND              ; moon_patrol_sound_board:moon_patrol_sound_board|port2_data[1]                                                    ;
;                                                                                                                 ; due to stuck port data_in ;                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7104  ;
; Number of registers using Synchronous Clear  ; 182   ;
; Number of registers using Synchronous Load   ; 1966  ;
; Number of registers using Asynchronous Clear ; 658   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3126  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                     ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; \GEN_RESETS:1:rst_r[2]                                                                                                                                                                ; 259     ;
; keyboard:u_keyboard|shift_reg[4]                                                                                                                                                      ; 4       ;
; keyboard:u_keyboard|shift_reg[2]                                                                                                                                                      ; 2       ;
; keyboard:u_keyboard|shift_reg[1]                                                                                                                                                      ; 1       ;
; keyboard:u_keyboard|shift_reg[3]                                                                                                                                                      ; 4       ;
; keyboard:u_keyboard|shift_reg[5]                                                                                                                                                      ; 4       ;
; keyboard:u_keyboard|shift_reg[6]                                                                                                                                                      ; 4       ;
; keyboard:u_keyboard|shift_reg[11]                                                                                                                                                     ; 2       ;
; keyboard:u_keyboard|shift_reg[7]                                                                                                                                                      ; 5       ;
; keyboard:u_keyboard|shift_reg[8]                                                                                                                                                      ; 4       ;
; keyboard:u_keyboard|shift_reg[9]                                                                                                                                                      ; 4       ;
; keyboard:u_keyboard|shift_reg[10]                                                                                                                                                     ; 4       ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|altshift_taps:\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0|shift_taps_1jm:auto_generated|dffe4 ; 5       ;
; \GEN_RESETS:1:rst_r[1]                                                                                                                                                                ; 1       ;
; init                                                                                                                                                                                  ; 324     ;
; moon_patrol_sound_board:moon_patrol_sound_board|\adpcm_clocks:adpcm_signal_n[15]                                                                                                      ; 5       ;
; \GEN_RESETS:1:rst_r[0]                                                                                                                                                                ; 1       ;
; \GEN_RESETS:0:rst_r[2]                                                                                                                                                                ; 267     ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|WR_n                                                                                                         ; 8       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|IORQ_n                                                                                                       ; 4       ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:stb_cnt_v[1]                                                         ; 2       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|MREQ_n                                                                                                       ; 4       ;
; PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|ld_r[63]                                                                                                              ; 2       ;
; moon_patrol_sound_board:moon_patrol_sound_board|\adpcm_clocks:dn[15]                                                                                                                  ; 1       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|F[4]                                                                                                  ; 6       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|F[1]                                                                                                  ; 20      ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|F[0]                                                                                                  ; 17      ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|MCycle[0]                                                                                             ; 94      ;
; \GEN_RESETS:0:rst_r[1]                                                                                                                                                                ; 1       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|F[6]                                                                                                  ; 10      ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|F[2]                                                                                                  ; 8       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|F[7]                                                                                                  ; 7       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|SP[7]                                                                                                 ; 5       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|SP[6]                                                                                                 ; 5       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|SP[5]                                                                                                 ; 5       ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|vblank_s                                                                                       ; 3       ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|hblank_s                                                                                       ; 2       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|SP[10]                                                                                                ; 5       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|ACC[2]                                                                                                ; 7       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|SP[15]                                                                                                ; 5       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|ACC[7]                                                                                                ; 7       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|SP[14]                                                                                                ; 5       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|ACC[6]                                                                                                ; 7       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|SP[11]                                                                                                ; 5       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|ACC[3]                                                                                                ; 8       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|SP[13]                                                                                                ; 5       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|ACC[5]                                                                                                ; 8       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|SP[12]                                                                                                ; 5       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|ACC[4]                                                                                                ; 7       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|SP[0]                                                                                                 ; 5       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|SP[1]                                                                                                 ; 5       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|SP[2]                                                                                                 ; 5       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|SP[3]                                                                                                 ; 5       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|SP[4]                                                                                                 ; 5       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|SP[8]                                                                                                 ; 5       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|ACC[0]                                                                                                ; 7       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|SP[9]                                                                                                 ; 5       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|ACC[1]                                                                                                ; 7       ;
; moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_reset                                                                                                          ; 15      ;
; moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_reset                                                                                                          ; 15      ;
; PACE:pace_inst|inputs:inputs_inst|inputmapper:inputmapper_inst|jamma_v[1].d[3]                                                                                                        ; 1       ;
; PACE:pace_inst|inputs:inputs_inst|inputmapper:inputmapper_inst|jamma_v[0].d[3]                                                                                                        ; 1       ;
; PACE:pace_inst|inputs:inputs_inst|inputmapper:inputmapper_inst|jamma_v[1].d[5]                                                                                                        ; 1       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|Fp[4]                                                                                                 ; 1       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|Fp[1]                                                                                                 ; 1       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|Fp[0]                                                                                                 ; 1       ;
; PACE:pace_inst|inputs:inputs_inst|inputmapper:inputmapper_inst|jamma_v[0].d[0]                                                                                                        ; 1       ;
; PACE:pace_inst|inputs:inputs_inst|inputmapper:inputmapper_inst|jamma_v[1].d[0]                                                                                                        ; 1       ;
; PACE:pace_inst|inputs:inputs_inst|inputmapper:inputmapper_inst|jamma_v[1].d[2]                                                                                                        ; 1       ;
; PACE:pace_inst|inputs:inputs_inst|inputmapper:inputmapper_inst|jamma_v[0].d[1]                                                                                                        ; 1       ;
; PACE:pace_inst|inputs:inputs_inst|inputmapper:inputmapper_inst|jamma_v[1].d[1]                                                                                                        ; 1       ;
; PACE:pace_inst|inputs:inputs_inst|inputmapper:inputmapper_inst|jamma_v[1].d[7]                                                                                                        ; 1       ;
; \GEN_RESETS:0:rst_r[0]                                                                                                                                                                ; 1       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|Fp[6]                                                                                                 ; 1       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|Fp[2]                                                                                                 ; 1       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|Fp[7]                                                                                                 ; 1       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|F[5]                                                                                                  ; 2       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|F[3]                                                                                                  ; 2       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|Ap[2]                                                                                                 ; 1       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|Ap[7]                                                                                                 ; 1       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|Ap[6]                                                                                                 ; 1       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|Ap[3]                                                                                                 ; 1       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|Ap[5]                                                                                                 ; 1       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|Ap[4]                                                                                                 ; 1       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|Ap[0]                                                                                                 ; 1       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|Ap[1]                                                                                                 ; 1       ;
; moon_patrol_sound_board:moon_patrol_sound_board|\adpcm_clocks:step_n[6]                                                                                                               ; 6       ;
; moon_patrol_sound_board:moon_patrol_sound_board|\adpcm_clocks:step_n[2]                                                                                                               ; 1       ;
; moon_patrol_sound_board:moon_patrol_sound_board|\adpcm_clocks:step_n[3]                                                                                                               ; 1       ;
; moon_patrol_sound_board:moon_patrol_sound_board|\adpcm_clocks:step_n[4]                                                                                                               ; 1       ;
; moon_patrol_sound_board:moon_patrol_sound_board|\adpcm_clocks:step_n[5]                                                                                                               ; 1       ;
; moon_patrol_sound_board:moon_patrol_sound_board|\adpcm_clocks:step_n[0]                                                                                                               ; 1       ;
; moon_patrol_sound_board:moon_patrol_sound_board|\adpcm_clocks:step_n[1]                                                                                                               ; 1       ;
; moon_patrol_sound_board:moon_patrol_sound_board|port2_ddr[7]                                                                                                                          ; 2       ;
; moon_patrol_sound_board:moon_patrol_sound_board|port2_ddr[6]                                                                                                                          ; 2       ;
; moon_patrol_sound_board:moon_patrol_sound_board|port2_data[6]                                                                                                                         ; 1       ;
; moon_patrol_sound_board:moon_patrol_sound_board|port2_ddr[5]                                                                                                                          ; 2       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|Fp[5]                                                                                                 ; 1       ;
; PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|Fp[3]                                                                                                 ; 1       ;
; PACE:pace_inst|platform:platform_inst|\BLK_INTERRUPTS:count[12]                                                                                                                       ; 2       ;
; Total number of inverted registers = 104*                                                                                                                                             ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                  ; Megafunction                                                                                                                        ; Type       ;
+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+
; moon_patrol_sound_board:moon_patrol_sound_board|moon_patrol_sound_prog:cpu_prog_rom|data[0..7]                                 ; moon_patrol_sound_board:moon_patrol_sound_board|moon_patrol_sound_prog:cpu_prog_rom|rom_data_rtl_0                                  ; RAM        ;
; PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.rgb.r[4,5,7..9]                                   ; PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|Mux0_rtl_0                                                   ; ROM        ;
; PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.rgb.g[4,5,7..9]                                   ; PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|Mux0_rtl_0                                                   ; ROM        ;
; PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|ctl_o.rgb.b[8,9]                                        ; PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|Mux0_rtl_0                                                   ; ROM        ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[7]  ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[6]  ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[5]  ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[4]  ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[3]  ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[2]  ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[1]  ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]  ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:vsync_v_r[7]  ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:vsync_v_r[6]  ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:vsync_v_r[5]  ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:vsync_v_r[4]  ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:vsync_v_r[3]  ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:vsync_v_r[2]  ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:vsync_v_r[1]  ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:vsync_v_r[0]  ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:vactive_v_r[7]             ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:vactive_v_r[6]             ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:vactive_v_r[5]             ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:vactive_v_r[4]             ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:vactive_v_r[3]             ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:vactive_v_r[2]             ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:vactive_v_r[1]             ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:vactive_v_r[0]             ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:hactive_v_r[7]             ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:hactive_v_r[6]             ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:hactive_v_r[5]             ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:hactive_v_r[4]             ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:hactive_v_r[3]             ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:hactive_v_r[2]             ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:hactive_v_r[1]             ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:hactive_v_r[0]             ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:vblank_v_r[7] ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:vblank_v_r[6] ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:vblank_v_r[5] ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:vblank_v_r[4] ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:vblank_v_r[3] ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:vblank_v_r[2] ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:vblank_v_r[1] ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:vblank_v_r[0] ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ; SHIFT_TAPS ;
+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|tile_d_r[6]                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:0:sptCtl_inst|rowCount[2]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:0:sptCtl_inst|rowStore[16]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:0:sptCtl_inst|rowStore[12]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:1:sptCtl_inst|rowCount[0]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:1:sptCtl_inst|rowStore[16]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:1:sptCtl_inst|rowStore[28]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:2:sptCtl_inst|rowCount[3]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:2:sptCtl_inst|rowStore[16]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:2:sptCtl_inst|rowStore[28]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:3:sptCtl_inst|rowCount[0]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:3:sptCtl_inst|rowStore[16]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:3:sptCtl_inst|rowStore[18]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:4:sptCtl_inst|rowCount[4]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:4:sptCtl_inst|rowStore[16]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:4:sptCtl_inst|rowStore[1]   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:5:sptCtl_inst|rowCount[1]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:5:sptCtl_inst|rowStore[0]   ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:5:sptCtl_inst|rowStore[10]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:6:sptCtl_inst|rowCount[4]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:6:sptCtl_inst|rowStore[0]   ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:6:sptCtl_inst|rowStore[17]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:7:sptCtl_inst|rowCount[5]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:7:sptCtl_inst|rowStore[0]   ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:7:sptCtl_inst|rowStore[3]   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:8:sptCtl_inst|rowCount[4]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:8:sptCtl_inst|rowStore[0]   ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:8:sptCtl_inst|rowStore[28]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:9:sptCtl_inst|rowCount[5]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:9:sptCtl_inst|rowStore[16]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:9:sptCtl_inst|rowStore[24]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:10:sptCtl_inst|rowCount[1]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:10:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:10:sptCtl_inst|rowStore[3]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:11:sptCtl_inst|rowCount[1]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:11:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:11:sptCtl_inst|rowStore[23] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:12:sptCtl_inst|rowCount[3]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:12:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:12:sptCtl_inst|rowStore[10] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:13:sptCtl_inst|rowCount[5]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:13:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:13:sptCtl_inst|rowStore[1]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:14:sptCtl_inst|rowCount[4]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:14:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:14:sptCtl_inst|rowStore[7]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:15:sptCtl_inst|rowCount[1]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:15:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:15:sptCtl_inst|rowStore[27] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:16:sptCtl_inst|rowCount[1]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:16:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:16:sptCtl_inst|rowStore[24] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:17:sptCtl_inst|rowCount[5]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:17:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:17:sptCtl_inst|rowStore[3]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:18:sptCtl_inst|rowCount[1]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:18:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:18:sptCtl_inst|rowStore[29] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:19:sptCtl_inst|rowCount[4]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:19:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:19:sptCtl_inst|rowStore[23] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:20:sptCtl_inst|rowCount[1]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:20:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:20:sptCtl_inst|rowStore[15] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:21:sptCtl_inst|rowCount[0]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:21:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:21:sptCtl_inst|rowStore[11] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:22:sptCtl_inst|rowCount[2]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:22:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:22:sptCtl_inst|rowStore[17] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:23:sptCtl_inst|rowCount[5]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:23:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:23:sptCtl_inst|rowStore[10] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:24:sptCtl_inst|rowCount[3]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:24:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:24:sptCtl_inst|rowStore[23] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:25:sptCtl_inst|rowCount[1]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:25:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:25:sptCtl_inst|rowStore[30] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:26:sptCtl_inst|rowCount[3]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:26:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:26:sptCtl_inst|rowStore[13] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:27:sptCtl_inst|rowCount[1]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:27:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:27:sptCtl_inst|rowStore[10] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:28:sptCtl_inst|rowCount[5]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:28:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:28:sptCtl_inst|rowStore[30] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:29:sptCtl_inst|rowCount[1]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:29:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:29:sptCtl_inst|rowStore[7]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:30:sptCtl_inst|rowCount[0]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:30:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:30:sptCtl_inst|rowStore[25] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:31:sptCtl_inst|rowCount[3]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:31:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:31:sptCtl_inst|rowStore[25] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:32:sptCtl_inst|rowCount[3]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:32:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:32:sptCtl_inst|rowStore[3]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:33:sptCtl_inst|rowCount[2]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:33:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:33:sptCtl_inst|rowStore[29] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:34:sptCtl_inst|rowCount[0]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:34:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:34:sptCtl_inst|rowStore[19] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:35:sptCtl_inst|rowCount[1]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:35:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:35:sptCtl_inst|rowStore[3]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:36:sptCtl_inst|rowCount[2]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:36:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:36:sptCtl_inst|rowStore[9]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:37:sptCtl_inst|rowCount[0]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:37:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:37:sptCtl_inst|rowStore[20] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:38:sptCtl_inst|rowCount[0]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:38:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:38:sptCtl_inst|rowStore[6]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:39:sptCtl_inst|rowCount[5]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:39:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:39:sptCtl_inst|rowStore[15] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:40:sptCtl_inst|rowCount[2]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:40:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:40:sptCtl_inst|rowStore[5]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:41:sptCtl_inst|rowCount[0]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:41:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:41:sptCtl_inst|rowStore[13] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:42:sptCtl_inst|rowCount[0]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:42:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:42:sptCtl_inst|rowStore[13] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:43:sptCtl_inst|rowCount[0]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:43:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:43:sptCtl_inst|rowStore[30] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:44:sptCtl_inst|rowCount[4]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:44:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:44:sptCtl_inst|rowStore[31] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:45:sptCtl_inst|rowCount[1]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:45:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:45:sptCtl_inst|rowStore[8]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:46:sptCtl_inst|rowCount[2]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:46:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:46:sptCtl_inst|rowStore[15] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:47:sptCtl_inst|rowCount[5]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:47:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:47:sptCtl_inst|rowStore[7]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:48:sptCtl_inst|rowCount[5]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:48:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:48:sptCtl_inst|rowStore[8]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:49:sptCtl_inst|rowCount[5]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:49:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:49:sptCtl_inst|rowStore[26] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:50:sptCtl_inst|rowCount[3]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:50:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:50:sptCtl_inst|rowStore[13] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:51:sptCtl_inst|rowCount[3]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:51:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:51:sptCtl_inst|rowStore[26] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:52:sptCtl_inst|rowCount[2]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:52:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:52:sptCtl_inst|rowStore[15] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:53:sptCtl_inst|rowCount[0]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:53:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:53:sptCtl_inst|rowStore[1]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:54:sptCtl_inst|rowCount[5]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:54:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:54:sptCtl_inst|rowStore[12] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:55:sptCtl_inst|rowCount[3]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:55:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:55:sptCtl_inst|rowStore[24] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:56:sptCtl_inst|rowCount[2]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:56:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:56:sptCtl_inst|rowStore[5]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:57:sptCtl_inst|rowCount[5]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:57:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:57:sptCtl_inst|rowStore[17] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:58:sptCtl_inst|rowCount[3]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:58:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:58:sptCtl_inst|rowStore[5]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:59:sptCtl_inst|rowCount[5]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:59:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:59:sptCtl_inst|rowStore[2]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:60:sptCtl_inst|rowCount[0]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:60:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:60:sptCtl_inst|rowStore[28] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:61:sptCtl_inst|rowCount[5]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:61:sptCtl_inst|rowStore[0]  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:61:sptCtl_inst|rowStore[29] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:62:sptCtl_inst|rowCount[0]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:62:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:62:sptCtl_inst|rowStore[2]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:63:sptCtl_inst|rowCount[4]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:63:sptCtl_inst|rowStore[16] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:63:sptCtl_inst|rowStore[20] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|ALU_Op_r[0]                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|Read_To_Reg_r[0]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|RegAddrC[0]                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|\adpcm_clocks:dn[8]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|XY_State[1]                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|TState[2]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|bgx[2]                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|bgx[6]                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|bgx[7]                                 ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|x_s[10]                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|y_s[8]                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|MCycle[2]                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|accb[2]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|xreg[5]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|xreg[12]                                         ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|\adpcm_clocks:step[4]                                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|bgy[4]                                 ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|bgy[5]                                 ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|adpcm_signal[4]                                                 ;
; 6:1                ; 17 bits   ; 68 LEs        ; 34 LEs               ; 34 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|video_o.rgb.g[4]         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|md[15]                                           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|md[6]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|acca[6]                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|R[6]                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|IR[1]                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|DO[2]                           ;
; 12:1               ; 8 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|BusB[4]                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|ISet[1]                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|BusA[5]                         ;
; 64:1               ; 7 bits    ; 294 LEs       ; 294 LEs              ; 0 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|row_a[6]                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|TmpAddr[14]                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|TmpAddr[6]                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|TmpAddr[5]                      ;
; 12:1               ; 7 bits    ; 56 LEs        ; 21 LEs               ; 35 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|PC[6]                           ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|PC[15]                          ;
; 18:1               ; 8 bits    ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|A[3]                            ;
; 18:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|A[9]                            ;
; 65:1               ; 18 bits   ; 774 LEs       ; 756 LEs              ; 18 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|rgb.b[9]                                        ;
; 128:1              ; 4 bits    ; 340 LEs       ; 340 LEs              ; 0 LEs                  ; Yes        ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|row_a[3]                                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|SP[9]                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|SP[5]                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|ACC[6]                          ;
; 18:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|F[5]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|state                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|alu_ctrl.alu_adc                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|tile_d_r                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:0:sptCtl_inst|rowCount      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:0:sptCtl_inst|pel           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:1:sptCtl_inst|rowCount      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:1:sptCtl_inst|pel           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:2:sptCtl_inst|rowCount      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:2:sptCtl_inst|pel           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:3:sptCtl_inst|rowCount      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:3:sptCtl_inst|pel           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:4:sptCtl_inst|rowCount      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:4:sptCtl_inst|pel           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:5:sptCtl_inst|rowCount      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:5:sptCtl_inst|pel           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:6:sptCtl_inst|rowCount      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:6:sptCtl_inst|pel           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:7:sptCtl_inst|rowCount      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:7:sptCtl_inst|pel           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:8:sptCtl_inst|rowCount      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:8:sptCtl_inst|pel           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:9:sptCtl_inst|rowCount      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:9:sptCtl_inst|pel           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:10:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:10:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:11:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:11:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:12:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:12:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:13:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:13:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:14:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:14:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:15:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:15:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:16:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:16:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:17:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:17:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:18:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:18:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:19:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:19:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:20:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:20:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:21:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:21:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:22:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:22:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:23:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:23:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:24:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:24:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:25:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:25:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:26:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:26:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:27:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:27:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:28:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:28:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:29:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:29:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:30:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:30:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:31:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:31:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:32:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:32:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:33:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:33:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:34:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:34:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:35:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:35:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:36:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:36:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:37:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:37:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:38:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:38:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:39:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:39:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:40:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:40:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:41:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:41:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:42:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:42:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:43:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:43:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:44:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:44:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:45:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:45:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:46:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:46:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:47:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:47:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:48:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:48:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:49:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:49:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:50:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:50:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:51:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:51:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:52:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:52:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:53:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:53:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:54:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:54:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:55:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:55:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:56:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:56:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:57:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:57:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:58:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:58:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:59:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:59:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:60:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:60:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:61:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:61:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:62:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:62:sptCtl_inst|pel          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:63:sptCtl_inst|rowCount     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:63:sptCtl_inst|pel          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|T80_ALU:alu|Q_t                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|T80_ALU:alu|DAA_Q[3]            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|Mux116                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|alu_ctrl.alu_lsl16                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|Save_Mux[5]                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|pace_video_mixer:pace_video_mixer_inst|bg_rgb.g[4]                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2|bgx                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|bgx                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|T80_ALU:alu|Mux15               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|T80_ALU:alu|DAA_Q[7]            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|T80_Reg:Regs|Mux44              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|RegDIH[2]                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|T80_Reg:Regs|Mux20              ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|T80_Reg:Regs|Mux3               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|chan_amp                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|chan_amp                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|state                                            ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|Selector9                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|Selector44                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|Selector25                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|Selector38                                       ;
; 15:1               ; 5 bits    ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; No         ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|T80_ALU:alu|Mux32               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|RegAddrA[1]                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1|bgy                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3|bgy                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:0:sptCtl_inst|rowStore      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:1:sptCtl_inst|rowStore      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:2:sptCtl_inst|rowStore      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:3:sptCtl_inst|rowStore      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:4:sptCtl_inst|rowStore      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:5:sptCtl_inst|rowStore      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:6:sptCtl_inst|rowStore      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:7:sptCtl_inst|rowStore      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:8:sptCtl_inst|rowStore      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:9:sptCtl_inst|rowStore      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:10:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:11:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:12:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:13:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:14:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:15:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:16:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:17:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:18:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:19:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:20:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:21:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:22:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:23:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:24:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:25:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:26:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:27:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:28:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:29:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:30:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:31:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:32:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:33:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:34:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:35:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:36:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:37:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:38:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:39:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:40:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:41:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:42:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:43:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:44:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:45:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:46:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:47:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:48:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:49:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:50:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:51:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:52:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:53:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:54:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:55:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:56:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:57:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:58:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:59:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:60:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:61:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:62:sptCtl_inst|rowStore     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mpatrol|PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:63:sptCtl_inst|rowStore     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|Selector13                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|Selector145                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|Selector148                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|Selector51                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|Mux2                                                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|T80_ALU:alu|Mux35               ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |mpatrol|PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|RegWEH                          ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|Selector23                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |mpatrol|PACE:pace_inst|platform:platform_inst|cpu_d_i[4]                                                                ;
; 12:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; No         ; |mpatrol|PACE:pace_inst|platform:platform_inst|cpu_d_i[7]                                                                ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mpatrol|PACE:pace_inst|platform:platform_inst|cpu_d_i[1]                                                                ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|Selector173                                      ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |mpatrol|moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|Selector168                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for moon_patrol_sound_board:moon_patrol_sound_board|spram:cpu_ram|altsyncram:altsyncram_component|altsyncram_45g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:0:rom_inst|altsyncram:altsyncram_component|altsyncram_pga1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:1:rom_inst|altsyncram:altsyncram_component|altsyncram_qga1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:2:rom_inst|altsyncram:altsyncram_component|altsyncram_rga1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:3:rom_inst|altsyncram:altsyncram_component|altsyncram_sga1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:0:char_rom_inst|altsyncram:altsyncram_component|altsyncram_tga1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:1:char_rom_inst|altsyncram:altsyncram_component|altsyncram_uga1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_b682:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_c682:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:0:bg_rom_inst|altsyncram:altsyncram_component|altsyncram_vga1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:1:bg_rom_inst|altsyncram:altsyncram_component|altsyncram_0ha1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:2:bg_rom_inst|altsyncram:altsyncram_component|altsyncram_1ha1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PACE:pace_inst|platform:platform_inst|dpram:vram_inst|altsyncram:altsyncram_component|altsyncram_tgd2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PACE:pace_inst|platform:platform_inst|dpram:cram_inst|altsyncram:altsyncram_component|altsyncram_tgd2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PACE:pace_inst|platform:platform_inst|spram:wram_inst|altsyncram:altsyncram_component|altsyncram_28g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for moon_patrol_sound_board:moon_patrol_sound_board|moon_patrol_sound_prog:cpu_prog_rom|altsyncram:rom_data_rtl_0|altsyncram_uk81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|altsyncram:Mux0_rtl_0|altsyncram_tlv:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|altshift_taps:\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0|shift_taps_1jm:auto_generated|altsyncram_4va1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock:Clock_inst|altpll:altpll_component ;
+-------------------------------+-------------------------+-----------------------------+
; Parameter Name                ; Value                   ; Type                        ;
+-------------------------------+-------------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                     ;
; PLL_TYPE                      ; AUTO                    ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Clock ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                     ;
; LOCK_HIGH                     ; 1                       ; Untyped                     ;
; LOCK_LOW                      ; 1                       ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                     ;
; SKIP_VCO                      ; OFF                     ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                     ;
; BANDWIDTH                     ; 0                       ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                     ;
; DOWN_SPREAD                   ; 0                       ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 4                       ; Signed Integer              ;
; CLK2_MULTIPLY_BY              ; 3                       ; Signed Integer              ;
; CLK1_MULTIPLY_BY              ; 3                       ; Signed Integer              ;
; CLK0_MULTIPLY_BY              ; 179                     ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 5                       ; Signed Integer              ;
; CLK2_DIVIDE_BY                ; 5                       ; Signed Integer              ;
; CLK1_DIVIDE_BY                ; 20                      ; Signed Integer              ;
; CLK0_DIVIDE_BY                ; 2500                    ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                      ; Signed Integer              ;
; CLK2_DUTY_CYCLE               ; 50                      ; Signed Integer              ;
; CLK1_DUTY_CYCLE               ; 50                      ; Signed Integer              ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                     ;
; DPA_DIVIDER                   ; 0                       ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                     ;
; VCO_MIN                       ; 0                       ; Untyped                     ;
; VCO_MAX                       ; 0                       ; Untyped                     ;
; VCO_CENTER                    ; 0                       ; Untyped                     ;
; PFD_MIN                       ; 0                       ; Untyped                     ;
; PFD_MAX                       ; 0                       ; Untyped                     ;
; M_INITIAL                     ; 0                       ; Untyped                     ;
; M                             ; 0                       ; Untyped                     ;
; N                             ; 1                       ; Untyped                     ;
; M2                            ; 1                       ; Untyped                     ;
; N2                            ; 1                       ; Untyped                     ;
; SS                            ; 1                       ; Untyped                     ;
; C0_HIGH                       ; 0                       ; Untyped                     ;
; C1_HIGH                       ; 0                       ; Untyped                     ;
; C2_HIGH                       ; 0                       ; Untyped                     ;
; C3_HIGH                       ; 0                       ; Untyped                     ;
; C4_HIGH                       ; 0                       ; Untyped                     ;
; C5_HIGH                       ; 0                       ; Untyped                     ;
; C6_HIGH                       ; 0                       ; Untyped                     ;
; C7_HIGH                       ; 0                       ; Untyped                     ;
; C8_HIGH                       ; 0                       ; Untyped                     ;
; C9_HIGH                       ; 0                       ; Untyped                     ;
; C0_LOW                        ; 0                       ; Untyped                     ;
; C1_LOW                        ; 0                       ; Untyped                     ;
; C2_LOW                        ; 0                       ; Untyped                     ;
; C3_LOW                        ; 0                       ; Untyped                     ;
; C4_LOW                        ; 0                       ; Untyped                     ;
; C5_LOW                        ; 0                       ; Untyped                     ;
; C6_LOW                        ; 0                       ; Untyped                     ;
; C7_LOW                        ; 0                       ; Untyped                     ;
; C8_LOW                        ; 0                       ; Untyped                     ;
; C9_LOW                        ; 0                       ; Untyped                     ;
; C0_INITIAL                    ; 0                       ; Untyped                     ;
; C1_INITIAL                    ; 0                       ; Untyped                     ;
; C2_INITIAL                    ; 0                       ; Untyped                     ;
; C3_INITIAL                    ; 0                       ; Untyped                     ;
; C4_INITIAL                    ; 0                       ; Untyped                     ;
; C5_INITIAL                    ; 0                       ; Untyped                     ;
; C6_INITIAL                    ; 0                       ; Untyped                     ;
; C7_INITIAL                    ; 0                       ; Untyped                     ;
; C8_INITIAL                    ; 0                       ; Untyped                     ;
; C9_INITIAL                    ; 0                       ; Untyped                     ;
; C0_MODE                       ; BYPASS                  ; Untyped                     ;
; C1_MODE                       ; BYPASS                  ; Untyped                     ;
; C2_MODE                       ; BYPASS                  ; Untyped                     ;
; C3_MODE                       ; BYPASS                  ; Untyped                     ;
; C4_MODE                       ; BYPASS                  ; Untyped                     ;
; C5_MODE                       ; BYPASS                  ; Untyped                     ;
; C6_MODE                       ; BYPASS                  ; Untyped                     ;
; C7_MODE                       ; BYPASS                  ; Untyped                     ;
; C8_MODE                       ; BYPASS                  ; Untyped                     ;
; C9_MODE                       ; BYPASS                  ; Untyped                     ;
; C0_PH                         ; 0                       ; Untyped                     ;
; C1_PH                         ; 0                       ; Untyped                     ;
; C2_PH                         ; 0                       ; Untyped                     ;
; C3_PH                         ; 0                       ; Untyped                     ;
; C4_PH                         ; 0                       ; Untyped                     ;
; C5_PH                         ; 0                       ; Untyped                     ;
; C6_PH                         ; 0                       ; Untyped                     ;
; C7_PH                         ; 0                       ; Untyped                     ;
; C8_PH                         ; 0                       ; Untyped                     ;
; C9_PH                         ; 0                       ; Untyped                     ;
; L0_HIGH                       ; 1                       ; Untyped                     ;
; L1_HIGH                       ; 1                       ; Untyped                     ;
; G0_HIGH                       ; 1                       ; Untyped                     ;
; G1_HIGH                       ; 1                       ; Untyped                     ;
; G2_HIGH                       ; 1                       ; Untyped                     ;
; G3_HIGH                       ; 1                       ; Untyped                     ;
; E0_HIGH                       ; 1                       ; Untyped                     ;
; E1_HIGH                       ; 1                       ; Untyped                     ;
; E2_HIGH                       ; 1                       ; Untyped                     ;
; E3_HIGH                       ; 1                       ; Untyped                     ;
; L0_LOW                        ; 1                       ; Untyped                     ;
; L1_LOW                        ; 1                       ; Untyped                     ;
; G0_LOW                        ; 1                       ; Untyped                     ;
; G1_LOW                        ; 1                       ; Untyped                     ;
; G2_LOW                        ; 1                       ; Untyped                     ;
; G3_LOW                        ; 1                       ; Untyped                     ;
; E0_LOW                        ; 1                       ; Untyped                     ;
; E1_LOW                        ; 1                       ; Untyped                     ;
; E2_LOW                        ; 1                       ; Untyped                     ;
; E3_LOW                        ; 1                       ; Untyped                     ;
; L0_INITIAL                    ; 1                       ; Untyped                     ;
; L1_INITIAL                    ; 1                       ; Untyped                     ;
; G0_INITIAL                    ; 1                       ; Untyped                     ;
; G1_INITIAL                    ; 1                       ; Untyped                     ;
; G2_INITIAL                    ; 1                       ; Untyped                     ;
; G3_INITIAL                    ; 1                       ; Untyped                     ;
; E0_INITIAL                    ; 1                       ; Untyped                     ;
; E1_INITIAL                    ; 1                       ; Untyped                     ;
; E2_INITIAL                    ; 1                       ; Untyped                     ;
; E3_INITIAL                    ; 1                       ; Untyped                     ;
; L0_MODE                       ; BYPASS                  ; Untyped                     ;
; L1_MODE                       ; BYPASS                  ; Untyped                     ;
; G0_MODE                       ; BYPASS                  ; Untyped                     ;
; G1_MODE                       ; BYPASS                  ; Untyped                     ;
; G2_MODE                       ; BYPASS                  ; Untyped                     ;
; G3_MODE                       ; BYPASS                  ; Untyped                     ;
; E0_MODE                       ; BYPASS                  ; Untyped                     ;
; E1_MODE                       ; BYPASS                  ; Untyped                     ;
; E2_MODE                       ; BYPASS                  ; Untyped                     ;
; E3_MODE                       ; BYPASS                  ; Untyped                     ;
; L0_PH                         ; 0                       ; Untyped                     ;
; L1_PH                         ; 0                       ; Untyped                     ;
; G0_PH                         ; 0                       ; Untyped                     ;
; G1_PH                         ; 0                       ; Untyped                     ;
; G2_PH                         ; 0                       ; Untyped                     ;
; G3_PH                         ; 0                       ; Untyped                     ;
; E0_PH                         ; 0                       ; Untyped                     ;
; E1_PH                         ; 0                       ; Untyped                     ;
; E2_PH                         ; 0                       ; Untyped                     ;
; E3_PH                         ; 0                       ; Untyped                     ;
; M_PH                          ; 0                       ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; CLK0_COUNTER                  ; G0                      ; Untyped                     ;
; CLK1_COUNTER                  ; G0                      ; Untyped                     ;
; CLK2_COUNTER                  ; G0                      ; Untyped                     ;
; CLK3_COUNTER                  ; G0                      ; Untyped                     ;
; CLK4_COUNTER                  ; G0                      ; Untyped                     ;
; CLK5_COUNTER                  ; G0                      ; Untyped                     ;
; CLK6_COUNTER                  ; E0                      ; Untyped                     ;
; CLK7_COUNTER                  ; E1                      ; Untyped                     ;
; CLK8_COUNTER                  ; E2                      ; Untyped                     ;
; CLK9_COUNTER                  ; E3                      ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                     ;
; M_TIME_DELAY                  ; 0                       ; Untyped                     ;
; N_TIME_DELAY                  ; 0                       ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                     ;
; VCO_POST_SCALE                ; 0                       ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III             ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                     ;
; PORT_CLK1                     ; PORT_USED               ; Untyped                     ;
; PORT_CLK2                     ; PORT_USED               ; Untyped                     ;
; PORT_CLK3                     ; PORT_USED               ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                     ;
; PORT_ARESET                   ; PORT_UNUSED             ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_LOCKED                   ; PORT_UNUSED             ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                     ;
; CBXI_PARAMETER                ; Clock_altpll            ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone IV E            ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE              ;
+-------------------------------+-------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist_io:mist_io_inst ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; PS2DIV         ; 100   ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; LENGTH         ; 800   ; Signed Integer                                                         ;
; HALF_DEPTH     ; 0     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; LENGTH         ; 800   ; Signed Integer                                                                   ;
; HALF_DEPTH     ; 0     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; LENGTH         ; 800   ; Signed Integer                                                                                   ;
; DWIDTH         ; 17    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; NUMWORDS       ; 800   ; Signed Integer                                                                                                 ;
; AWIDTH         ; 9     ; Signed Integer                                                                                                 ;
; DWIDTH         ; 17    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                     ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 800                  ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 18                   ; Signed Integer                                                                                              ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                              ;
; NUMWORDS_B                         ; 800                  ; Signed Integer                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_tbo1      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; NUMWORDS       ; 800   ; Signed Integer                                                                                                 ;
; AWIDTH         ; 9     ; Signed Integer                                                                                                 ;
; DWIDTH         ; 17    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                     ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 800                  ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 18                   ; Signed Integer                                                                                              ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                              ;
; NUMWORDS_B                         ; 800                  ; Signed Integer                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_tbo1      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; LENGTH         ; 800   ; Signed Integer                                                                                     ;
; DWIDTH         ; 17    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; NUMWORDS       ; 1600  ; Signed Integer                                                                                                   ;
; AWIDTH         ; 10    ; Signed Integer                                                                                                   ;
; DWIDTH         ; 17    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                                                ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                                                                ;
; NUMWORDS_A                         ; 1600                 ; Signed Integer                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_B                            ; 18                   ; Signed Integer                                                                                                ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                                                                ;
; NUMWORDS_B                         ; 1600                 ; Signed Integer                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_teo1      ; Untyped                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; NUMWORDS       ; 1600  ; Signed Integer                                                                                                   ;
; AWIDTH         ; 10    ; Signed Integer                                                                                                   ;
; DWIDTH         ; 17    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                                                ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                                                                ;
; NUMWORDS_A                         ; 1600                 ; Signed Integer                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_B                            ; 18                   ; Signed Integer                                                                                                ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                                                                ;
; NUMWORDS_B                         ; 1600                 ; Signed Integer                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_teo1      ; Untyped                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; NUMWORDS       ; 1600  ; Signed Integer                                                                                                   ;
; AWIDTH         ; 10    ; Signed Integer                                                                                                   ;
; DWIDTH         ; 17    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                                                ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                                                                ;
; NUMWORDS_A                         ; 1600                 ; Signed Integer                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_B                            ; 18                   ; Signed Integer                                                                                                ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                                                                ;
; NUMWORDS_B                         ; 1600                 ; Signed Integer                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_teo1      ; Untyped                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; NUMWORDS       ; 1600  ; Signed Integer                                                                                                   ;
; AWIDTH         ; 10    ; Signed Integer                                                                                                   ;
; DWIDTH         ; 17    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                                                ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                                                                ;
; NUMWORDS_A                         ; 1600                 ; Signed Integer                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_B                            ; 18                   ; Signed Integer                                                                                                ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                                                                ;
; NUMWORDS_B                         ; 1600                 ; Signed Integer                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_teo1      ; Untyped                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_mist:video_mist_inst|osd:osd ;
+----------------+------------+---------------------------------------------------+
; Parameter Name ; Value      ; Type                                              ;
+----------------+------------+---------------------------------------------------+
; OSD_X_OFFSET   ; 0000000000 ; Unsigned Binary                                   ;
; OSD_Y_OFFSET   ; 0000000000 ; Unsigned Binary                                   ;
; OSD_COLOR      ; 100        ; Unsigned Binary                                   ;
+----------------+------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: moon_patrol_sound_board:moon_patrol_sound_board|spram:cpu_ram ;
+----------------+--------------+----------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                       ;
+----------------+--------------+----------------------------------------------------------------------------+
; init_file      ;              ; String                                                                     ;
; widthad_a      ; 7            ; Signed Integer                                                             ;
; width_a        ; 8            ; Signed Integer                                                             ;
; outdata_reg_a  ; UNREGISTERED ; String                                                                     ;
+----------------+--------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: moon_patrol_sound_board:moon_patrol_sound_board|spram:cpu_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ;                      ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_45g1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac:dac ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; c_bits         ; 12    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|inputs:inputs_inst ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; num_dips       ; 18    ; Signed Integer                                        ;
; num_inputs     ; 6     ; Signed Integer                                        ;
; clk_1us_div    ; 67    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|inputs:inputs_inst|inputmapper:inputmapper_inst ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; num_dips       ; 18    ; Signed Integer                                                                     ;
; num_inputs     ; 6     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst ;
+-----------------+-------+----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                     ;
+-----------------+-------+----------------------------------------------------------+
; num_input_bytes ; 6     ; Signed Integer                                           ;
+-----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|clk_div:\BLK_CPU:clk_en_inst ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; divisor        ; 16    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                                                               ;
; t2write        ; 1     ; Signed Integer                                                                               ;
; IOWait         ; 1     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                                                                      ;
; iowait         ; 1     ; Signed Integer                                                                                      ;
; flag_c         ; 0     ; Signed Integer                                                                                      ;
; flag_n         ; 1     ; Signed Integer                                                                                      ;
; flag_p         ; 2     ; Signed Integer                                                                                      ;
; flag_x         ; 3     ; Signed Integer                                                                                      ;
; flag_h         ; 4     ; Signed Integer                                                                                      ;
; flag_y         ; 5     ; Signed Integer                                                                                      ;
; flag_z         ; 6     ; Signed Integer                                                                                      ;
; flag_s         ; 7     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|T80_MCode:mcode ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                                                                                      ;
; flag_c         ; 0     ; Signed Integer                                                                                                      ;
; flag_n         ; 1     ; Signed Integer                                                                                                      ;
; flag_p         ; 2     ; Signed Integer                                                                                                      ;
; flag_x         ; 3     ; Signed Integer                                                                                                      ;
; flag_h         ; 4     ; Signed Integer                                                                                                      ;
; flag_y         ; 5     ; Signed Integer                                                                                                      ;
; flag_z         ; 6     ; Signed Integer                                                                                                      ;
; flag_s         ; 7     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|T80_ALU:alu ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                                                                                  ;
; flag_c         ; 0     ; Signed Integer                                                                                                  ;
; flag_n         ; 1     ; Signed Integer                                                                                                  ;
; flag_p         ; 2     ; Signed Integer                                                                                                  ;
; flag_x         ; 3     ; Signed Integer                                                                                                  ;
; flag_h         ; 4     ; Signed Integer                                                                                                  ;
; flag_y         ; 5     ; Signed Integer                                                                                                  ;
; flag_z         ; 6     ; Signed Integer                                                                                                  ;
; flag_s         ; 7     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:0:rom_inst ;
+----------------+-------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                      ;
+----------------+-------------------+-------------------------------------------------------------------------------------------+
; init_file      ; roms/mpa-1.3m.hex ; String                                                                                    ;
; widthad_a      ; 12                ; Signed Integer                                                                            ;
; width_a        ; 8                 ; Signed Integer                                                                            ;
; outdata_reg_a  ; UNREGISTERED      ; String                                                                                    ;
+----------------+-------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:0:rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; INIT_FILE                          ; roms/mpa-1.3m.hex    ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_pga1      ; Untyped                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:1:rom_inst ;
+----------------+-------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                      ;
+----------------+-------------------+-------------------------------------------------------------------------------------------+
; init_file      ; roms/mpa-2.3l.hex ; String                                                                                    ;
; widthad_a      ; 12                ; Signed Integer                                                                            ;
; width_a        ; 8                 ; Signed Integer                                                                            ;
; outdata_reg_a  ; UNREGISTERED      ; String                                                                                    ;
+----------------+-------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:1:rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; INIT_FILE                          ; roms/mpa-2.3l.hex    ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_qga1      ; Untyped                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:2:rom_inst ;
+----------------+-------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                      ;
+----------------+-------------------+-------------------------------------------------------------------------------------------+
; init_file      ; roms/mpa-3.3k.hex ; String                                                                                    ;
; widthad_a      ; 12                ; Signed Integer                                                                            ;
; width_a        ; 8                 ; Signed Integer                                                                            ;
; outdata_reg_a  ; UNREGISTERED      ; String                                                                                    ;
+----------------+-------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:2:rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; INIT_FILE                          ; roms/mpa-3.3k.hex    ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_rga1      ; Untyped                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:3:rom_inst ;
+----------------+-------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                      ;
+----------------+-------------------+-------------------------------------------------------------------------------------------+
; init_file      ; roms/mpa-4.3j.hex ; String                                                                                    ;
; widthad_a      ; 12                ; Signed Integer                                                                            ;
; width_a        ; 8                 ; Signed Integer                                                                            ;
; outdata_reg_a  ; UNREGISTERED      ; String                                                                                    ;
+----------------+-------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:3:rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; INIT_FILE                          ; roms/mpa-4.3j.hex    ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_sga1      ; Untyped                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:0:char_rom_inst ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                            ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------+
; init_file      ; roms/mpe-5.3e.hex ; String                                                                                          ;
; widthad_a      ; 12                ; Signed Integer                                                                                  ;
; width_a        ; 8                 ; Signed Integer                                                                                  ;
; outdata_reg_a  ; UNREGISTERED      ; String                                                                                          ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:0:char_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; roms/mpe-5.3e.hex    ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_tga1      ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:1:char_rom_inst ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                            ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------+
; init_file      ; roms/mpe-4.3f.hex ; String                                                                                          ;
; widthad_a      ; 12                ; Signed Integer                                                                                  ;
; width_a        ; 8                 ; Signed Integer                                                                                  ;
; outdata_reg_a  ; UNREGISTERED      ; String                                                                                          ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:1:char_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; roms/mpe-4.3f.hex    ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_uga1      ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                   ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------+
; init_file      ; roms/mpb-2.3m.hex ; String                                                                                                 ;
; widthad_a      ; 12                ; Signed Integer                                                                                         ;
; width_a        ; 8                 ; Signed Integer                                                                                         ;
; widthad_b      ; 12                ; Signed Integer                                                                                         ;
; width_b        ; 8                 ; Signed Integer                                                                                         ;
; outdata_reg_a  ; UNREGISTERED      ; String                                                                                                 ;
; outdata_reg_b  ; UNREGISTERED      ; String                                                                                                 ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                  ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                                  ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                                  ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                  ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; roms/mpb-2.3m.hex    ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_b682      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                   ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------+
; init_file      ; roms/mpb-1.3n.hex ; String                                                                                                 ;
; widthad_a      ; 12                ; Signed Integer                                                                                         ;
; width_a        ; 8                 ; Signed Integer                                                                                         ;
; widthad_b      ; 12                ; Signed Integer                                                                                         ;
; width_b        ; 8                 ; Signed Integer                                                                                         ;
; outdata_reg_a  ; UNREGISTERED      ; String                                                                                                 ;
; outdata_reg_b  ; UNREGISTERED      ; String                                                                                                 ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                  ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                                  ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                                  ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                  ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; roms/mpb-1.3n.hex    ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_c682      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:0:bg_rom_inst ;
+----------------+-------------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                        ;
+----------------+-------------------+---------------------------------------------------------------------------------------------+
; init_file      ; roms/mpe-3.3h.hex ; String                                                                                      ;
; widthad_a      ; 12                ; Signed Integer                                                                              ;
; width_a        ; 8                 ; Signed Integer                                                                              ;
; outdata_reg_a  ; UNREGISTERED      ; String                                                                                      ;
+----------------+-------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:0:bg_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                       ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                       ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; roms/mpe-3.3h.hex    ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_vga1      ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:1:bg_rom_inst ;
+----------------+-------------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                        ;
+----------------+-------------------+---------------------------------------------------------------------------------------------+
; init_file      ; roms/mpe-2.3k.hex ; String                                                                                      ;
; widthad_a      ; 12                ; Signed Integer                                                                              ;
; width_a        ; 8                 ; Signed Integer                                                                              ;
; outdata_reg_a  ; UNREGISTERED      ; String                                                                                      ;
+----------------+-------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:1:bg_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                       ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                       ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; roms/mpe-2.3k.hex    ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_0ha1      ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:2:bg_rom_inst ;
+----------------+-------------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                        ;
+----------------+-------------------+---------------------------------------------------------------------------------------------+
; init_file      ; roms/mpe-1.3l.hex ; String                                                                                      ;
; widthad_a      ; 12                ; Signed Integer                                                                              ;
; width_a        ; 8                 ; Signed Integer                                                                              ;
; outdata_reg_a  ; UNREGISTERED      ; String                                                                                      ;
+----------------+-------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:2:bg_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                       ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                       ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; roms/mpe-1.3l.hex    ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_1ha1      ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|dpram:vram_inst ;
+----------------+--------------+--------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                               ;
+----------------+--------------+--------------------------------------------------------------------+
; init_file      ;              ; String                                                             ;
; widthad_a      ; 10           ; Signed Integer                                                     ;
; width_a        ; 8            ; Signed Integer                                                     ;
; outdata_reg_a  ; UNREGISTERED ; String                                                             ;
; outdata_reg_b  ; UNREGISTERED ; String                                                             ;
+----------------+--------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|dpram:vram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ;                      ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_tgd2      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|dpram:cram_inst ;
+----------------+--------------+--------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                               ;
+----------------+--------------+--------------------------------------------------------------------+
; init_file      ;              ; String                                                             ;
; widthad_a      ; 10           ; Signed Integer                                                     ;
; width_a        ; 8            ; Signed Integer                                                     ;
; outdata_reg_a  ; UNREGISTERED ; String                                                             ;
; outdata_reg_b  ; UNREGISTERED ; String                                                             ;
+----------------+--------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|dpram:cram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ;                      ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_tgd2      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|spram:wram_inst ;
+----------------+--------------+--------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                               ;
+----------------+--------------+--------------------------------------------------------------------+
; init_file      ;              ; String                                                             ;
; widthad_a      ; 11           ; Signed Integer                                                     ;
; width_a        ; 8            ; Signed Integer                                                     ;
; outdata_reg_a  ; UNREGISTERED ; String                                                             ;
+----------------+--------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|platform:platform_inst|spram:wram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ;                      ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_28g1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst ;
+----------------+----------------------------------------------+---------------------------------------------------------------------+
; Parameter Name ; Value                                        ; Type                                                                ;
+----------------+----------------------------------------------+---------------------------------------------------------------------+
; config         ; PACE_VIDEO_VGA_800x600_60Hz                  ; Enumerated                                                          ;
; delay          ; 7                                            ; Signed Integer                                                      ;
; h_size         ; 256                                          ; Signed Integer                                                      ;
; v_size         ; 256                                          ; Signed Integer                                                      ;
; l_crop         ; 0                                            ; Signed Integer                                                      ;
; r_crop         ; 0                                            ; Signed Integer                                                      ;
; h_scale        ; 2                                            ; Signed Integer                                                      ;
; v_scale        ; 2                                            ; Signed Integer                                                      ;
; h_sync_pol     ; '1'                                          ; Enumerated                                                          ;
; v_sync_pol     ; '1'                                          ; Enumerated                                                          ;
; border_rgb     ; A(B"0000000000",B"0000000000",B"0000000000") ; Array/Record                                                        ;
+----------------+----------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; delay          ; 7     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; delay          ; 7     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; delay          ; 7     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; delay          ; 7     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; n_sprites      ; 64    ; Signed Integer                                                                      ;
; delay          ; 7     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:0:sptReg_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; index          ; 0     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:0:sptCtl_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; index          ; 0     ; Signed Integer                                                                                                        ;
; delay          ; 7     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:1:sptReg_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; index          ; 1     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:1:sptCtl_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; index          ; 1     ; Signed Integer                                                                                                        ;
; delay          ; 7     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:2:sptReg_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; index          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:2:sptCtl_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; index          ; 2     ; Signed Integer                                                                                                        ;
; delay          ; 7     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:3:sptReg_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; index          ; 3     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:3:sptCtl_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; index          ; 3     ; Signed Integer                                                                                                        ;
; delay          ; 7     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:4:sptReg_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; index          ; 4     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:4:sptCtl_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; index          ; 4     ; Signed Integer                                                                                                        ;
; delay          ; 7     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:5:sptReg_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; index          ; 5     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:5:sptCtl_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; index          ; 5     ; Signed Integer                                                                                                        ;
; delay          ; 7     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:6:sptReg_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; index          ; 6     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:6:sptCtl_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; index          ; 6     ; Signed Integer                                                                                                        ;
; delay          ; 7     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:7:sptReg_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; index          ; 7     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:7:sptCtl_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; index          ; 7     ; Signed Integer                                                                                                        ;
; delay          ; 7     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:8:sptReg_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; index          ; 8     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:8:sptCtl_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; index          ; 8     ; Signed Integer                                                                                                        ;
; delay          ; 7     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:9:sptReg_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; index          ; 9     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:9:sptCtl_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; index          ; 9     ; Signed Integer                                                                                                        ;
; delay          ; 7     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:10:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 10    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:10:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 10    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:11:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 11    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:11:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 11    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:12:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 12    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:12:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 12    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:13:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 13    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:13:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 13    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:14:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 14    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:14:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 14    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:15:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 15    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:15:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 15    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:16:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 16    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:16:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 16    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:17:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 17    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:17:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 17    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:18:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 18    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:18:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 18    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:19:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 19    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:19:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 19    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:20:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 20    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:20:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 20    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:21:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 21    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:21:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 21    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:22:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 22    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:22:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 22    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:23:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 23    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:23:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 23    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:24:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 24    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:24:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 24    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:25:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 25    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:25:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 25    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:26:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 26    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:26:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 26    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:27:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 27    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:27:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 27    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:28:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 28    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:28:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 28    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:29:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 29    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:29:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 29    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:30:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 30    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:30:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 30    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:31:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 31    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:31:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 31    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:32:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 32    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:32:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 32    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:33:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 33    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:33:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 33    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:34:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 34    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:34:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 34    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:35:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 35    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:35:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 35    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:36:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 36    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:36:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 36    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:37:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 37    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:37:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 37    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:38:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 38    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:38:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 38    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:39:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 39    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:39:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 39    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:40:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 40    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:40:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 40    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:41:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 41    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:41:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 41    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:42:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 42    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:42:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 42    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:43:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 43    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:43:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 43    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:44:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 44    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:44:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 44    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:45:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 45    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:45:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 45    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:46:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 46    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:46:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 46    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:47:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 47    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:47:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 47    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:48:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 48    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:48:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 48    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:49:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 49    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:49:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 49    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:50:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 50    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:50:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 50    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:51:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 51    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:51:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 51    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:52:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 52    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:52:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 52    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:53:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 53    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:53:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 53    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:54:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 54    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:54:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 54    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:55:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 55    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:55:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 55    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:56:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 56    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:56:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 56    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:57:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 57    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:57:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 57    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:58:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 58    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:58:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 58    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:59:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 59    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:59:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 59    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:60:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 60    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:60:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 60    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:61:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 61    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:61:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 61    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:62:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 62    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:62:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 62    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:63:sptReg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; index          ; 63    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:63:sptCtl_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; index          ; 63    ; Signed Integer                                                                                                         ;
; delay          ; 7     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: moon_patrol_sound_board:moon_patrol_sound_board|moon_patrol_sound_prog:cpu_prog_rom|altsyncram:rom_data_rtl_0 ;
+------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                                                   ; Type                                                            ;
+------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                       ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                                      ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                     ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                                      ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                     ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                                                       ; Untyped                                                         ;
; OPERATION_MODE                     ; ROM                                                     ; Untyped                                                         ;
; WIDTH_A                            ; 8                                                       ; Untyped                                                         ;
; WIDTHAD_A                          ; 12                                                      ; Untyped                                                         ;
; NUMWORDS_A                         ; 4096                                                    ; Untyped                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                            ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                                    ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                                    ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                                    ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                                                    ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                                    ; Untyped                                                         ;
; WIDTH_B                            ; 1                                                       ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                                                       ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                                                       ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1                                                  ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                  ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                                  ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                                                  ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                            ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                                  ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                                                    ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                                    ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                                    ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                                    ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                                    ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                                    ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                                                       ; Untyped                                                         ;
; WIDTH_BYTEENA_B                    ; 1                                                       ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                                    ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                                                       ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                    ; Untyped                                                         ;
; INIT_FILE                          ; db/mpatrol.ram0_moon_patrol_sound_prog_8712dad4.hdl.mif ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                  ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                                                       ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                  ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                  ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                  ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                  ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                         ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                         ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                                                   ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                   ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                                       ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                                            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_uk81                                         ; Untyped                                                         ;
+------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|altsyncram:Mux0_rtl_0 ;
+------------------------------------+--------------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                          ;
+------------------------------------+--------------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                       ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                                                       ;
; WIDTH_A                            ; 12                       ; Untyped                                                                       ;
; WIDTHAD_A                          ; 7                        ; Untyped                                                                       ;
; NUMWORDS_A                         ; 128                      ; Untyped                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                       ;
; WIDTH_B                            ; 1                        ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                       ;
; INIT_FILE                          ; mpatrol.mpatrol0.rtl.mif ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_tlv           ; Untyped                                                                       ;
+------------------------------------+--------------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|altshift_taps:\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                             ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                          ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                          ;
; TAP_DISTANCE   ; 8              ; Untyped                                                                                                                                                          ;
; WIDTH          ; 5              ; Untyped                                                                                                                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                          ;
; CBXI_PARAMETER ; shift_taps_1jm ; Untyped                                                                                                                                                          ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; Clock:Clock_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                           ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 23                                                                                                                             ;
; Entity Instance                           ; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                      ;
;     -- WIDTH_A                            ; 18                                                                                                                             ;
;     -- NUMWORDS_A                         ; 800                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 18                                                                                                                             ;
;     -- NUMWORDS_B                         ; 800                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                      ;
;     -- WIDTH_A                            ; 18                                                                                                                             ;
;     -- NUMWORDS_A                         ; 800                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 18                                                                                                                             ;
;     -- NUMWORDS_B                         ; 800                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                      ;
;     -- WIDTH_A                            ; 18                                                                                                                             ;
;     -- NUMWORDS_A                         ; 1600                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 18                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1600                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                      ;
;     -- WIDTH_A                            ; 18                                                                                                                             ;
;     -- NUMWORDS_A                         ; 1600                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 18                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1600                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                      ;
;     -- WIDTH_A                            ; 18                                                                                                                             ;
;     -- NUMWORDS_A                         ; 1600                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 18                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1600                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                      ;
;     -- WIDTH_A                            ; 18                                                                                                                             ;
;     -- NUMWORDS_A                         ; 1600                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 18                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1600                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; moon_patrol_sound_board:moon_patrol_sound_board|spram:cpu_ram|altsyncram:altsyncram_component                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                              ;
;     -- NUMWORDS_A                         ; 128                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:0:rom_inst|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:1:rom_inst|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:2:rom_inst|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:3:rom_inst|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:0:char_rom_inst|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:1:char_rom_inst|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 8                                                                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 8                                                                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:0:bg_rom_inst|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:1:bg_rom_inst|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:2:bg_rom_inst|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; PACE:pace_inst|platform:platform_inst|dpram:vram_inst|altsyncram:altsyncram_component                                          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 8                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; PACE:pace_inst|platform:platform_inst|dpram:cram_inst|altsyncram:altsyncram_component                                          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 8                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; PACE:pace_inst|platform:platform_inst|spram:wram_inst|altsyncram:altsyncram_component                                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                              ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; moon_patrol_sound_board:moon_patrol_sound_board|moon_patrol_sound_prog:cpu_prog_rom|altsyncram:rom_data_rtl_0                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
; Entity Instance                           ; PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|altsyncram:Mux0_rtl_0                                   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                            ;
;     -- WIDTH_A                            ; 12                                                                                                                             ;
;     -- NUMWORDS_A                         ; 128                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                            ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                 ;
; Entity Instance            ; PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|altshift_taps:\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                 ;
;     -- TAP_DISTANCE        ; 8                                                                                                                                                 ;
;     -- WIDTH               ; 5                                                                                                                                                 ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst"   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; video_o.de ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "PACE:pace_inst|platform:platform_inst|dpram:cram_inst" ;
+--------+-------+----------+-------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                               ;
+--------+-------+----------+-------------------------------------------------------+
; wren_a ; Input ; Info     ; Stuck at GND                                          ;
+--------+-------+----------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "PACE:pace_inst|platform:platform_inst|dpram:vram_inst" ;
+--------+-------+----------+-------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                               ;
+--------+-------+----------+-------------------------------------------------------+
; wren_a ; Input ; Info     ; Stuck at GND                                          ;
+--------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst" ;
+--------------+-------+----------+------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                  ;
+--------------+-------+----------+------------------------------------------------------------------------------------------+
; address_a[4] ; Input ; Info     ; Stuck at GND                                                                             ;
; address_b[4] ; Input ; Info     ; Stuck at VCC                                                                             ;
+--------------+-------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst" ;
+--------------+-------+----------+------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                  ;
+--------------+-------+----------+------------------------------------------------------------------------------------------+
; address_a[4] ; Input ; Info     ; Stuck at GND                                                                             ;
; address_b[4] ; Input ; Info     ; Stuck at VCC                                                                             ;
+--------------+-------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0"    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; inte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP"              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rfsh_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; halt_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busak_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst"                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; m1      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem_rd  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_rd   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wait_n  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; busrq_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; intack  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nmi     ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PACE:pace_inst"                                                                                                   ;
+------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                               ; Type   ; Severity ; Details                                                                             ;
+------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; clkrst_i.clk[2..3]                 ; Input  ; Info     ; Stuck at GND                                                                        ;
; leds_o                             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inputs_i.ps2_kclk                  ; Input  ; Info     ; Stuck at GND                                                                        ;
; inputs_i.ps2_kdat                  ; Input  ; Info     ; Stuck at GND                                                                        ;
; inputs_i.ps2_mclk                  ; Input  ; Info     ; Stuck at GND                                                                        ;
; inputs_i.ps2_mdat                  ; Input  ; Info     ; Stuck at GND                                                                        ;
; inputs_i.jamma_n.coin_cnt          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inputs_i.jamma_n.service           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inputs_i.jamma_n.tilt              ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inputs_i.jamma_n.test              ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inputs_i.jamma_n.coin[2]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inputs_i.jamma_n.p[1].button[3..5] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inputs_i.jamma_n.p[2].up           ; Input  ; Info     ; Stuck at GND                                                                        ;
; inputs_i.jamma_n.p[2].down         ; Input  ; Info     ; Stuck at GND                                                                        ;
; inputs_i.jamma_n.p[2].left         ; Input  ; Info     ; Stuck at GND                                                                        ;
; inputs_i.jamma_n.p[2].right        ; Input  ; Info     ; Stuck at GND                                                                        ;
; inputs_i.jamma_n.p[2].button[3..5] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inputs_i.jamma_n.p[2].button[1..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; inputs_i.analogue                  ; Input  ; Info     ; Stuck at GND                                                                        ;
; video_i.clk_ena                    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; video_o.clk                        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; video_o.rgb.r[3..0]                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; video_o.rgb.g[3..0]                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; video_o.rgb.b[3..0]                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; video_o.hblank                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; video_o.vblank                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; video_o.de                         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "dac:dac"       ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; res_n_i ; Input ; Info     ; Stuck at VCC ;
+---------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2"                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_da_oe_l  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_a8       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_bc2      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_sel_l    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_chan     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_ioa      ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_ioa      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_ioa_oe_l ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_iob      ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_iob      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_iob_oe_l ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena        ; Input  ; Info     ; Stuck at VCC                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1"                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; o_da_oe_l   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_a8        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_bc2       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_sel_l     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_chan      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_ioa       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_ioa_oe_l  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_iob       ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_iob[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_iob[1]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_iob_oe_l  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena         ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu"                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; vma      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hold     ; Input  ; Info     ; Stuck at GND                                                                        ;
; halt     ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_alu ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; test_cc  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "moon_patrol_sound_board:moon_patrol_sound_board"                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dbg_cpu_addr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:u_keyboard"                                                                          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset          ; Input  ; Info     ; Stuck at GND                                                                        ;
; joystick[9..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; joystick[5]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_mist:video_mist_inst"                                                                                                                         ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                      ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; scan_disable ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; ypbpr_full   ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; line_start   ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; mono         ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; ypbpr        ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist_io:mist_io_inst"                                                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SPI_DO            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; switches          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; buttons[0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; scan_disable      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ypbpr             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; joystick_1        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; joystick_0        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; status[31..6]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; status[0]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; joystick_analog_0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_analog_1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_conf           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_sdhc           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; img_mounted       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; img_size          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_lba            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_rd             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_wr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_ack            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_ack_conf       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_buff_addr      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_buff_dout      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sd_buff_din       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sd_buff_wr        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ioctl_download    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ioctl_index       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ioctl_wr          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ioctl_addr        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ioctl_dout        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Nov 08 00:51:15 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mpatrol -c mpatrol
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file src/t80/z80.vhd
    Info (12022): Found design unit 1: Z80-SYN
    Info (12023): Found entity 1: Z80
Info (12021): Found 2 design units, including 1 entities, in source file src/t80/t80se.vhd
    Info (12022): Found design unit 1: T80se-rtl
    Info (12023): Found entity 1: T80se
Info (12021): Found 2 design units, including 1 entities, in source file src/t80/t80_reg.vhd
    Info (12022): Found design unit 1: T80_Reg-rtl
    Info (12023): Found entity 1: T80_Reg
Info (12021): Found 1 design units, including 0 entities, in source file src/t80/t80_pack.vhd
    Info (12022): Found design unit 1: T80_Pack
Info (12021): Found 2 design units, including 1 entities, in source file src/t80/t80_mcode.vhd
    Info (12022): Found design unit 1: T80_MCode-rtl
    Info (12023): Found entity 1: T80_MCode
Info (12021): Found 2 design units, including 1 entities, in source file src/t80/t80_alu.vhd
    Info (12022): Found design unit 1: T80_ALU-rtl
    Info (12023): Found entity 1: T80_ALU
Info (12021): Found 2 design units, including 1 entities, in source file src/t80/t80.vhd
    Info (12022): Found design unit 1: T80-rtl
    Info (12023): Found entity 1: T80
Info (12021): Found 2 design units, including 1 entities, in source file src/ym2149_linmix_sep.vhd
    Info (12022): Found design unit 1: YM2149-RTL
    Info (12023): Found entity 1: YM2149
Info (12021): Found 1 design units, including 0 entities, in source file src/video_controller_pkg.vhd
    Info (12022): Found design unit 1: video_controller_pkg
Info (12021): Found 2 design units, including 1 entities, in source file src/video_controller.vhd
    Info (12022): Found design unit 1: pace_video_controller-SYN
    Info (12023): Found entity 1: pace_video_controller
Info (12021): Found 2 design units, including 1 entities, in source file src/tilemapctl.vhd
    Info (12022): Found design unit 1: TILEMAP_1-tile1
    Info (12023): Found entity 1: TILEMAP_1
Info (12021): Found 2 design units, including 1 entities, in source file src/sprom.vhd
    Info (12022): Found design unit 1: sprom-SYN
    Info (12023): Found entity 1: sprom
Info (12021): Found 2 design units, including 1 entities, in source file src/spritereg.vhd
    Info (12022): Found design unit 1: sptReg-SYN
    Info (12023): Found entity 1: sptReg
Info (12021): Found 2 design units, including 1 entities, in source file src/spritectl.vhd
    Info (12022): Found design unit 1: spritectl-SYN
    Info (12023): Found entity 1: spritectl
Info (12021): Found 1 design units, including 0 entities, in source file src/sprite_pkg_body.vhd
    Info (12022): Found design unit 1: sprite_pkg-body
Info (12021): Found 1 design units, including 0 entities, in source file src/sprite_pkg.vhd
    Info (12022): Found design unit 1: sprite_pkg
Info (12021): Found 2 design units, including 1 entities, in source file src/spram.vhd
    Info (12022): Found design unit 1: spram-SYN
    Info (12023): Found entity 1: spram
Info (12021): Found 1 design units, including 0 entities, in source file src/platform_variant_pkg.vhd
    Info (12022): Found design unit 1: platform_variant_pkg
Info (12021): Found 2 design units, including 1 entities, in source file src/platform.vhd
    Info (12022): Found design unit 1: platform-SYN
    Info (12023): Found entity 1: platform
Info (12021): Found 1 design units, including 0 entities, in source file src/pace_pkg.vhd
    Info (12022): Found design unit 1: pace_pkg
Info (12021): Found 2 design units, including 1 entities, in source file src/pace.vhd
    Info (12022): Found design unit 1: PACE-SYN
    Info (12023): Found entity 1: PACE
Info (12021): Found 2 design units, including 1 entities, in source file src/inputs.vhd
    Info (12022): Found design unit 1: inputs-SYN
    Info (12023): Found entity 1: inputs
Info (12021): Found 2 design units, including 1 entities, in source file src/input_mapper.vhd
    Info (12022): Found design unit 1: inputmapper-SYN
    Info (12023): Found entity 1: inputmapper
Info (12021): Found 2 design units, including 1 entities, in source file src/graphics.vhd
    Info (12022): Found design unit 1: Graphics-SYN
    Info (12023): Found entity 1: Graphics
Info (12021): Found 2 design units, including 1 entities, in source file src/dprom_2r.vhd
    Info (12022): Found design unit 1: dprom_2r-SYN
    Info (12023): Found entity 1: dprom_2r
Info (12021): Found 2 design units, including 1 entities, in source file src/dpram.vhd
    Info (12022): Found design unit 1: dpram-SYN
    Info (12023): Found entity 1: dpram
Info (12021): Found 2 design units, including 1 entities, in source file src/clk_div.vhd
    Info (12022): Found design unit 1: clk_div-SYN
    Info (12023): Found entity 1: clk_div
Info (12021): Found 2 design units, including 1 entities, in source file src/bitmap3_ctl.vhd
    Info (12022): Found design unit 1: BITMAP_3-bit3
    Info (12023): Found entity 1: BITMAP_3
Info (12021): Found 2 design units, including 1 entities, in source file src/bitmap2_ctl.vhd
    Info (12022): Found design unit 1: BITMAP_2-bit2
    Info (12023): Found entity 1: BITMAP_2
Info (12021): Found 2 design units, including 1 entities, in source file src/bitmap1_ctl.vhd
    Info (12022): Found design unit 1: BITMAP_1-bit1
    Info (12023): Found entity 1: BITMAP_1
Info (12021): Found 2 design units, including 1 entities, in source file src/i82c55.vhd
    Info (12022): Found design unit 1: I82C55-RTL
    Info (12023): Found entity 1: I82C55
Info (12021): Found 1 design units, including 1 entities, in source file src/keyboard.v
    Info (12023): Found entity 1: keyboard
Info (12021): Found 2 design units, including 1 entities, in source file src/moon_patrol_sound_board.vhd
    Info (12022): Found design unit 1: moon_patrol_sound_board-struct
    Info (12023): Found entity 1: moon_patrol_sound_board
Info (12021): Found 2 design units, including 1 entities, in source file src/cpu68.vhd
    Info (12022): Found design unit 1: cpu68-CPU_ARCH
    Info (12023): Found entity 1: cpu68
Info (12021): Found 2 design units, including 1 entities, in source file src/moon_patrol_sound_prog.vhd
    Info (12022): Found design unit 1: moon_patrol_sound_prog-prom
    Info (12023): Found entity 1: moon_patrol_sound_prog
Info (12021): Found 2 design units, including 1 entities, in source file src/dac.vhd
    Info (12022): Found design unit 1: dac-rtl
    Info (12023): Found entity 1: dac
Info (12021): Found 1 design units, including 0 entities, in source file src/video_controller_pkg_body.vhd
    Info (12022): Found design unit 1: video_controller_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file src/video_mixer.vhd
    Info (12022): Found design unit 1: pace_video_mixer-SYN
    Info (12023): Found entity 1: pace_video_mixer
Info (12021): Found 2 design units, including 1 entities, in source file src/mpatrol.vhd
    Info (12022): Found design unit 1: mpatrol-SYN
    Info (12023): Found entity 1: mpatrol
Info (12021): Found 7 design units, including 7 entities, in source file src/hq2x.sv
    Info (12023): Found entity 1: hq2x_in
    Info (12023): Found entity 2: hq2x_out
    Info (12023): Found entity 3: hq2x_buf
    Info (12023): Found entity 4: DiffCheck
    Info (12023): Found entity 5: InnerBlend
    Info (12023): Found entity 6: Blend
    Info (12023): Found entity 7: Hq2x
Info (12021): Found 1 design units, including 1 entities, in source file src/scandoubler.v
    Info (12023): Found entity 1: scandoubler
Info (12021): Found 1 design units, including 1 entities, in source file src/video_mist.sv
    Info (12023): Found entity 1: video_mist
Info (12021): Found 1 design units, including 1 entities, in source file src/osd.v
    Info (12023): Found entity 1: osd
Info (12021): Found 1 design units, including 1 entities, in source file src/mist_io.v
    Info (12023): Found entity 1: mist_io
Info (12021): Found 2 design units, including 1 entities, in source file src/sprite_array.vhd
    Info (12022): Found design unit 1: sprite_array-SYN
    Info (12023): Found entity 1: sprite_array
Info (12021): Found 2 design units, including 1 entities, in source file src/clock.vhd
    Info (12022): Found design unit 1: clock-SYN
    Info (12023): Found entity 1: Clock
Warning (10236): Verilog HDL Implicit Net warning at mist_io.v(282): created implicit net for "ps2_mouse_clk"
Info (12127): Elaborating entity "mpatrol" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at mpatrol.vhd(48): used implicit default value for signal "SPI_SCK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mpatrol.vhd(49): used implicit default value for signal "SPI_DI" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mpatrol.vhd(50): used implicit default value for signal "SPI_SS2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mpatrol.vhd(51): used implicit default value for signal "SPI_SS3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at mpatrol.vhd(53): object "SPI_DO" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at mpatrol.vhd(54): used implicit default value for signal "CONF_DATA0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mpatrol.vhd(60): used implicit default value for signal "buttons_i" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mpatrol.vhd(61): used implicit default value for signal "switches_i" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at mpatrol.vhd(69): object "joystick1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mpatrol.vhd(70): object "joystick2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mpatrol.vhd(72): object "switches" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mpatrol.vhd(74): object "scan_disable" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mpatrol.vhd(75): object "ypbpr" assigned a value but never read
Info (12128): Elaborating entity "Clock" for hierarchy "Clock:Clock_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "Clock:Clock_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Clock:Clock_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "Clock:Clock_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2500"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "179"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "20"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "3"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "3"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "5"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "4"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_altpll.v
    Info (12023): Found entity 1: Clock_altpll
Info (12128): Elaborating entity "Clock_altpll" for hierarchy "Clock:Clock_inst|altpll:altpll_component|Clock_altpll:auto_generated"
Info (12128): Elaborating entity "mist_io" for hierarchy "mist_io:mist_io_inst"
Warning (10036): Verilog HDL or VHDL warning at mist_io.v(282): object "ps2_mouse_clk" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mist_io.v(102): object "b_data" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mist_io.v(121): object "core_type" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mist_io.v(124): object "sd_cmd" assigned a value but never read
Warning (10858): Verilog HDL warning at mist_io.v(126): object spi_do used but never assigned
Warning (10036): Verilog HDL or VHDL warning at mist_io.v(259): object "ps2_kbd_fifo" assigned a value but never read
Warning (10030): Net "spi_do" at mist_io.v(126) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "video_mist" for hierarchy "video_mist:video_mist_inst"
Info (12128): Elaborating entity "scandoubler" for hierarchy "video_mist:video_mist_inst|scandoubler:scandoubler"
Info (10264): Verilog HDL Case Statement information at scandoubler.v(102): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at scandoubler.v(126): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "Hq2x" for hierarchy "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x"
Info (12128): Elaborating entity "DiffCheck" for hierarchy "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|DiffCheck:diffcheck0"
Info (12128): Elaborating entity "Blend" for hierarchy "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|Blend:blender"
Info (12128): Elaborating entity "InnerBlend" for hierarchy "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|Blend:blender|InnerBlend:inner_blend1"
Info (12128): Elaborating entity "hq2x_in" for hierarchy "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in"
Info (12128): Elaborating entity "hq2x_buf" for hierarchy "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "800"
    Info (12134): Parameter "numwords_b" = "800"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tbo1.tdf
    Info (12023): Found entity 1: altsyncram_tbo1
Info (12128): Elaborating entity "altsyncram_tbo1" for hierarchy "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated"
Info (12128): Elaborating entity "hq2x_out" for hierarchy "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out"
Info (12128): Elaborating entity "hq2x_buf" for hierarchy "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1600"
    Info (12134): Parameter "numwords_b" = "1600"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_teo1.tdf
    Info (12023): Found entity 1: altsyncram_teo1
Info (12128): Elaborating entity "altsyncram_teo1" for hierarchy "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated"
Info (12128): Elaborating entity "osd" for hierarchy "video_mist:video_mist_inst|osd:osd"
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:u_keyboard"
Info (12128): Elaborating entity "moon_patrol_sound_board" for hierarchy "moon_patrol_sound_board:moon_patrol_sound_board"
Info (12128): Elaborating entity "cpu68" for hierarchy "moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu"
Info (12128): Elaborating entity "moon_patrol_sound_prog" for hierarchy "moon_patrol_sound_board:moon_patrol_sound_board|moon_patrol_sound_prog:cpu_prog_rom"
Info (12128): Elaborating entity "spram" for hierarchy "moon_patrol_sound_board:moon_patrol_sound_board|spram:cpu_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "moon_patrol_sound_board:moon_patrol_sound_board|spram:cpu_ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "moon_patrol_sound_board:moon_patrol_sound_board|spram:cpu_ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "moon_patrol_sound_board:moon_patrol_sound_board|spram:cpu_ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_45g1.tdf
    Info (12023): Found entity 1: altsyncram_45g1
Info (12128): Elaborating entity "altsyncram_45g1" for hierarchy "moon_patrol_sound_board:moon_patrol_sound_board|spram:cpu_ram|altsyncram:altsyncram_component|altsyncram_45g1:auto_generated"
Info (12128): Elaborating entity "YM2149" for hierarchy "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1"
Info (12128): Elaborating entity "dac" for hierarchy "dac:dac"
Info (12128): Elaborating entity "PACE" for hierarchy "PACE:pace_inst"
Info (12128): Elaborating entity "inputs" for hierarchy "PACE:pace_inst|inputs:inputs_inst"
Warning (10036): Verilog HDL or VHDL warning at Inputs.VHD(33): object "tick_1us" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at Inputs.VHD(34): used implicit default value for signal "ps2_reset" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Inputs.VHD(35): used implicit default value for signal "ps2_press" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Inputs.VHD(36): used implicit default value for signal "ps2_release" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Inputs.VHD(37): used implicit default value for signal "ps2_scancode" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "inputmapper" for hierarchy "PACE:pace_inst|inputs:inputs_inst|inputmapper:inputmapper_inst"
Warning (10631): VHDL Process Statement warning at input_mapper.vhd(37): inferring latch(es) for signal or variable "jamma_v", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "jamma_v[2].d[0]" at input_mapper.vhd(44)
Info (10041): Inferred latch for "jamma_v[2].d[1]" at input_mapper.vhd(44)
Info (10041): Inferred latch for "jamma_v[2].d[2]" at input_mapper.vhd(44)
Info (10041): Inferred latch for "jamma_v[2].d[3]" at input_mapper.vhd(44)
Info (10041): Inferred latch for "jamma_v[2].d[5]" at input_mapper.vhd(44)
Info (10041): Inferred latch for "jamma_v[2].d[6]" at input_mapper.vhd(44)
Info (10041): Inferred latch for "jamma_v[2].d[7]" at input_mapper.vhd(44)
Info (10041): Inferred latch for "jamma_v[1].d[4]" at input_mapper.vhd(44)
Info (10041): Inferred latch for "jamma_v[1].d[6]" at input_mapper.vhd(44)
Info (10041): Inferred latch for "jamma_v[0].d[4]" at input_mapper.vhd(44)
Info (10041): Inferred latch for "jamma_v[0].d[5]" at input_mapper.vhd(44)
Info (10041): Inferred latch for "jamma_v[0].d[6]" at input_mapper.vhd(44)
Info (10041): Inferred latch for "jamma_v[0].d[7]" at input_mapper.vhd(44)
Info (12128): Elaborating entity "platform" for hierarchy "PACE:pace_inst|platform:platform_inst"
Info (12128): Elaborating entity "clk_div" for hierarchy "PACE:pace_inst|platform:platform_inst|clk_div:\BLK_CPU:clk_en_inst"
Info (12128): Elaborating entity "Z80" for hierarchy "PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst"
Warning (10036): Verilog HDL or VHDL warning at Z80.vhd(78): object "fetch" assigned a value but never read
Info (12128): Elaborating entity "T80se" for hierarchy "PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP"
Info (12128): Elaborating entity "T80" for hierarchy "PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0"
Info (12128): Elaborating entity "T80_MCode" for hierarchy "PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|T80_MCode:mcode"
Info (12128): Elaborating entity "T80_ALU" for hierarchy "PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|T80_ALU:alu"
Info (12128): Elaborating entity "T80_Reg" for hierarchy "PACE:pace_inst|platform:platform_inst|Z80:\BLK_CPU:cpu_inst|T80se:Z80_uP|T80:u0|T80_Reg:Regs"
Info (12128): Elaborating entity "sprom" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:0:rom_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:0:rom_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:0:rom_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:0:rom_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "roms/mpa-1.3m.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pga1.tdf
    Info (12023): Found entity 1: altsyncram_pga1
Info (12128): Elaborating entity "altsyncram_pga1" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:0:rom_inst|altsyncram:altsyncram_component|altsyncram_pga1:auto_generated"
Info (12128): Elaborating entity "sprom" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:1:rom_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:1:rom_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:1:rom_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:1:rom_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "roms/mpa-2.3l.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qga1.tdf
    Info (12023): Found entity 1: altsyncram_qga1
Info (12128): Elaborating entity "altsyncram_qga1" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:1:rom_inst|altsyncram:altsyncram_component|altsyncram_qga1:auto_generated"
Info (12128): Elaborating entity "sprom" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:2:rom_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:2:rom_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:2:rom_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:2:rom_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "roms/mpa-3.3k.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rga1.tdf
    Info (12023): Found entity 1: altsyncram_rga1
Info (12128): Elaborating entity "altsyncram_rga1" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:2:rom_inst|altsyncram:altsyncram_component|altsyncram_rga1:auto_generated"
Info (12128): Elaborating entity "sprom" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:3:rom_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:3:rom_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:3:rom_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:3:rom_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "roms/mpa-4.3j.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sga1.tdf
    Info (12023): Found entity 1: altsyncram_sga1
Info (12128): Elaborating entity "altsyncram_sga1" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_CPU_ROMS:GEN_CPU_ROMS:3:rom_inst|altsyncram:altsyncram_component|altsyncram_sga1:auto_generated"
Info (12128): Elaborating entity "sprom" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:0:char_rom_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:0:char_rom_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:0:char_rom_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:0:char_rom_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "roms/mpe-5.3e.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tga1.tdf
    Info (12023): Found entity 1: altsyncram_tga1
Info (12128): Elaborating entity "altsyncram_tga1" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:0:char_rom_inst|altsyncram:altsyncram_component|altsyncram_tga1:auto_generated"
Info (12128): Elaborating entity "sprom" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:1:char_rom_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:1:char_rom_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:1:char_rom_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:1:char_rom_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "roms/mpe-4.3f.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uga1.tdf
    Info (12023): Found entity 1: altsyncram_uga1
Info (12128): Elaborating entity "altsyncram_uga1" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_CHAR_ROMS:1:char_rom_inst|altsyncram:altsyncram_component|altsyncram_uga1:auto_generated"
Info (12128): Elaborating entity "dprom_2r" for hierarchy "PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "roms/mpb-2.3m.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b682.tdf
    Info (12023): Found entity 1: altsyncram_b682
Info (12128): Elaborating entity "altsyncram_b682" for hierarchy "PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_b682:auto_generated"
Info (12128): Elaborating entity "dprom_2r" for hierarchy "PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "roms/mpb-1.3n.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c682.tdf
    Info (12023): Found entity 1: altsyncram_c682
Info (12128): Elaborating entity "altsyncram_c682" for hierarchy "PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_c682:auto_generated"
Info (12128): Elaborating entity "sprom" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:0:bg_rom_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:0:bg_rom_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:0:bg_rom_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:0:bg_rom_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "roms/mpe-3.3h.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vga1.tdf
    Info (12023): Found entity 1: altsyncram_vga1
Info (12128): Elaborating entity "altsyncram_vga1" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:0:bg_rom_inst|altsyncram:altsyncram_component|altsyncram_vga1:auto_generated"
Info (12128): Elaborating entity "sprom" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:1:bg_rom_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:1:bg_rom_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:1:bg_rom_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:1:bg_rom_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "roms/mpe-2.3k.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ha1.tdf
    Info (12023): Found entity 1: altsyncram_0ha1
Info (12128): Elaborating entity "altsyncram_0ha1" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:1:bg_rom_inst|altsyncram:altsyncram_component|altsyncram_0ha1:auto_generated"
Info (12128): Elaborating entity "sprom" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:2:bg_rom_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:2:bg_rom_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:2:bg_rom_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:2:bg_rom_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "roms/mpe-1.3l.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ha1.tdf
    Info (12023): Found entity 1: altsyncram_1ha1
Info (12128): Elaborating entity "altsyncram_1ha1" for hierarchy "PACE:pace_inst|platform:platform_inst|sprom:\BLK_GFX_ROMS:GEN_BG_ROMS:2:bg_rom_inst|altsyncram:altsyncram_component|altsyncram_1ha1:auto_generated"
Info (12128): Elaborating entity "dpram" for hierarchy "PACE:pace_inst|platform:platform_inst|dpram:vram_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "PACE:pace_inst|platform:platform_inst|dpram:vram_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "PACE:pace_inst|platform:platform_inst|dpram:vram_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "PACE:pace_inst|platform:platform_inst|dpram:vram_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tgd2.tdf
    Info (12023): Found entity 1: altsyncram_tgd2
Info (12128): Elaborating entity "altsyncram_tgd2" for hierarchy "PACE:pace_inst|platform:platform_inst|dpram:vram_inst|altsyncram:altsyncram_component|altsyncram_tgd2:auto_generated"
Info (12128): Elaborating entity "spram" for hierarchy "PACE:pace_inst|platform:platform_inst|spram:wram_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "PACE:pace_inst|platform:platform_inst|spram:wram_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "PACE:pace_inst|platform:platform_inst|spram:wram_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "PACE:pace_inst|platform:platform_inst|spram:wram_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_28g1.tdf
    Info (12023): Found entity 1: altsyncram_28g1
Info (12128): Elaborating entity "altsyncram_28g1" for hierarchy "PACE:pace_inst|platform:platform_inst|spram:wram_inst|altsyncram:altsyncram_component|altsyncram_28g1:auto_generated"
Info (12128): Elaborating entity "Graphics" for hierarchy "PACE:pace_inst|Graphics:graphics_inst"
Info (12128): Elaborating entity "pace_video_controller" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst"
Info (12128): Elaborating entity "pace_video_mixer" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|pace_video_mixer:pace_video_mixer_inst"
Info (12128): Elaborating entity "BITMAP_1" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|BITMAP_1:forground_bitmapctl_inst1"
Info (12128): Elaborating entity "BITMAP_2" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|BITMAP_2:forground_bitmapctl_inst2"
Info (12128): Elaborating entity "BITMAP_3" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|BITMAP_3:forground_bitmapctl_inst3"
Info (12128): Elaborating entity "TILEMAP_1" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst"
Info (12128): Elaborating entity "sprite_array" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:0:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:0:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:1:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:1:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:2:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:2:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:3:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:3:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:4:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:4:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:5:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:5:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:6:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:6:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:7:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:7:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:8:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:8:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:9:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:9:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:10:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:10:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:11:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:11:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:12:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:12:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:13:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:13:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:14:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:14:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:15:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:15:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:16:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:16:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:17:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:17:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:18:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:18:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:19:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:19:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:20:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:20:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:21:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:21:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:22:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:22:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:23:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:23:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:24:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:24:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:25:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:25:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:26:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:26:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:27:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:27:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:28:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:28:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:29:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:29:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:30:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:30:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:31:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:31:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:32:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:32:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:33:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:33:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:34:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:34:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:35:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:35:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:36:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:36:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:37:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:37:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:38:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:38:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:39:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:39:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:40:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:40:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:41:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:41:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:42:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:42:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:43:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:43:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:44:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:44:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:45:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:45:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:46:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:46:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:47:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:47:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:48:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:48:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:49:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:49:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:50:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:50:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:51:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:51:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:52:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:52:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:53:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:53:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:54:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:54:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:55:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:55:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:56:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:56:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:57:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:57:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:58:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:58:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:59:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:59:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:60:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:60:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:61:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:61:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:62:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:62:sptCtl_inst"
Info (12128): Elaborating entity "sptReg" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|sptReg:\GEN_REGS:63:sptReg_inst"
Info (12128): Elaborating entity "spritectl" for hierarchy "PACE:pace_inst|Graphics:graphics_inst|sprite_array:sprites_inst|spritectl:\GEN_REGS:63:sptCtl_inst"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_teo1:auto_generated|q_b[17]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "video_mist:video_mist_inst|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_tbo1:auto_generated|q_b[17]"
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|Ram0" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|Ram0" is uninferred due to inappropriate RAM size
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "moon_patrol_sound_board:moon_patrol_sound_board|moon_patrol_sound_prog:cpu_prog_rom|rom_data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/mpatrol.ram0_moon_patrol_sound_prog_8712dad4.hdl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|Mux0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to mpatrol.mpatrol0.rtl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 5
Info (12130): Elaborated megafunction instantiation "moon_patrol_sound_board:moon_patrol_sound_board|moon_patrol_sound_prog:cpu_prog_rom|altsyncram:rom_data_rtl_0"
Info (12133): Instantiated megafunction "moon_patrol_sound_board:moon_patrol_sound_board|moon_patrol_sound_prog:cpu_prog_rom|altsyncram:rom_data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/mpatrol.ram0_moon_patrol_sound_prog_8712dad4.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uk81.tdf
    Info (12023): Found entity 1: altsyncram_uk81
Info (12130): Elaborated megafunction instantiation "PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|altsyncram:Mux0_rtl_0"
Info (12133): Instantiated megafunction "PACE:pace_inst|Graphics:graphics_inst|TILEMAP_1:foreground_mapctl_inst|altsyncram:Mux0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "mpatrol.mpatrol0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tlv.tdf
    Info (12023): Found entity 1: altsyncram_tlv
Info (12130): Elaborated megafunction instantiation "PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|altshift_taps:\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0"
Info (12133): Instantiated megafunction "PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|altshift_taps:\BLK_VIDEO_O:video_o_proc:hsync_v_r[0]_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_1jm.tdf
    Info (12023): Found entity 1: shift_taps_1jm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4va1.tdf
    Info (12023): Found entity 1: altsyncram_4va1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_apf.tdf
    Info (12023): Found entity 1: cntr_apf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf
    Info (12023): Found entity 1: cmpr_pgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09h.tdf
    Info (12023): Found entity 1: cntr_09h
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "ps2_kbd_clk" has no driver
    Warning (13040): Bidir "ps2_kbd_data" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_vol[4]" is converted into an equivalent circuit using register "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_vol[4]~_emulated" and latch "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_vol[4]~1"
    Warning (13310): Register "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_vol[0]" is converted into an equivalent circuit using register "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_vol[0]~_emulated" and latch "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_vol[4]~1"
    Warning (13310): Register "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_vol[1]" is converted into an equivalent circuit using register "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_vol[1]~_emulated" and latch "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_vol[4]~1"
    Warning (13310): Register "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_vol[2]" is converted into an equivalent circuit using register "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_vol[2]~_emulated" and latch "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_vol[4]~1"
    Warning (13310): Register "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_vol[3]" is converted into an equivalent circuit using register "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_vol[3]~_emulated" and latch "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_vol[4]~1"
    Warning (13310): Register "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_vol[4]" is converted into an equivalent circuit using register "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_vol[4]~_emulated" and latch "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_vol[4]~1"
    Warning (13310): Register "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_vol[0]" is converted into an equivalent circuit using register "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_vol[0]~_emulated" and latch "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_vol[4]~1"
    Warning (13310): Register "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_vol[1]" is converted into an equivalent circuit using register "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_vol[1]~_emulated" and latch "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_vol[4]~1"
    Warning (13310): Register "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_vol[2]" is converted into an equivalent circuit using register "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_vol[2]~_emulated" and latch "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_vol[4]~1"
    Warning (13310): Register "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_vol[3]" is converted into an equivalent circuit using register "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_vol[3]~_emulated" and latch "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_vol[4]~1"
    Warning (13310): Register "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_inc" is converted into an equivalent circuit using register "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_inc~_emulated" and latch "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_inc~1"
    Warning (13310): Register "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_inc" is converted into an equivalent circuit using register "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_inc~_emulated" and latch "moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_inc~1"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_VS" is stuck at VCC
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register \GEN_RESETS:1:rst_r[2] will power up to High
    Critical Warning (18010): Register \GEN_RESETS:1:rst_r[1] will power up to High
    Critical Warning (18010): Register \GEN_RESETS:1:rst_r[0] will power up to High
    Critical Warning (18010): Register \GEN_RESETS:0:rst_r[2] will power up to High
    Critical Warning (18010): Register \GEN_RESETS:0:rst_r[1] will power up to High
    Critical Warning (18010): Register PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|vblank_s will power up to High
    Critical Warning (18010): Register PACE:pace_inst|Graphics:graphics_inst|pace_video_controller:pace_video_controller_inst|hblank_s will power up to High
    Critical Warning (18010): Register \GEN_RESETS:0:rst_r[0] will power up to High
    Critical Warning (18010): Register PACE:pace_inst|platform:platform_inst|\BLK_INTERRUPTS:count[12] will power up to High
    Critical Warning (18010): Register PACE:pace_inst|platform:platform_inst|\BLK_INTERRUPTS:count[9] will power up to High
    Critical Warning (18010): Register PACE:pace_inst|platform:platform_inst|\BLK_INTERRUPTS:count[8] will power up to High
    Critical Warning (18010): Register PACE:pace_inst|platform:platform_inst|\BLK_INTERRUPTS:count[5] will power up to High
    Critical Warning (18010): Register PACE:pace_inst|platform:platform_inst|\BLK_INTERRUPTS:count[2] will power up to High
Info (286030): Timing-Driven Synthesis is running
Info (17049): 602 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/Output/mpatrol.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "Clock:Clock_inst|altpll:altpll_component|Clock_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Info (21057): Implemented 22279 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 24 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 22094 logic cells
    Info (21064): Implemented 145 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 175 warnings
    Info: Peak virtual memory: 4906 megabytes
    Info: Processing ended: Thu Nov 08 00:52:29 2018
    Info: Elapsed time: 00:01:14
    Info: Total CPU time (on all processors): 00:01:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/Output/mpatrol.map.smsg.


