
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version N-2017.09-SP2 for linux64 - Nov 27, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/raid7_2/user09/r921132/.synopsys_dv_prefs.tcl
set search_path [list ./ ../01_RTL/ /home/raid7_1/userd/d06001/faraday_U18/CBDK/Synthesis $search_path]
./ ../01_RTL/ /home/raid7_1/userd/d06001/faraday_U18/CBDK/Synthesis {. /usr/cad/synopsys/synthesis/cur/libraries/syn /usr/cad/synopsys/synthesis/cur/minpower/syn /usr/cad/synopsys/synthesis/cur/dw/syn_ver /usr/cad/synopsys/synthesis/cur/dw/sim_ver}
set link_library {"fsa0m_a_generic_core_ss1p62v125c.db" "fsa0m_a_generic_core_ff1p98vm40c.db" "dw_foundation.sldb" }
"fsa0m_a_generic_core_ss1p62v125c.db" "fsa0m_a_generic_core_ff1p98vm40c.db" "dw_foundation.sldb" 
set target_library { "fsa0m_a_generic_core_ss1p62v125c.db" "fsa0m_a_generic_core_ff1p98vm40c.db" }
 "fsa0m_a_generic_core_ss1p62v125c.db" "fsa0m_a_generic_core_ff1p98vm40c.db" 
set symbol_library { "generic.sdb"}
 "generic.sdb"
set synthetic_library {"dw_foundation.sldb"}
"dw_foundation.sldb"
set default_schematic_options {-size infinite}
-size infinite
set hdlin_translate_off_skip_text "TRUE"
Information: Variable 'hdlin_translate_off_skip_text' is obsolete and is being ignored. (INFO-100)
TRUE
set edifout_netlist_only "TRUE"
TRUE
set verilogout_no_tri true
true
set plot_command {lpr -Plw}
lpr -Plw
set hdlin_auto_save_templates "TRUE"
TRUE
set compile_fix_multiple_port_nets "TRUE"
TRUE
set DESIGN "FFT"
FFT
set CLOCK "clk"
clk
set CLOCK_PERIOD 10.0
10.0
read_file -format verilog $DESIGN\.v
Loading db file '/home/raid7_1/userd/d06001/faraday_U18/CBDK/Synthesis/fsa0m_a_generic_core_ss1p62v125c.db'
Loading db file '/home/raid7_1/userd/d06001/faraday_U18/CBDK/Synthesis/fsa0m_a_generic_core_ff1p98vm40c.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'fsa0m_a_generic_core_ss1p62v125c'
  Loading link library 'fsa0m_a_generic_core_ff1p98vm40c'
  Loading link library 'gtech'
Loading verilog file '/home/raid7_2/user09/r921132/Hw1_environment_22/Hw1_environment/01_RTL/FFT.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file ../01_RTL//butter_fly_1.v
Opening include file ../01_RTL//butter_fly_2.v
Opening include file ../01_RTL//butter_fly_4.v
Opening include file ../01_RTL//butter_fly_8.v
Opening include file ../01_RTL//butter_fly_16.v
Opening include file ../01_RTL//rom2.v
Opening include file ../01_RTL//rom4.v
Opening include file ../01_RTL//rom8.v
Opening include file ../01_RTL//rom16.v
Opening include file ../01_RTL//shift_register_1.v
Opening include file ../01_RTL//shift_register_2.v
Opening include file ../01_RTL//shift_register_4.v
Opening include file ../01_RTL//shift_register_8.v
Opening include file ../01_RTL//shift_register_16.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/raid7_2/user09/r921132/Hw1_environment_22/Hw1_environment/01_RTL/FFT.v
Opening include file ../01_RTL//butter_fly_1.v
Opening include file ../01_RTL//butter_fly_2.v
Opening include file ../01_RTL//butter_fly_4.v
Opening include file ../01_RTL//butter_fly_8.v
Opening include file ../01_RTL//butter_fly_16.v
Opening include file ../01_RTL//rom2.v
Opening include file ../01_RTL//rom4.v
Opening include file ../01_RTL//rom8.v
Opening include file ../01_RTL//rom16.v
Opening include file ../01_RTL//shift_register_1.v
Opening include file ../01_RTL//shift_register_2.v
Opening include file ../01_RTL//shift_register_4.v
Opening include file ../01_RTL//shift_register_8.v
Opening include file ../01_RTL//shift_register_16.v
Warning:  ../01_RTL//butter_fly_1.v:23: unsigned to signed assignment occurs. (VER-318)
Warning:  ../01_RTL//butter_fly_1.v:24: unsigned to signed assignment occurs. (VER-318)
Warning:  ../01_RTL//butter_fly_1.v:37: signed to unsigned assignment occurs. (VER-318)
Warning:  ../01_RTL//butter_fly_1.v:38: signed to unsigned assignment occurs. (VER-318)
Warning:  ../01_RTL//butter_fly_1.v:45: signed to unsigned assignment occurs. (VER-318)
Warning:  ../01_RTL//butter_fly_1.v:46: signed to unsigned assignment occurs. (VER-318)
Warning:  ../01_RTL//butter_fly_1.v:53: signed to unsigned assignment occurs. (VER-318)
Warning:  ../01_RTL//butter_fly_1.v:54: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 32 in file
	'../01_RTL//butter_fly_1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    user/auto     |
===============================================

Inferred memory devices in process
	in routine butter_fly_1 line 70 in file
		'../01_RTL//butter_fly_1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   curr_state_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   reg_counter_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      valid_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  ../01_RTL//butter_fly_2.v:57: signed to unsigned part selection occurs. (VER-318)
Warning:  ../01_RTL//butter_fly_2.v:58: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 36 in file
	'../01_RTL//butter_fly_2.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            37            |    user/auto     |
===============================================

Inferred memory devices in process
	in routine butter_fly_2 line 74 in file
		'../01_RTL//butter_fly_2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   curr_state_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   reg_counter_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      valid_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  ../01_RTL//butter_fly_4.v:55: signed to unsigned part selection occurs. (VER-318)
Warning:  ../01_RTL//butter_fly_4.v:56: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 34 in file
	'../01_RTL//butter_fly_4.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |    user/auto     |
===============================================

Inferred memory devices in process
	in routine butter_fly_4 line 72 in file
		'../01_RTL//butter_fly_4.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   curr_state_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   reg_counter_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      valid_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  ../01_RTL//butter_fly_8.v:55: signed to unsigned part selection occurs. (VER-318)
Warning:  ../01_RTL//butter_fly_8.v:56: signed to unsigned part selection occurs. (VER-318)
Warning:  ../01_RTL//butter_fly_8.v:35: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Inferred memory devices in process
	in routine butter_fly_8 line 81 in file
		'../01_RTL//butter_fly_8.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   curr_state_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   reg_counter_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      valid_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  ../01_RTL//butter_fly_16.v:57: signed to unsigned part selection occurs. (VER-318)
Warning:  ../01_RTL//butter_fly_16.v:58: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine butter_fly_16 line 75 in file
		'../01_RTL//butter_fly_16.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   curr_state_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   reg_counter_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      valid_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 8 in file
	'../01_RTL//rom2.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            9             |    auto/auto     |
===============================================
Warning:  ../01_RTL//shift_register_1.v:15: unsigned to signed assignment occurs. (VER-318)
Warning:  ../01_RTL//shift_register_1.v:16: unsigned to signed assignment occurs. (VER-318)
Warning:  ../01_RTL//shift_register_1.v:36: signed to unsigned conversion occurs. (VER-318)
Warning:  ../01_RTL//shift_register_1.v:37: signed to unsigned conversion occurs. (VER-318)
Warning:  ../01_RTL//shift_register_1.v:43: signed to unsigned conversion occurs. (VER-318)
Warning:  ../01_RTL//shift_register_1.v:44: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine shift_register_1 line 27 in file
		'../01_RTL//shift_register_1.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| shift_register_imag_reg | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
|       counter_reg       | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|        valid_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| shift_register_real_reg | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Warning:  ../01_RTL//shift_register_2.v:15: unsigned to signed assignment occurs. (VER-318)
Warning:  ../01_RTL//shift_register_2.v:16: unsigned to signed assignment occurs. (VER-318)
Warning:  ../01_RTL//shift_register_2.v:36: signed to unsigned conversion occurs. (VER-318)
Warning:  ../01_RTL//shift_register_2.v:37: signed to unsigned conversion occurs. (VER-318)
Warning:  ../01_RTL//shift_register_2.v:43: signed to unsigned conversion occurs. (VER-318)
Warning:  ../01_RTL//shift_register_2.v:44: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine shift_register_2 line 27 in file
		'../01_RTL//shift_register_2.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| shift_register_imag_reg | Flip-flop |  44   |  Y  | N  | Y  | N  | N  | N  | N  |
|       counter_reg       | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|        valid_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| shift_register_real_reg | Flip-flop |  44   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Warning:  ../01_RTL//shift_register_4.v:16: unsigned to signed assignment occurs. (VER-318)
Warning:  ../01_RTL//shift_register_4.v:17: unsigned to signed assignment occurs. (VER-318)
Warning:  ../01_RTL//shift_register_4.v:37: signed to unsigned conversion occurs. (VER-318)
Warning:  ../01_RTL//shift_register_4.v:38: signed to unsigned conversion occurs. (VER-318)
Warning:  ../01_RTL//shift_register_4.v:44: signed to unsigned conversion occurs. (VER-318)
Warning:  ../01_RTL//shift_register_4.v:45: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine shift_register_4 line 28 in file
		'../01_RTL//shift_register_4.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| shift_register_imag_reg | Flip-flop |  88   |  Y  | N  | Y  | N  | N  | N  | N  |
|       counter_reg       | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|        valid_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| shift_register_real_reg | Flip-flop |  88   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Warning:  ../01_RTL//shift_register_8.v:15: unsigned to signed assignment occurs. (VER-318)
Warning:  ../01_RTL//shift_register_8.v:16: unsigned to signed assignment occurs. (VER-318)
Warning:  ../01_RTL//shift_register_8.v:36: signed to unsigned conversion occurs. (VER-318)
Warning:  ../01_RTL//shift_register_8.v:37: signed to unsigned conversion occurs. (VER-318)
Warning:  ../01_RTL//shift_register_8.v:43: signed to unsigned conversion occurs. (VER-318)
Warning:  ../01_RTL//shift_register_8.v:44: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine shift_register_8 line 27 in file
		'../01_RTL//shift_register_8.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| shift_register_imag_reg | Flip-flop |  176  |  Y  | N  | Y  | N  | N  | N  | N  |
|       counter_reg       | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|        valid_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| shift_register_real_reg | Flip-flop |  176  |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Warning:  ../01_RTL//shift_register_16.v:15: unsigned to signed assignment occurs. (VER-318)
Warning:  ../01_RTL//shift_register_16.v:16: unsigned to signed assignment occurs. (VER-318)
Warning:  ../01_RTL//shift_register_16.v:36: signed to unsigned conversion occurs. (VER-318)
Warning:  ../01_RTL//shift_register_16.v:37: signed to unsigned conversion occurs. (VER-318)
Warning:  ../01_RTL//shift_register_16.v:43: signed to unsigned conversion occurs. (VER-318)
Warning:  ../01_RTL//shift_register_16.v:44: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine shift_register_16 line 27 in file
		'../01_RTL//shift_register_16.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| shift_register_imag_reg | Flip-flop |  352  |  Y  | N  | Y  | N  | N  | N  | N  |
|       counter_reg       | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|        valid_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| shift_register_real_reg | Flip-flop |  352  |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Warning:  /home/raid7_2/user09/r921132/Hw1_environment_22/Hw1_environment/01_RTL/FFT.v:113: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/raid7_2/user09/r921132/Hw1_environment_22/Hw1_environment/01_RTL/FFT.v:114: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 141 in file
	'/home/raid7_2/user09/r921132/Hw1_environment_22/Hw1_environment/01_RTL/FFT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           211            |    user/auto     |
===============================================

Inferred memory devices in process
	in routine FFT line 87 in file
		'/home/raid7_2/user09/r921132/Hw1_environment_22/Hw1_environment/01_RTL/FFT.v'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
| reg_stage4_data_imag_out_reg | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
| reg_stage2_data_imag_out_reg | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
| reg_stage2_data_real_out_reg | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
| reg_stage3_data_imag_out_reg | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
| reg_stage3_data_real_out_reg | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
|      output_counter_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|        reg_din_r_reg         | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
|        reg_din_i_reg         | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
|        reg_valid_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       reg_valid_16_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       reg_valid_8_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       reg_valid_4_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       reg_valid_2_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      reg_out_valid_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         r_dout_r_reg         | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|         r_dout_i_reg         | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
| reg_stage5_data_real_out_reg | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
| reg_stage5_data_imag_out_reg | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
| reg_stage4_data_real_out_reg | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
========================================================================================

Inferred memory devices in process
	in routine FFT line 141 in file
		'/home/raid7_2/user09/r921132/Hw1_environment_22/Hw1_environment/01_RTL/FFT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   reg_dout_i_reg    | Flip-flop |  512  |  Y  | N  | Y  | N  | N  | N  | N  |
|   reg_dout_r_reg    | Flip-flop |  512  |  Y  | N  | Y  | N  | N  | N  | N  |
|  ordering_done_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     FFT/133      |   32   |   32    |      5       |
======================================================
Presto compilation completed successfully.
Current design is now '/home/raid7_2/user09/r921132/Hw1_environment_22/Hw1_environment/01_RTL/butter_fly_1.db:butter_fly_1'
Loaded 15 designs.
Current design is 'butter_fly_1'.
butter_fly_1 butter_fly_2 butter_fly_4 butter_fly_8 butter_fly_16 Rom2 Rom4 Rom8 Rom16 shift_register_1 shift_register_2 shift_register_4 shift_register_8 shift_register_16 FFT
current_design $DESIGN
Current design is 'FFT'.
{FFT}
link

  Linking design 'FFT'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  fsa0m_a_generic_core_ss1p62v125c (library) /home/raid7_1/userd/d06001/faraday_U18/CBDK/Synthesis/fsa0m_a_generic_core_ss1p62v125c.db
  fsa0m_a_generic_core_ff1p98vm40c (library) /home/raid7_1/userd/d06001/faraday_U18/CBDK/Synthesis/fsa0m_a_generic_core_ff1p98vm40c.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

1
create_clock $CLOCK -period $CLOCK_PERIOD
1
set_ideal_network -no_propagate $CLOCK
1
set_dont_touch_network [get_ports clk]
1
set_clock_uncertainty  0.1  $CLOCK
1
set_input_delay  [ expr $CLOCK_PERIOD*0.5 ] -clock $CLOCK [all_inputs]
1
set_output_delay [ expr $CLOCK_PERIOD*0.5 ] -clock $CLOCK [all_outputs]
1
set_drive 1 [all_inputs]
1
set_load  0.05 [all_outputs]
1
set_operating_conditions -max WCCOM -min BCCOM
Using operating conditions 'WCCOM' found in library 'fsa0m_a_generic_core_ss1p62v125c'.
Using operating conditions 'BCCOM' found in library 'fsa0m_a_generic_core_ff1p98vm40c'.
1
set_min_library fsa0m_a_generic_core_ss1p62v125c.db -min_version fsa0m_a_generic_core_ff1p98vm40c.db
1
set_wire_load_model -name G5K -library fsa0m_a_generic_core_ss1p62v125c
1
set_wire_load_mode top
1
check_design
 
****************************************
check_design summary:
Version:     N-2017.09-SP2
Date:        Tue Apr  6 14:59:25 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     66
    Unconnected ports (LINT-28)                                     8
    Shorted outputs (LINT-31)                                      28
    Constant outputs (LINT-52)                                     30

Cells                                                              29
    Cells do not drive (LINT-1)                                    29

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'FFT', cell 'B_39' does not drive any nets. (LINT-1)
Warning: In design 'butter_fly_16', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'butter_fly_16', cell 'B_7' does not drive any nets. (LINT-1)
Warning: In design 'butter_fly_16', cell 'B_8' does not drive any nets. (LINT-1)
Warning: In design 'butter_fly_16', cell 'B_9' does not drive any nets. (LINT-1)
Warning: In design 'shift_register_16', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'shift_register_16', cell 'C2907' does not drive any nets. (LINT-1)
Warning: In design 'shift_register_16', cell 'C2911' does not drive any nets. (LINT-1)
Warning: In design 'butter_fly_8', cell 'B_8' does not drive any nets. (LINT-1)
Warning: In design 'butter_fly_8', cell 'B_9' does not drive any nets. (LINT-1)
Warning: In design 'butter_fly_8', cell 'B_10' does not drive any nets. (LINT-1)
Warning: In design 'butter_fly_8', cell 'B_11' does not drive any nets. (LINT-1)
Warning: In design 'shift_register_8', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'shift_register_8', cell 'C1499' does not drive any nets. (LINT-1)
Warning: In design 'shift_register_8', cell 'C1503' does not drive any nets. (LINT-1)
Warning: In design 'butter_fly_4', cell 'B_7' does not drive any nets. (LINT-1)
Warning: In design 'butter_fly_4', cell 'B_8' does not drive any nets. (LINT-1)
Warning: In design 'butter_fly_4', cell 'B_9' does not drive any nets. (LINT-1)
Warning: In design 'shift_register_4', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'shift_register_4', cell 'C795' does not drive any nets. (LINT-1)
Warning: In design 'shift_register_4', cell 'C799' does not drive any nets. (LINT-1)
Warning: In design 'butter_fly_2', cell 'B_7' does not drive any nets. (LINT-1)
Warning: In design 'butter_fly_2', cell 'B_8' does not drive any nets. (LINT-1)
Warning: In design 'shift_register_2', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'shift_register_2', cell 'C445' does not drive any nets. (LINT-1)
Warning: In design 'shift_register_2', cell 'C449' does not drive any nets. (LINT-1)
Warning: In design 'butter_fly_1', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'butter_fly_1', cell 'B_7' does not drive any nets. (LINT-1)
Warning: In design 'shift_register_1', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'FFT', net 'out_valid_1' driven by pin 'butter1/out_valid' has no loads. (LINT-2)
Warning: In design 'Rom16', port 'clk' is not connected to any nets. (LINT-28)
Warning: In design 'Rom16', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'Rom8', port 'clk' is not connected to any nets. (LINT-28)
Warning: In design 'Rom8', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'Rom4', port 'clk' is not connected to any nets. (LINT-28)
Warning: In design 'Rom4', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'Rom2', port 'clk' is not connected to any nets. (LINT-28)
Warning: In design 'Rom2', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'Rom4', output port 'data_imag_out[5]' is connected directly to output port 'data_imag_out[2]'. (LINT-31)
Warning: In design 'Rom4', output port 'data_imag_out[5]' is connected directly to output port 'data_imag_out[3]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_real_out[0]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_real_out[1]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_real_out[2]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_real_out[3]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_real_out[4]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_real_out[5]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_real_out[7]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_real_out[8]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_real_out[9]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_real_out[10]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_real_out[11]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_real_out[12]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_real_out[13]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_real_out[14]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_real_out[15]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_real_out[16]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_real_out[17]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_real_out[18]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_real_out[19]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_real_out[20]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_imag_out[0]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_imag_out[1]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_imag_out[2]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_imag_out[3]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_imag_out[4]'. (LINT-31)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to output port 'data_imag_out[5]'. (LINT-31)
Warning: In design 'Rom4', output port 'data_imag_out[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom4', output port 'data_imag_out[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom4', output port 'data_imag_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_real_out[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_real_out[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_real_out[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_real_out[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_real_out[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_real_out[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_real_out[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_real_out[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_real_out[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_real_out[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_real_out[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_real_out[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_real_out[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_real_out[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_real_out[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_real_out[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_real_out[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_real_out[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_real_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_real_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_real_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_imag_out[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_imag_out[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_imag_out[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_imag_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_imag_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Rom2', output port 'data_imag_out[0]' is connected directly to 'logic 0'. (LINT-52)
1
uniquify
1
set_fix_multiple_port_nets -all -buffer_constants  [get_designs *]
1
set_fix_hold [all_clocks]
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: Ignoring compile_fix_multiple_port_nets = TRUE. (UIO-60)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.2 |     *     |
| Licensed DW Building Blocks        | N-2017.09-DWBB_201709.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 96 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'FFT'

  Loading target library 'fsa0m_a_generic_core_ff1p98vm40c'
Loaded alib file './alib-52/fsa0m_a_generic_core_ss1p62v125c.db.alib'
Loaded alib file './alib-52/fsa0m_a_generic_core_ff1p98vm40c.db.alib'
Warning: Operating condition WCCOM set on design FFT has different process,
voltage and temperatures parameters than the parameters at which target library 
fsa0m_a_generic_core_ff1p98vm40c is characterized. Delays may be inaccurate as a result. (OPT-998)
  Building model 'DW01_NAND2'
Information: Changed minimum wire load model for 'DW01_NAND2' from 'G5K' to 'enG5K'. (OPT-171)
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG200K'. (OPT-171)
Information: Ungrouping hierarchy rom16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy rom8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy SR8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy SR4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy rom4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy SR2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy rom2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy butter1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy SR1 before Pass 1 (OPT-776)
Information: Ungrouping 9 of 15 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FFT'
Information: Added key list 'DesignWare' to design 'FFT'. (DDB-72)
Information: The register 'reg_din_i_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_din_i_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_din_i_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_din_i_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_din_i_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_din_i_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_din_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_din_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_din_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_din_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_din_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_din_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: In design 'FFT', the register 'reg_din_i_reg[18]' is removed because it is merged to 'reg_din_i_reg[17]'. (OPT-1215)
Information: In design 'FFT', the register 'reg_din_i_reg[19]' is removed because it is merged to 'reg_din_i_reg[17]'. (OPT-1215)
Information: In design 'FFT', the register 'reg_din_i_reg[20]' is removed because it is merged to 'reg_din_i_reg[17]'. (OPT-1215)
Information: In design 'FFT', the register 'reg_din_i_reg[21]' is removed because it is merged to 'reg_din_i_reg[17]'. (OPT-1215)
Information: In design 'FFT', the register 'reg_din_r_reg[18]' is removed because it is merged to 'reg_din_r_reg[17]'. (OPT-1215)
Information: In design 'FFT', the register 'reg_din_r_reg[19]' is removed because it is merged to 'reg_din_r_reg[17]'. (OPT-1215)
Information: In design 'FFT', the register 'reg_din_r_reg[20]' is removed because it is merged to 'reg_din_r_reg[17]'. (OPT-1215)
Information: In design 'FFT', the register 'reg_din_r_reg[21]' is removed because it is merged to 'reg_din_r_reg[17]'. (OPT-1215)
 Implement Synthetic for 'FFT'.
  Processing 'shift_register_16'
Information: Added key list 'DesignWare' to design 'shift_register_16'. (DDB-72)
 Implement Synthetic for 'shift_register_16'.
  Processing 'butter_fly_8'
Information: Added key list 'DesignWare' to design 'butter_fly_8'. (DDB-72)
 Implement Synthetic for 'butter_fly_8'.
  Processing 'butter_fly_8_DW_div_uns_J3_0'
  Processing 'butter_fly_4'
Information: Added key list 'DesignWare' to design 'butter_fly_4'. (DDB-72)
 Implement Synthetic for 'butter_fly_4'.
  Processing 'butter_fly_2'
 Implement Synthetic for 'butter_fly_2'.
  Processing 'butter_fly_16'
Information: Added key list 'DesignWare' to design 'butter_fly_16'. (DDB-72)
 Implement Synthetic for 'butter_fly_16'.

  Updating timing information
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG100K'. (OPT-171)
Information: Updating design information... (UID-85)
Information: The library cell 'TIE1' in the library 'fsa0m_a_generic_core_ss1p62v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIE0' in the library 'fsa0m_a_generic_core_ss1p62v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'BHD1' in the library 'fsa0m_a_generic_core_ss1p62v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: The register 'SR16/shift_register_imag_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[44]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[66]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[88]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[110]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[132]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[154]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[176]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[198]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[220]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[242]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[264]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[286]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[308]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[330]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[45]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[67]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[89]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[111]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[133]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[155]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[177]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[199]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[221]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[243]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[265]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[287]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[309]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[331]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[46]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[68]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[90]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[112]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[134]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[156]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[178]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[200]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[222]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[244]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[266]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[288]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[310]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[332]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[47]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[69]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[91]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[113]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[135]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[157]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[179]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[201]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[223]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[245]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[267]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[289]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[311]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[333]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[48]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[70]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[92]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[114]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[136]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[158]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[180]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[202]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[224]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[246]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[268]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[290]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[312]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[334]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[49]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[71]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[93]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[115]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[137]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[159]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[181]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[203]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[225]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[247]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[269]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[291]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[313]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_imag_reg[335]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[44]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[66]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[88]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[110]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[132]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[154]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[176]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[198]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[220]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[242]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[264]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[286]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[308]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[330]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[45]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[67]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[89]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[111]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[133]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[155]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[177]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[199]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[221]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[243]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[265]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[287]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[309]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[331]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[46]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[68]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[90]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[112]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[134]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[156]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[178]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[200]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[222]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[244]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[266]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[288]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[310]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[332]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[47]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[69]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[91]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[113]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[135]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[157]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[179]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[201]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[223]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[245]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[267]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[289]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[311]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[333]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[48]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[70]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[92]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[114]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[136]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[158]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[180]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[202]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[224]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[246]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[268]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[290]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[312]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[334]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[49]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[71]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[93]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[115]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[137]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[159]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[181]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[203]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[225]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[247]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[269]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[291]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[313]' is a constant and will be removed. (OPT-1206)
Information: The register 'SR16/shift_register_real_reg[335]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'butter_fly_2'. (DDB-72)
Information: Updating design information... (UID-85)
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG100K'. (OPT-171)
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG100K'. (OPT-171)
Information: Ungrouping hierarchy butter2 'butter_fly_2' #insts = 133. (OPT-777)
Information: Ungrouping hierarchy butter4 'butter_fly_4' #insts = 133. (OPT-777)
Information: Ungrouping hierarchy butter8 'butter_fly_8' #insts = 143. (OPT-777)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG100K'. (OPT-171)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)
  Global Optimization (Phase 19)
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)
  Global Optimization (Phase 20)
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)
  Global Optimization (Phase 21)
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)
  Global Optimization (Phase 22)
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)
  Global Optimization (Phase 23)
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)
  Global Optimization (Phase 24)
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)
  Global Optimization (Phase 25)
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)
  Global Optimization (Phase 26)
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)
  Global Optimization (Phase 27)
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)
  Global Optimization (Phase 28)
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'FFT_DP_OP_33J3_136_8459_1'
  Mapping 'FFT_DP_OP_36J3_139_8203_1'
  Selecting critical implementations
  Mapping 'FFT_DW01_sub_0'
  Mapping 'FFT_DW01_sub_1'
  Mapping 'FFT_DW01_sub_2'
  Mapping 'FFT_DW01_sub_3'
  Mapping 'FFT_DW01_sub_4'
  Mapping 'FFT_DW01_sub_5'
  Mapping 'FFT_DW01_sub_6'
  Mapping 'FFT_DW01_sub_7'
  Mapping 'FFT_DW01_sub_8'
  Mapping 'FFT_DW01_sub_9'
  Mapping 'FFT_DW01_sub_10'
  Mapping 'FFT_DW01_sub_11'
  Mapping 'FFT_DW01_sub_12'
  Mapping 'FFT_DW01_sub_13'
  Mapping 'FFT_DW01_sub_14'
  Mapping 'FFT_DW01_sub_15'
  Mapping 'butter_fly_16_DP_OP_38J3_145_9937_1'
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:02:23  388615.8      0.82      46.0       1.4                           23381686.0000      0.00  
    0:02:24  390278.1      0.00       0.0       1.4                           23577142.0000      0.00  
    0:02:24  390278.1      0.00       0.0       1.4                           23577142.0000      0.00  
    0:02:25  390271.9      0.00       0.0       1.4                           23575344.0000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)
    0:02:36  375335.4      0.00       0.0       0.0                           22179848.0000      0.00  
    0:02:39  369638.8      0.00       0.0       0.0                           21376828.0000      0.00  
    0:02:39  369638.8      0.00       0.0       0.0                           21376828.0000      0.00  
    0:02:39  369638.8      0.00       0.0       0.0                           21376828.0000      0.00  
    0:02:39  369638.8      0.00       0.0       0.0                           21376828.0000      0.00  
    0:02:39  369638.8      0.00       0.0       0.0                           21376828.0000      0.00  
    0:02:39  369638.8      0.00       0.0       0.0                           21376828.0000      0.00  
    0:02:39  369638.8      0.00       0.0       0.0                           21376828.0000      0.00  
    0:02:39  369638.8      0.00       0.0       0.0                           21376828.0000      0.00  
    0:02:39  369638.8      0.00       0.0       0.0                           21376828.0000      0.00  
    0:02:39  369638.8      0.00       0.0       0.0                           21376828.0000      0.00  
    0:02:39  369638.8      0.00       0.0       0.0                           21376828.0000      0.00  
    0:02:39  369638.8      0.00       0.0       0.0                           21376828.0000      0.00  
    0:02:39  369638.8      0.00       0.0       0.0                           21376828.0000      0.00  
    0:02:39  369638.8      0.00       0.0       0.0                           21376828.0000      0.00  
    0:02:39  369638.8      0.00       0.0       0.0                           21376828.0000      0.00  
    0:02:39  369638.8      0.00       0.0       0.0                           21376828.0000      0.00  
    0:02:39  369638.8      0.00       0.0       0.0                           21376828.0000      0.00  
    0:02:39  369638.8      0.00       0.0       0.0                           21376828.0000      0.00  
    0:02:39  369638.8      0.00       0.0       0.0                           21376828.0000      0.00  
    0:02:39  369638.8      0.00       0.0       0.0                           21376828.0000      0.00  
    0:02:39  369638.8      0.00       0.0       0.0                           21376828.0000      0.00  
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:02:39  369638.8      0.00       0.0       0.0                           21376828.0000      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)
    0:02:48  367179.6      0.00       0.0       0.0                           20790988.0000      0.00  
    0:02:48  367179.6      0.00       0.0       0.0                           20790988.0000      0.00  
    0:02:48  367179.6      0.00       0.0       0.0                           20790988.0000      0.00  
    0:02:49  366967.1      0.00       0.0       0.0                           20771578.0000      0.00  
    0:02:49  366967.1      0.00       0.0       0.0                           20771578.0000      0.00  
    0:02:49  366967.1      0.00       0.0       0.0                           20771578.0000      0.00  
    0:02:49  366967.1      0.00       0.0       0.0                           20771578.0000      0.00  
    0:02:49  366967.1      0.00       0.0       0.0                           20771578.0000      0.00  
    0:02:49  366967.1      0.00       0.0       0.0                           20771578.0000      0.00  
    0:02:49  366967.1      0.00       0.0       0.0                           20771578.0000      0.00  
    0:02:49  366967.1      0.00       0.0       0.0                           20771578.0000      0.00  
    0:02:49  366967.1      0.00       0.0       0.0                           20771578.0000      0.00  
    0:02:49  366967.1      0.00       0.0       0.0                           20771578.0000      0.00  
    0:02:49  366967.1      0.00       0.0       0.0                           20771578.0000      0.00  
    0:02:49  366967.1      0.00       0.0       0.0                           20771578.0000      0.00  
    0:02:49  366967.1      0.00       0.0       0.0                           20771578.0000      0.00  
    0:02:49  366967.1      0.00       0.0       0.0                           20771578.0000      0.00  
    0:02:49  366967.1      0.00       0.0       0.0                           20771578.0000      0.00  
    0:02:49  366967.1      0.00       0.0       0.0                           20771578.0000      0.00  
    0:02:49  366967.1      0.00       0.0       0.0                           20771578.0000      0.00  
    0:02:49  366967.1      0.00       0.0       0.0                           20771578.0000      0.00  
    0:02:49  366967.1      0.00       0.0       0.0                           20771578.0000      0.00  
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:02:51  366620.3      0.00       0.0       0.0                           20771578.0000      0.00  
    0:02:52  366173.4      0.00       0.0       0.0                           20735214.0000      0.00  
    0:02:53  366173.4      0.00       0.0       0.0                           20735214.0000      0.00  
    0:02:53  366173.4      0.00       0.0       0.0                           20735214.0000      0.00  
    0:02:54  366139.1      0.00       0.0       0.0                           20733050.0000      0.00  
    0:02:56  366026.6      0.00       0.0       0.0                           20723246.0000      0.00  
    0:02:56  366026.6      0.00       0.0       0.0                           20723246.0000      0.00  
    0:02:56  366026.6      0.00       0.0       0.0                           20723246.0000      0.00  
    0:02:56  366026.6      0.00       0.0       0.0                           20723246.0000      0.00  
    0:03:00  365823.5      0.00       0.0       0.0                           20700954.0000      0.00  
Loading db file '/home/raid7_1/userd/d06001/faraday_U18/CBDK/Synthesis/fsa0m_a_generic_core_ss1p62v125c.db'
Loading db file '/home/raid7_1/userd/d06001/faraday_U18/CBDK/Synthesis/fsa0m_a_generic_core_ff1p98vm40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'FFT' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'SR16/clk': 2520 load(s), 1 driver(s)
  Loading target library 'fsa0m_a_generic_core_ff1p98vm40c'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
set_dynamic_optimization true
1
compile -inc
Information: Performing power optimization. (PWR-850)
Warning: Ignoring compile_fix_multiple_port_nets = TRUE. (UIO-60)

Information: There are 99 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition WCCOM set on design FFT has different process,
voltage and temperatures parameters than the parameters at which target library 
fsa0m_a_generic_core_ff1p98vm40c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)
Information: Updating design information... (UID-85)
Information: The library cell 'TIE1' in the library 'fsa0m_a_generic_core_ss1p62v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIE0' in the library 'fsa0m_a_generic_core_ss1p62v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'BHD1' in the library 'fsa0m_a_generic_core_ss1p62v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)

  Beginning Incremental Implementation Selection
  ----------------------------------------------
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:06  366698.4      0.00       0.0       0.0                           20805430.0000      0.00  
    0:00:06  366698.4      0.00       0.0       0.0                           20805430.0000      0.00  
    0:00:06  366698.4      0.00       0.0       0.0                           20805430.0000      0.00  
    0:00:06  366698.4      0.00       0.0       0.0                           20805430.0000      0.00  
    0:00:06  366698.4      0.00       0.0       0.0                           20805430.0000      0.00  
    0:00:07  365626.6      0.84       9.2       0.0                           20647300.0000      0.00  
    0:00:07  365579.7      0.84      10.4       0.0                           20643950.0000      0.00  
    0:00:07  365579.7      0.84      10.4       0.0                           20643950.0000      0.00  
    0:00:07  365579.7      0.84      10.4       0.0                           20643950.0000      0.00  
    0:00:07  365579.7      0.84      10.4       0.0                           20643950.0000      0.00  
    0:00:07  365579.7      0.84      10.4       0.0                           20643950.0000      0.00  
    0:00:07  365579.7      0.84      10.4       0.0                           20643950.0000      0.00  
    0:00:07  365579.7      0.84      10.4       0.0                           20643950.0000      0.00  
    0:00:07  365579.7      0.84      10.4       0.0                           20643950.0000      0.00  
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)
    0:00:09  366051.6      0.01       0.1       0.0 reg_stage5_data_real_out_reg[21]/D 20692564.0000      0.00  
    0:00:09  366076.6      0.00       0.0       0.0                           20696264.0000      0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:09  366076.6      0.00       0.0       0.0                           20696264.0000      0.00  
    0:00:09  366076.6      0.00       0.0       0.0                           20696264.0000      0.00  
    0:00:10  366076.6      0.00       0.0       0.0                           20696264.0000      0.00  
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)


  Beginning Power Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:11  366076.6      0.00       0.0       0.0                           20696264.0000      0.00  
    0:00:11  366076.6      0.00       0.0       0.0                           20696264.0000      0.00  
    0:00:12  366023.5      0.00       0.0       0.0                           20693278.0000      0.00  
    0:00:12  366020.3      0.00       0.0       0.0                           20693282.0000      0.00  
    0:00:12  366020.3      0.00       0.0       0.0                           20693282.0000      0.00  
    0:00:12  366020.3      0.00       0.0       0.0                           20693282.0000      0.00  
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)
    0:00:14  365895.3      0.00       0.0       0.0                           20684094.0000      0.00  
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Information: Changed minimum wire load model for 'FFT' from 'G5K' to 'enG50K'. (OPT-171)
    0:00:20  365845.3      0.00       0.0       0.0                           19236780.0000      0.00  
Loading db file '/home/raid7_1/userd/d06001/faraday_U18/CBDK/Synthesis/fsa0m_a_generic_core_ss1p62v125c.db'
Loading db file '/home/raid7_1/userd/d06001/faraday_U18/CBDK/Synthesis/fsa0m_a_generic_core_ff1p98vm40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'FFT' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'SR16/clk': 2520 load(s), 1 driver(s)
1
optimize_netlist -area
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: Ignoring compile_fix_multiple_port_nets = TRUE. (UIO-60)

Information: There are 99 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/fsa0m_a_generic_core_ss1p62v125c.db.alib'
Loaded alib file './alib-52/fsa0m_a_generic_core_ff1p98vm40c.db.alib'
Warning: Operating condition WCCOM set on design FFT has different process,
voltage and temperatures parameters than the parameters at which target library 
fsa0m_a_generic_core_ff1p98vm40c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Updating timing information
Information: The library cell 'TIE1' in the library 'fsa0m_a_generic_core_ss1p62v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIE0' in the library 'fsa0m_a_generic_core_ss1p62v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'BHD1' in the library 'fsa0m_a_generic_core_ss1p62v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


  Beginning Area Optimization
  -----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:09  365845.3      0.00       0.0       0.0                           20680254.0000      0.00  
    0:01:35  364701.7      0.00       0.0       0.0                           20392590.0000      0.00  
Loading db file '/home/raid7_1/userd/d06001/faraday_U18/CBDK/Synthesis/fsa0m_a_generic_core_ss1p62v125c.db'
Loading db file '/home/raid7_1/userd/d06001/faraday_U18/CBDK/Synthesis/fsa0m_a_generic_core_ff1p98vm40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'FFT' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'SR16/clk': 2520 load(s), 1 driver(s)
1
report_area > Report/$DESIGN\.area
report_power > Report/$DESIGN\.power
report_timing -path full -delay max > Report/$DESIGN\.timing
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
define_name_rules name_rule -case_insensitive
1
write -format verilog -hierarchy -output Netlist/$DESIGN\_syn.v
Writing verilog file '/home/raid7_2/user09/r921132/Hw1_environment_22/Hw1_environment/02_SYN/Netlist/FFT_syn.v'.
1
write_sdf -version 2.1 -context verilog Netlist/$DESIGN\_syn.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/raid7_2/user09/r921132/Hw1_environment_22/Hw1_environment/02_SYN/Netlist/FFT_syn.sdf'. (WT-3)
1
write_sdc Netlist/$DESIGN\_syn.sdc
1
1
dc_shell> reo[Kport_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FFT
Version: N-2017.09-SP2
Date   : Tue Apr  6 15:04:48 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: top

  Startpoint: butter8_reg_counter_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_stage4_data_real_out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FFT                G5K                   fsa0m_a_generic_core_ss1p62v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  butter8_reg_counter_reg_4_/CK (QDFFRBS)                 0.00 #     0.00 r
  butter8_reg_counter_reg_4_/Q (QDFFRBS)                  0.71       0.71 r
  U4499/O (XNR2HS)                                        0.29       1.00 r
  U5761/O (NR2P)                                          0.14       1.14 f
  U5763/O (ND2)                                           0.26       1.40 r
  U3863/O (NR2)                                           0.20       1.60 f
  U5824/O (INV1S)                                         0.19       1.80 r
  U5826/O (OAI112HS)                                      0.18       1.98 f
  U3852/O (BUF2CK)                                        0.84       2.81 f
  U5899/O (AN2B1S)                                        0.49       3.31 f
  U3299/C (HA1S)                                          0.34       3.64 f
  U6036/CO (FA1S)                                         0.51       4.15 f
  U6002/S (FA1S)                                          0.67       4.82 r
  U6030/S (FA1S)                                          0.55       5.37 f
  U6065/CO (FA1S)                                         0.57       5.93 f
  U6095/S (FA1S)                                          0.73       6.67 r
  U6066/O (NR2)                                           0.18       6.85 f
  U6306/O (OAI12HS)                                       0.28       7.13 r
  U6308/O (AOI12HS)                                       0.17       7.30 f
  U6313/O (OAI12HS)                                       0.22       7.53 r
  U6314/O (AOI12HS)                                       0.14       7.67 f
  U6337/O (OAI12H)                                        0.23       7.90 r
  U6364/O (AOI12HS)                                       0.20       8.10 f
  U6385/O (OAI12H)                                        0.23       8.34 r
  U6399/O (AOI12HS)                                       0.20       8.54 f
  U6408/O (OAI12H)                                        0.23       8.77 r
  U6414/O (AOI12HS)                                       0.18       8.95 f
  U6418/O (OAI12HS)                                       0.25       9.20 r
  U6419/O (XNR2HS)                                        0.18       9.38 r
  U6420/O (AO222)                                         0.36       9.73 r
  reg_stage4_data_real_out_reg_21_/D (QDFFRBS)            0.00       9.73 r
  data arrival time                                                  9.73

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  reg_stage4_data_real_out_reg_21_/CK (QDFFRBS)           0.00       9.90 r
  library setup time                                     -0.17       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
dc_shell> report_timing[K[K[K[K[K[Karea
 
****************************************
Report : area
Design : FFT
Version: N-2017.09-SP2
Date   : Tue Apr  6 15:04:52 2021
****************************************

Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /home/raid7_1/userd/d06001/faraday_U18/CBDK/Synthesis/fsa0m_a_generic_core_ss1p62v125c.db)

Number of ports:                          381
Number of nets:                         12733
Number of cells:                        11170
Number of combinational cells:           8648
Number of sequential cells:              2520
Number of macros/black boxes:               0
Number of buf/inv:                        761
Number of references:                      92

Combinational area:             215054.986732
Buf/Inv area:                     5443.401547
Noncombinational area:          149646.673393
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                364701.660125
Total area:                 undefined
1
dc_shell> report_power
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : FFT
Version: N-2017.09-SP2
Date   : Tue Apr  6 15:05:06 2021
****************************************


Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /home/raid7_1/userd/d06001/faraday_U18/CBDK/Synthesis/fsa0m_a_generic_core_ss1p62v125c.db)


Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
FFT                    G5K               fsa0m_a_generic_core_ss1p62v125c


Global Operating Voltage = 1.62 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  =  10.1866 mW   (95%)
  Net Switching Power  = 525.5244 uW    (5%)
                         ---------
Total Dynamic Power    =  10.7121 mW  (100%)

Cell Leakage Power     =  19.1466 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           9.9653        7.4931e-02        8.0206e+06           10.0483  (  93.63%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.2213            0.4506        1.1126e+07            0.6831  (   6.37%)
--------------------------------------------------------------------------------------------------
Total             10.1867 mW         0.5255 mW     1.9147e+07 pW        10.7313 mW
1
dc_shell> exit

Thank you...
