module DFF(
    input D,
    input clk,
    output Q
);
    reg Q;
    always @(posedge clk) begin
        Q <= D;
    end

endmodule