
*** Running vivado
    with args -log design_1_accumulator_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_accumulator_0_0.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Oct 21 16:29:12 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_accumulator_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/anderson/vivado/Vivado/2024.2/data/ip'.
Command: synth_design -top design_1_accumulator_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7885
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2463.164 ; gain = 127.688 ; free physical = 155 ; free virtual = 14362
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_accumulator_0_0' [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_accumulator_0_0/synth/design_1_accumulator_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'accumulator' [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.srcs/sources_1/new/accumulator.v:23]
INFO: [Synth 8-6157] synthesizing module 'acc' [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.srcs/sources_1/new/acc.v:22]
INFO: [Synth 8-6157] synthesizing module 'c_shift_ram_1' [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_accumulator_0_0_synth_1/.Xil/Vivado-7748-Legion/realtime/c_shift_ram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_shift_ram_1' (0#1) [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_accumulator_0_0_synth_1/.Xil/Vivado-7748-Legion/realtime/c_shift_ram_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'add8' [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.srcs/sources_1/new/add8.v:1]
INFO: [Synth 8-6157] synthesizing module 'floating_point_1' [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_accumulator_0_0_synth_1/.Xil/Vivado-7748-Legion/realtime/floating_point_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_1' (0#1) [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_accumulator_0_0_synth_1/.Xil/Vivado-7748-Legion/realtime/floating_point_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add8' (0#1) [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.srcs/sources_1/new/add8.v:1]
INFO: [Synth 8-6157] synthesizing module 'gen_tlast' [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.srcs/sources_1/new/gen_tlast.v:23]
INFO: [Synth 8-6155] done synthesizing module 'gen_tlast' (0#1) [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.srcs/sources_1/new/gen_tlast.v:23]
INFO: [Synth 8-6157] synthesizing module 'floating_point_2' [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_accumulator_0_0_synth_1/.Xil/Vivado-7748-Legion/realtime/floating_point_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_2' (0#1) [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_accumulator_0_0_synth_1/.Xil/Vivado-7748-Legion/realtime/floating_point_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'acc' (0#1) [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.srcs/sources_1/new/acc.v:22]
INFO: [Synth 8-6157] synthesizing module 'acc_fifo' [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.srcs/sources_1/new/acc_fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'c_shift_ram_2' [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_accumulator_0_0_synth_1/.Xil/Vivado-7748-Legion/realtime/c_shift_ram_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_shift_ram_2' (0#1) [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_accumulator_0_0_synth_1/.Xil/Vivado-7748-Legion/realtime/c_shift_ram_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'acc_fifo' (0#1) [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.srcs/sources_1/new/acc_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'accumulator' (0#1) [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.srcs/sources_1/new/accumulator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_accumulator_0_0' (0#1) [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_accumulator_0_0/synth/design_1_accumulator_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2535.133 ; gain = 199.656 ; free physical = 270 ; free virtual = 14106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2535.133 ; gain = 199.656 ; free physical = 262 ; free virtual = 14098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2535.133 ; gain = 199.656 ; free physical = 262 ; free virtual = 14098
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.133 ; gain = 0.000 ; free physical = 262 ; free virtual = 14098
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/c_shift_ram_2/c_shift_ram_2/c_shift_ram_2_in_context.xdc] for cell 'inst/fifo_u/shift_ram_u'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/c_shift_ram_2/c_shift_ram_2/c_shift_ram_2_in_context.xdc] for cell 'inst/fifo_u/shift_ram_u'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/acc_u/add8_u/STAGE1[0].add_s1'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/acc_u/add8_u/STAGE1[0].add_s1'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/acc_u/add8_u/STAGE1[1].add_s1'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/acc_u/add8_u/STAGE1[1].add_s1'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/acc_u/add8_u/STAGE1[2].add_s1'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/acc_u/add8_u/STAGE1[2].add_s1'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/acc_u/add8_u/STAGE1[3].add_s1'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/acc_u/add8_u/STAGE1[3].add_s1'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/acc_u/add8_u/STAGE2[0].add_s2'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/acc_u/add8_u/STAGE2[0].add_s2'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/acc_u/add8_u/STAGE2[1].add_s2'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/acc_u/add8_u/STAGE2[1].add_s2'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/acc_u/add8_u/add_s3'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inst/acc_u/add8_u/add_s3'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_2/floating_point_2/floating_point_2_in_context.xdc] for cell 'inst/acc_u/acc_u'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_2/floating_point_2/floating_point_2_in_context.xdc] for cell 'inst/acc_u/acc_u'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/c_shift_ram_1/c_shift_ram_1/c_shift_ram_1_in_context.xdc] for cell 'inst/acc_u/shift_ram_u'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/c_shift_ram_1/c_shift_ram_1/c_shift_ram_1_in_context.xdc] for cell 'inst/acc_u/shift_ram_u'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_accumulator_0_0/design_1_accumulator_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_accumulator_0_0/design_1_accumulator_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_accumulator_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_accumulator_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2658.660 ; gain = 0.000 ; free physical = 242 ; free virtual = 14078
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2658.660 ; gain = 0.000 ; free physical = 242 ; free virtual = 14078
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2658.660 ; gain = 323.184 ; free physical = 248 ; free virtual = 14084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2666.664 ; gain = 331.188 ; free physical = 248 ; free virtual = 14084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_accumulator_0_0_synth_1/dont_touch.xdc, line 21).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fifo_u/shift_ram_u. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/acc_u/add8_u/\STAGE1[0].add_s1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/acc_u/add8_u/\STAGE1[1].add_s1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/acc_u/add8_u/\STAGE1[2].add_s1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/acc_u/add8_u/\STAGE1[3].add_s1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/acc_u/add8_u/\STAGE2[0].add_s2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/acc_u/add8_u/\STAGE2[1].add_s2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/acc_u/add8_u/add_s3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/acc_u/acc_u. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/acc_u/shift_ram_u. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2666.664 ; gain = 331.188 ; free physical = 249 ; free virtual = 14085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2666.664 ; gain = 331.188 ; free physical = 246 ; free virtual = 14087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2666.664 ; gain = 331.188 ; free physical = 234 ; free virtual = 14073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.738 ; gain = 923.262 ; free physical = 201 ; free virtual = 12635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3287.785 ; gain = 952.309 ; free physical = 316 ; free virtual = 12614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3287.785 ; gain = 952.309 ; free physical = 313 ; free virtual = 12611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3430.598 ; gain = 1095.121 ; free physical = 170 ; free virtual = 12102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3430.598 ; gain = 1095.121 ; free physical = 170 ; free virtual = 12102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3430.598 ; gain = 1095.121 ; free physical = 170 ; free virtual = 12102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3430.598 ; gain = 1095.121 ; free physical = 170 ; free virtual = 12102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3430.598 ; gain = 1095.121 ; free physical = 162 ; free virtual = 12094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3430.598 ; gain = 1095.121 ; free physical = 162 ; free virtual = 12094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |c_shift_ram_1    |         1|
|2     |floating_point_2 |         1|
|3     |floating_point_1 |         7|
|4     |c_shift_ram_2    |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |c_shift_ram      |     2|
|3     |floating_point   |     1|
|4     |floating_point_1 |     6|
|10    |floating_point   |     1|
|11    |LUT1             |     2|
|12    |LUT2             |     3|
|13    |LUT3             |     8|
|14    |LUT4             |     3|
|15    |LUT5             |     3|
|16    |FDCE             |   130|
|17    |FDPE             |     6|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3430.598 ; gain = 1095.121 ; free physical = 162 ; free virtual = 12094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3430.598 ; gain = 971.594 ; free physical = 214 ; free virtual = 12044
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3430.598 ; gain = 1095.121 ; free physical = 214 ; free virtual = 12044
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3430.598 ; gain = 0.000 ; free physical = 358 ; free virtual = 12188
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3430.598 ; gain = 0.000 ; free physical = 441 ; free virtual = 12276
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 339df703
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 3430.598 ; gain = 1950.520 ; free physical = 615 ; free virtual = 12450
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2568.316; main = 2417.532; forked = 208.700
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4305.602; main = 3412.797; forked = 924.812
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3436.805 ; gain = 0.000 ; free physical = 615 ; free virtual = 12451
INFO: [Common 17-1381] The checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_accumulator_0_0_synth_1/design_1_accumulator_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_accumulator_0_0_utilization_synth.rpt -pb design_1_accumulator_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 21 16:29:43 2025...
