INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/user project/1.3 I_O/1.3 I_O.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/user project/1.3 I_O/1.3 I_O.srcs/sources_1/new/uart_rx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/user project/1.3 I_O/1.3 I_O.srcs/sources_1/new/uart_tx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/user project/1.3 I_O/1.3 I_O.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/user project/1.3 I_O/1.3 I_O.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
