var searchData=
[
  ['ram_752',['RAM',['../group__RAM.html',1,'']]],
  ['rcc_753',['RCC',['../group__RCC.html',1,'(Global Namespace)'],['../group__RCC.html#ga74944438a086975793d26ae48d5882d4',1,'RCC():&#160;STM32F401RE.h']]],
  ['rcc_5fahb1enr_5fcrcen_754',['RCC_AHB1ENR_CRCEN',['../group__RCC.html#gafa3d41f31401e812f839defee241df83',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1enr_5fdma1en_755',['RCC_AHB1ENR_DMA1EN',['../group__RCC.html#gae07b00778a51a4e52b911aeccb897aba',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1enr_5fdma2en_756',['RCC_AHB1ENR_DMA2EN',['../group__RCC.html#ga664a5d572a39a0c084e4ee7c1cf7df0d',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1enr_5fgpioaen_757',['RCC_AHB1ENR_GPIOAEN',['../group__RCC.html#ga6ff46fb3b30fc6792e4fd18fcb0941b5',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1enr_5fgpioben_758',['RCC_AHB1ENR_GPIOBEN',['../group__RCC.html#gad7f408f92e7fd49b0957b8cb4ff31ca5',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1enr_5fgpiocen_759',['RCC_AHB1ENR_GPIOCEN',['../group__RCC.html#gae8a8b42e33aef2a7bc2d41ad9d231733',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1enr_5fgpioden_760',['RCC_AHB1ENR_GPIODEN',['../group__RCC.html#gaebd8146e91c76f14af8dfe78a1c2d916',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1enr_5fgpioeen_761',['RCC_AHB1ENR_GPIOEEN',['../group__RCC.html#ga67a9094e0e464eaa8e25f854f90abfc6',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1enr_5fgpiohen_762',['RCC_AHB1ENR_GPIOHEN',['../group__RCC.html#gadb16afc550121895822ebb22108196b6',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1lpenr_5fcrclpen_763',['RCC_AHB1LPENR_CRCLPEN',['../group__RCC.html#ga7333e14b5ccf6d608232ea52a10f7052',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1lpenr_5fdma1lpen_764',['RCC_AHB1LPENR_DMA1LPEN',['../group__RCC.html#ga7d6c8ae1441d545d18c54b30c6a0da77',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1lpenr_5fdma2lpen_765',['RCC_AHB1LPENR_DMA2LPEN',['../group__RCC.html#ga9e2d376f6c7db4266a5b039a3aa6c207',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1lpenr_5fflitflpen_766',['RCC_AHB1LPENR_FLITFLPEN',['../group__RCC.html#ga378f6e2ad9fef59f28db829d2074e796',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1lpenr_5fgpioalpen_767',['RCC_AHB1LPENR_GPIOALPEN',['../group__RCC.html#gaf1076b0644c026ab480efdb6aa8c74fb',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1lpenr_5fgpioblpen_768',['RCC_AHB1LPENR_GPIOBLPEN',['../group__RCC.html#ga55f6ff35a37c4b9106c9e8aa18ab4545',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1lpenr_5fgpioclpen_769',['RCC_AHB1LPENR_GPIOCLPEN',['../group__RCC.html#gac86ad592684edae0ba2cafd22a4f04d1',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1lpenr_5fgpiodlpen_770',['RCC_AHB1LPENR_GPIODLPEN',['../group__RCC.html#ga89002894839d323b05c4b3f674b54470',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1lpenr_5fgpioelpen_771',['RCC_AHB1LPENR_GPIOELPEN',['../group__RCC.html#ga2980a6e02550369d05e121ff6f16505c',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1lpenr_5fgpiohlpen_772',['RCC_AHB1LPENR_GPIOHLPEN',['../group__RCC.html#ga197be77b89e9eae127a536bd2601ded9',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1lpenr_5fsram1lpen_773',['RCC_AHB1LPENR_SRAM1LPEN',['../group__RCC.html#ga4cd1fbd9113809a6a3c904617647219c',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1rstr_5fcrcrst_774',['RCC_AHB1RSTR_CRCRST',['../group__RCC.html#ga94f45f591e5e217833c6ab36a958543b',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1rstr_5fdma1rst_775',['RCC_AHB1RSTR_DMA1RST',['../group__RCC.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1rstr_5fdma2rst_776',['RCC_AHB1RSTR_DMA2RST',['../group__RCC.html#ga827aea44c35a0c3eb815a5d7d8546c7b',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1rstr_5fgpioarst_777',['RCC_AHB1RSTR_GPIOARST',['../group__RCC.html#ga6c171937e46c2b9a58f16ee82010509e',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1rstr_5fgpiobrst_778',['RCC_AHB1RSTR_GPIOBRST',['../group__RCC.html#ga8e60d32cb67768339fc47a2ba11b7a97',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1rstr_5fgpiocrst_779',['RCC_AHB1RSTR_GPIOCRST',['../group__RCC.html#ga8d02a09e1dafda744c7b27dca99fa3ef',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1rstr_5fgpiodrst_780',['RCC_AHB1RSTR_GPIODRST',['../group__RCC.html#gad16f3ce75bba03d8de4f5bc89c561337',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1rstr_5fgpioerst_781',['RCC_AHB1RSTR_GPIOERST',['../group__RCC.html#gad9baeb0fd247300501274a9259a4b184',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb1rstr_5fgpiohrst_782',['RCC_AHB1RSTR_GPIOHRST',['../group__RCC.html#ga587e3e32701cbd127d2afb19b9bff5fd',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb2enr_5fotgfsen_783',['RCC_AHB2ENR_OTGFSEN',['../group__RCC.html#ga22576caeba7c7a1e6afdd0b90394c76d',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb2lpenr_5fotgfslpen_784',['RCC_AHB2LPENR_OTGFSLPEN',['../group__RCC.html#gac0fd858d073b14216ae0d716ba4f1dd3',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb2rstr_5fotgfsrst_785',['RCC_AHB2RSTR_OTGFSRST',['../group__RCC.html#gae1b8b894a2f1ea24b4799c7a30abbb5a',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fahb_5fprescaler_5fdiv_786',['RCC_AHB_PRESCALER_DIV',['../stm32f401xx__i2c__driver_8c.html#aad1f76c7d6096c5335eac9d79e92733d',1,'stm32f401xx_i2c_driver.c']]],
  ['rcc_5fapb1enr_5fi2c1en_787',['RCC_APB1ENR_I2C1EN',['../group__RCC.html#ga5ca3afe0c517702b2d1366b692c8db0e',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1enr_5fi2c2en_788',['RCC_APB1ENR_I2C2EN',['../group__RCC.html#gafd7d1c3c7dbe20aea87a694ae15840f6',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1enr_5fi2c3en_789',['RCC_APB1ENR_I2C3EN',['../group__RCC.html#ga96621806b8fb96891efa9364e370f3f7',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1enr_5fpwren_790',['RCC_APB1ENR_PWREN',['../group__RCC.html#ga5c19997ccd28464b80a7c3325da0ca60',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1enr_5fspi2en_791',['RCC_APB1ENR_SPI2EN',['../group__RCC.html#gafdce64692c44bf95efbf2fed054e59be',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1enr_5fspi3en_792',['RCC_APB1ENR_SPI3EN',['../group__RCC.html#ga8757f8d1e1ff1447e08e5abea4615083',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1enr_5ftim2en_793',['RCC_APB1ENR_TIM2EN',['../group__RCC.html#gacd3966a4d6ae47f06b3c095eaf26a610',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1enr_5ftim3en_794',['RCC_APB1ENR_TIM3EN',['../group__RCC.html#ga75bfa33eb00ee30c6e22f7ceea464ac7',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1enr_5ftim4en_795',['RCC_APB1ENR_TIM4EN',['../group__RCC.html#gad4fbbf6b1beeec92c7d80e9e05bd1461',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1enr_5ftim5en_796',['RCC_APB1ENR_TIM5EN',['../group__RCC.html#ga49abbbc8fd297c544df2d337b28f80e4',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1enr_5fusart2en_797',['RCC_APB1ENR_USART2EN',['../group__RCC.html#gab840af4f735ec36419d61c7db3cfa00d',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1enr_5fwwdgen_798',['RCC_APB1ENR_WWDGEN',['../group__RCC.html#gaf712b922ee776a972d2efa3da0ea4733',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1lpenr_5fi2c1lpen_799',['RCC_APB1LPENR_I2C1LPEN',['../group__RCC.html#ga33286469d0a9b9fedbc2b60aa6cd7da7',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1lpenr_5fi2c2lpen_800',['RCC_APB1LPENR_I2C2LPEN',['../group__RCC.html#gaf6a53d37df11a56412ae06f73626f637',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1lpenr_5fi2c3lpen_801',['RCC_APB1LPENR_I2C3LPEN',['../group__RCC.html#ga5abf01e4149d71e8427eefcd2e429fe9',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1lpenr_5fpwrlpen_802',['RCC_APB1LPENR_PWRLPEN',['../group__RCC.html#ga274fa282ad1ff40b747644bf9360feb4',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1lpenr_5fspi2lpen_803',['RCC_APB1LPENR_SPI2LPEN',['../group__RCC.html#ga41dcbf845448cbb1b75c0ad7e83b77cb',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1lpenr_5fspi3lpen_804',['RCC_APB1LPENR_SPI3LPEN',['../group__RCC.html#gae8acbff235a15b58d1be0f065cdb5472',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1lpenr_5ftim2lpen_805',['RCC_APB1LPENR_TIM2LPEN',['../group__RCC.html#ga1f561f8bfc556b52335ec2a32ba81c44',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1lpenr_5ftim3lpen_806',['RCC_APB1LPENR_TIM3LPEN',['../group__RCC.html#ga9391d99885a0a6fbaf3447117ac0f7aa',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1lpenr_5ftim4lpen_807',['RCC_APB1LPENR_TIM4LPEN',['../group__RCC.html#ga6f04aff278b72fbf6acbe0ad947b06ae',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1lpenr_5ftim5lpen_808',['RCC_APB1LPENR_TIM5LPEN',['../group__RCC.html#ga5741a6c45b9de1d0c927beb87f399dd9',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1lpenr_5fusart2lpen_809',['RCC_APB1LPENR_USART2LPEN',['../group__RCC.html#ga6055c39af369463e14d6ff2017043671',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1lpenr_5fwwdglpen_810',['RCC_APB1LPENR_WWDGLPEN',['../group__RCC.html#ga13f3db4ac67bf32c994364cc43f4fe8b',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1rstr_5fi2c1rst_811',['RCC_APB1RSTR_I2C1RST',['../group__RCC.html#gadcd25346a7d7b0009090adfbca899b93',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1rstr_5fi2c2rst_812',['RCC_APB1RSTR_I2C2RST',['../group__RCC.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1rstr_5fi2c3rst_813',['RCC_APB1RSTR_I2C3RST',['../group__RCC.html#gab8dd6bd89cdf6b6b7affee5594bda87f',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1rstr_5fpwrrst_814',['RCC_APB1RSTR_PWRRST',['../group__RCC.html#ga274d8cb48f0e89831efabea66d64af2a',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1rstr_5fspi2rst_815',['RCC_APB1RSTR_SPI2RST',['../group__RCC.html#ga0a6289a35547cf0d5300706f9baa18ea',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1rstr_5fspi3rst_816',['RCC_APB1RSTR_SPI3RST',['../group__RCC.html#ga261e0f1b39cd1cab41ec6bf40c21867b',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1rstr_5ftim2rst_817',['RCC_APB1RSTR_TIM2RST',['../group__RCC.html#ga51ca4659706d0e00333d4abff049dc0d',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1rstr_5ftim3rst_818',['RCC_APB1RSTR_TIM3RST',['../group__RCC.html#ga8680c562fd372b494a160594525d7ce9',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1rstr_5ftim4rst_819',['RCC_APB1RSTR_TIM4RST',['../group__RCC.html#ga6a720364de988965b6d2f91ed6519570',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1rstr_5ftim5rst_820',['RCC_APB1RSTR_TIM5RST',['../group__RCC.html#ga1d1233dd5266ba55d9951e3b1a334552',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1rstr_5fusart2rst_821',['RCC_APB1RSTR_USART2RST',['../group__RCC.html#ga195c39f08384ca1fa13b53a31d65d0a5',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb1rstr_5fwwdgrst_822',['RCC_APB1RSTR_WWDGRST',['../group__RCC.html#ga0d2591ac0655a8798f4c16cef97e6f94',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2enr_5fadc1en_823',['RCC_APB2ENR_ADC1EN',['../group__RCC.html#ga57b9f50cb96a2e4ceba37728b4a32a42',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2enr_5fsdioen_824',['RCC_APB2ENR_SDIOEN',['../group__RCC.html#gabf714bbe5b378910693dbfe824b70de8',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2enr_5fspi1en_825',['RCC_APB2ENR_SPI1EN',['../group__RCC.html#gae08a3510371b9234eb96369c91d3552f',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2enr_5fspi4en_826',['RCC_APB2ENR_SPI4EN',['../group__RCC.html#gac9b531ccde79f9f1c5b7b63169016e16',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2enr_5fsyscfgen_827',['RCC_APB2ENR_SYSCFGEN',['../group__RCC.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2enr_5ftim10en_828',['RCC_APB2ENR_TIM10EN',['../group__RCC.html#gaa98e28e157787e24b93af95273ab3055',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2enr_5ftim11en_829',['RCC_APB2ENR_TIM11EN',['../group__RCC.html#gab1d2aeebc8ccf4e2ee18f4d924a35188',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2enr_5ftim1en_830',['RCC_APB2ENR_TIM1EN',['../group__RCC.html#ga25852ad4ebc09edc724814de967816bc',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2enr_5ftim9en_831',['RCC_APB2ENR_TIM9EN',['../group__RCC.html#ga987ebd8255dc8f9c09127e1d608d1065',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2enr_5fusart1en_832',['RCC_APB2ENR_USART1EN',['../group__RCC.html#ga4666bb90842e8134b32e6a34a0f165f3',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2enr_5fusart6en_833',['RCC_APB2ENR_USART6EN',['../group__RCC.html#ga0569d91f3b18ae130b7a09e0100c4459',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2lpenr_5fadc1lpen_834',['RCC_APB2LPENR_ADC1LPEN',['../group__RCC.html#ga126a8791f77cecc599e32d2c882a4dab',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2lpenr_5fsdiolpen_835',['RCC_APB2LPENR_SDIOLPEN',['../group__RCC.html#ga7a740fdf8313fbdd00dd97eb73afc4dc',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2lpenr_5fspi1lpen_836',['RCC_APB2LPENR_SPI1LPEN',['../group__RCC.html#ga2c6729058e54f4b8f8ae01d5b3586aaa',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2lpenr_5fspi4lpen_837',['RCC_APB2LPENR_SPI4LPEN',['../group__RCC.html#gac3abbbc5e7b28b72c8a9f0a0358d0b13',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2lpenr_5fsyscfglpen_838',['RCC_APB2LPENR_SYSCFGLPEN',['../group__RCC.html#gaaa82cfc33f0cf71220398bbe1c4b412e',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2lpenr_5ftim10lpen_839',['RCC_APB2LPENR_TIM10LPEN',['../group__RCC.html#gae7999e2ebeb1300d0cf6a59ad92c41b6',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2lpenr_5ftim11lpen_840',['RCC_APB2LPENR_TIM11LPEN',['../group__RCC.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2lpenr_5ftim1lpen_841',['RCC_APB2LPENR_TIM1LPEN',['../group__RCC.html#ga82580245686c32761e8354fb174ba5dd',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2lpenr_5ftim9lpen_842',['RCC_APB2LPENR_TIM9LPEN',['../group__RCC.html#ga91b882f3dc2b939a53ed3f4caa537de1',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2lpenr_5fusart1lpen_843',['RCC_APB2LPENR_USART1LPEN',['../group__RCC.html#gab8b429bc8d52abd1ba3818a82542bb98',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2lpenr_5fusart6lpen_844',['RCC_APB2LPENR_USART6LPEN',['../group__RCC.html#ga2b82eb1986da9ed32e6701d01fffe55d',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2rstr_5fadc1rst_845',['RCC_APB2RSTR_ADC1RST',['../group__RCC.html#ga7b818d0d9747621c936ad16c93a4956a',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2rstr_5fsdiorst_846',['RCC_APB2RSTR_SDIORST',['../group__RCC.html#ga754451a96f4c4faf63a29ca1a132c64d',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2rstr_5fspi1rst_847',['RCC_APB2RSTR_SPI1RST',['../group__RCC.html#ga345f05d3508a9fd5128208761feb29fb',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2rstr_5fspi4rst_848',['RCC_APB2RSTR_SPI4RST',['../group__RCC.html#ga6029eb5c0288f48ef8de5f88ca7c7e08',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2rstr_5fsyscfgrst_849',['RCC_APB2RSTR_SYSCFGRST',['../group__RCC.html#ga813d42b8d48ae6379c053a44870af49d',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2rstr_5ftim10rst_850',['RCC_APB2RSTR_TIM10RST',['../group__RCC.html#gac76155acdc99c8c6502ba3beba818f42',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2rstr_5ftim11rst_851',['RCC_APB2RSTR_TIM11RST',['../group__RCC.html#ga9651c8201d42ba03bb1bf89d9d39e60c',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2rstr_5ftim1rst_852',['RCC_APB2RSTR_TIM1RST',['../group__RCC.html#ga5bd060cbefaef05487963bbd6c48d7c6',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2rstr_5ftim9rst_853',['RCC_APB2RSTR_TIM9RST',['../group__RCC.html#gab3aa588d4814a289d939e111492724af',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2rstr_5fusart1rst_854',['RCC_APB2RSTR_USART1RST',['../group__RCC.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb2rstr_5fusart6rst_855',['RCC_APB2RSTR_USART6RST',['../group__RCC.html#gada1df682293e15ed44b081d626220178',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fapb_5fprescaler_5fdiv_856',['RCC_APB_PRESCALER_DIV',['../stm32f401xx__i2c__driver_8c.html#ad5f68af6a121001d5b81eff5df38badb',1,'stm32f401xx_i2c_driver.c']]],
  ['rcc_5fbaseaddr_857',['RCC_BASEADDR',['../group__AHB1.html#ga89610f202a9f78bcc85f76c5ba52d009',1,'STM32F401RE.h']]],
  ['rcc_5fbdcr_5fbdrst_858',['RCC_BDCR_BDRST',['../group__RCC.html#ga2b85b3ab656dfa2809b15e6e530c17a2',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fbdcr_5flsebyp_859',['RCC_BDCR_LSEBYP',['../group__RCC.html#ga542dffd7f8dc4da5401b54d822a22af0',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fbdcr_5flseon_860',['RCC_BDCR_LSEON',['../group__RCC.html#ga00145f8814cb9a5b180d76499d97aead',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fbdcr_5flserdy_861',['RCC_BDCR_LSERDY',['../group__RCC.html#gaafca81172ed857ce6b94582fcaada87c',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fbdcr_5frtcen_862',['RCC_BDCR_RTCEN',['../group__RCC.html#ga79ea6f2df75f09b17df9582037ed6a53',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fbdcr_5frtcsel_863',['RCC_BDCR_RTCSEL',['../group__RCC.html#gabe30dbd38f6456990ee641648bc05d40',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcfgr_5fhpre_864',['RCC_CFGR_HPRE',['../group__RCC.html#gafe10e66938644ee8054a2426ff23efea',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcfgr_5fi2ssrc_865',['RCC_CFGR_I2SSRC',['../group__RCC.html#ga5d43413fd6b17bd988ccae9e34296412',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcfgr_5fmco1_866',['RCC_CFGR_MCO1',['../group__RCC.html#ga26eb4a66eeff0ba17e9d2a06cf937ca4',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcfgr_5fmco1pre_867',['RCC_CFGR_MCO1PRE',['../group__RCC.html#ga23171ca70972a106109a6e0804385ec5',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcfgr_5fmco2_868',['RCC_CFGR_MCO2',['../group__RCC.html#ga022248a1167714f4d847b89243dc5244',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcfgr_5fmco2pre_869',['RCC_CFGR_MCO2PRE',['../group__RCC.html#gae387252f29b6f98cc1fffc4fa0719b6e',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcfgr_5fppre1_870',['RCC_CFGR_PPRE1',['../group__RCC.html#ga50b2423a5fea74a47b9eb8ab51869412',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcfgr_5fppre2_871',['RCC_CFGR_PPRE2',['../group__RCC.html#gad61bd4f9f345ba41806813b0bfff1311',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcfgr_5frtcpre_872',['RCC_CFGR_RTCPRE',['../group__RCC.html#gad7c067c52ecd135252c691aad32c0b83',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcfgr_5fsw_873',['RCC_CFGR_SW',['../group__RCC.html#ga0eea5e5f7743a7e8995b8beeb18355c1',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcfgr_5fsws_874',['RCC_CFGR_SWS',['../group__RCC.html#ga15bf2269500dc97e137315f44aa015c9',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcir_5fcssc_875',['RCC_CIR_CSSC',['../group__RCC.html#ga46edb2b9568f002feba7b4312ed92c1f',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcir_5fcssf_876',['RCC_CIR_CSSF',['../group__RCC.html#gad66b719e4061294de35af58cc27aba7f',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcir_5fhserdyc_877',['RCC_CIR_HSERDYC',['../group__RCC.html#ga9464e8188d717902990b467a9396d238',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcir_5fhserdyie_878',['RCC_CIR_HSERDYIE',['../group__RCC.html#ga5492f9b58600cf66616eb931b48b3c11',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcir_5fhserfyf_879',['RCC_CIR_HSERFYF',['../group__RCC.html#gab738da3d89f4764d242872a61aca948c',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcir_5fhsirdyc_880',['RCC_CIR_HSIRDYC',['../group__RCC.html#gad1b58377908e5c31a684747d0a80ecb2',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcir_5fhsirdyf_881',['RCC_CIR_HSIRDYF',['../group__RCC.html#gad38877547c4cbbb94659d5726f377163',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcir_5fhsirdyie_882',['RCC_CIR_HSIRDYIE',['../group__RCC.html#gac714351a6f9dab4741354fb017638580',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcir_5flserdyc_883',['RCC_CIR_LSERDYC',['../group__RCC.html#ga144b5147f3a8d0bfda04618e301986aa',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcir_5flserdyf_884',['RCC_CIR_LSERDYF',['../group__RCC.html#gabfc100e7ae673dfcec7be79af0d91dfe',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcir_5flserdyie_885',['RCC_CIR_LSERDYIE',['../group__RCC.html#ga6a0ad2672c9ba1b26012cbc6d423dff8',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcir_5flsirdyc_886',['RCC_CIR_LSIRDYC',['../group__RCC.html#ga982989563f1a95c89bf7f4a25d99f704',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcir_5flsirdyf_887',['RCC_CIR_LSIRDYF',['../group__RCC.html#gacb94ccfe6a212f020e732d1dd787a6fb',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcir_5flsirdyie_888',['RCC_CIR_LSIRDYIE',['../group__RCC.html#ga872ba937149a7372138df06f8188ab56',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcir_5fplli2crdyc_889',['RCC_CIR_PLLI2CRDYC',['../group__RCC.html#ga0a76faed5867947a839edb51b941ba47',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcir_5fplli2srdyf_890',['RCC_CIR_PLLI2SRDYF',['../group__RCC.html#gad338d8663c078cf3d73e4bfaa44da093',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcir_5fplli2srdyie_891',['RCC_CIR_PLLI2SRDYIE',['../group__RCC.html#ga1ca3cbf69c7cce53e974316dbf38d3dc',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcir_5fpllrdyc_892',['RCC_CIR_PLLRDYC',['../group__RCC.html#ga245af864b194f0c2b2389ea1ee49a396',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcir_5fpllrdyf_893',['RCC_CIR_PLLRDYF',['../group__RCC.html#ga0f007895a17e668f22f7b8b24ca90aec',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcir_5fpllrdyue_894',['RCC_CIR_PLLRDYUE',['../group__RCC.html#ga32b236f230a61f6e2b8e66373404300f',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcr_5fcsson_895',['RCC_CR_CSSON',['../group__CRC.html#gacc05308869ad055e1e6f2c32d738aecd',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcr_5fhsebyp_896',['RCC_CR_HSEBYP',['../group__CRC.html#gaa3288090671af5a959aae4d7f7696d55',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcr_5fhseon_897',['RCC_CR_HSEON',['../group__CRC.html#gadb8228c9020595b4cf9995137b8c9a7d',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcr_5fhserdy_898',['RCC_CR_HSERDY',['../group__CRC.html#ga86a34e00182c83409d89ff566cb02cc4',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcr_5fhsical_899',['RCC_CR_HSICAL',['../group__CRC.html#ga67ae770db9851f14ad7c14a693f0f6d3',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcr_5fhsion_900',['RCC_CR_HSION',['../group__CRC.html#gaf4fcacf94a97f7d49a70e089b39cf474',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcr_5fhsirdy_901',['RCC_CR_HSIRDY',['../group__CRC.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcr_5fhsitrim_902',['RCC_CR_HSITRIM',['../group__CRC.html#ga5cb4397b2095c31660a01b748386aa70',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcr_5fplli2son_903',['RCC_CR_PLLI2SON',['../group__CRC.html#ga3ccb8964b640530f1080f9ea549d8133',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcr_5fplli2srdy_904',['RCC_CR_PLLI2SRDY',['../group__CRC.html#ga7354703f289244a71753debf3ae26e46',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcr_5fpllon_905',['RCC_CR_PLLON',['../group__CRC.html#gad0e73d5b0a4883e074d40029b49ee47e',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcr_5fpllrdy_906',['RCC_CR_PLLRDY',['../group__CRC.html#gafa12d7ac6a7f0f91d066aeb2c6071888',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcsr_5fborrstf_907',['RCC_CSR_BORRSTF',['../group__RCC.html#ga6685c7bd94a46c82c7ca69afa1707c39',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcsr_5fiwdgrstf_908',['RCC_CSR_IWDGRSTF',['../group__RCC.html#ga22a7079ba87dd7acd5ed7fe7b704e85f',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcsr_5flpwrrstf_909',['RCC_CSR_LPWRRSTF',['../group__RCC.html#ga675455250b91f125d52f5d347c2c0fbf',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcsr_5flsion_910',['RCC_CSR_LSION',['../group__RCC.html#ga803cbf97bda1ebaf9afee2a3c9f0851b',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcsr_5flsirdy_911',['RCC_CSR_LSIRDY',['../group__RCC.html#gab569110e757aee573ebf9ad80812e8bb',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcsr_5fpinrstf_912',['RCC_CSR_PINRSTF',['../group__RCC.html#ga4e26d2902d11e638cd0b702332f53ab1',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcsr_5fporrstf_913',['RCC_CSR_PORRSTF',['../group__RCC.html#ga837e2d7e2395ac45ebe2aea95ecde9bf',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcsr_5frmvf_914',['RCC_CSR_RMVF',['../group__RCC.html#gafc26c5996b14005a70afbeaa29aae716',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcsr_5fsftrstf_915',['RCC_CSR_SFTRSTF',['../group__RCC.html#ga16e89534934436ee8958440882b71e6f',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fcsr_5fwwdgrstf_916',['RCC_CSR_WWDGRSTF',['../group__RCC.html#gacabd7bbde7e78c9c8f5fd46e34771826',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fdckcfgr_5ftimpre_917',['RCC_DCKCFGR_TIMPRE',['../group__RCC.html#ga78cc4107f023df9a3168daf04ba1c2da',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fget_5fahb_5ffreq_918',['RCC_get_ahb_freq',['../stm32f401xx__i2c__driver_8h.html#a88a5ef0d9e4223e629be7686789286ee',1,'RCC_get_ahb_freq():&#160;stm32f401xx_i2c_driver.c'],['../stm32f401xx__i2c__driver_8c.html#a88a5ef0d9e4223e629be7686789286ee',1,'RCC_get_ahb_freq():&#160;stm32f401xx_i2c_driver.c']]],
  ['rcc_5fget_5fapb1_5ffreq_919',['RCC_get_apb1_freq',['../stm32f401xx__i2c__driver_8h.html#ae2cb679f429279b11f2aabe7046810a3',1,'RCC_get_apb1_freq():&#160;stm32f401xx_i2c_driver.c'],['../stm32f401xx__i2c__driver_8c.html#ae2cb679f429279b11f2aabe7046810a3',1,'RCC_get_apb1_freq():&#160;stm32f401xx_i2c_driver.c']]],
  ['rcc_5fget_5fsystemclock_5ffreq_920',['RCC_get_systemclock_freq',['../stm32f401xx__i2c__driver_8h.html#a22c1f857a139a2d68e7db1a42891cf06',1,'RCC_get_systemclock_freq():&#160;stm32f401xx_i2c_driver.c'],['../stm32f401xx__i2c__driver_8c.html#a22c1f857a139a2d68e7db1a42891cf06',1,'RCC_get_systemclock_freq():&#160;stm32f401xx_i2c_driver.c']]],
  ['rcc_5fget_5fsystemclock_5fswitch_921',['RCC_get_systemclock_switch',['../stm32f401xx__i2c__driver_8h.html#a4353e318fe20089662d31ea85bc58935',1,'RCC_get_systemclock_switch():&#160;stm32f401xx_i2c_driver.c'],['../stm32f401xx__i2c__driver_8c.html#a4353e318fe20089662d31ea85bc58935',1,'RCC_get_systemclock_switch():&#160;stm32f401xx_i2c_driver.c']]],
  ['rcc_5fpllcfgr_5fpllm_922',['RCC_PLLCFGR_PLLM',['../group__RCC.html#ga9a42e8b9ee60126976d9be056e5e66b1',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fpllcfgr_5fplln_923',['RCC_PLLCFGR_PLLN',['../group__RCC.html#ga4b571901d7cdc93ca1ecc1531f26ba6a',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fpllcfgr_5fpllp_924',['RCC_PLLCFGR_PLLP',['../group__RCC.html#ga2561745be271ee828e26de601f72162d',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fpllcfgr_5fpllq_925',['RCC_PLLCFGR_PLLQ',['../group__RCC.html#ga546495f69f570cb4b81d4a59054c7ed1',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fpllcfgr_5fpllsrc_926',['RCC_PLLCFGR_PLLSRC',['../group__RCC.html#ga92cb53ea81d2c47537eb217cc6659a2e',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fplli2scfgr_5fplli2sn_927',['RCC_PLLI2SCFGR_PLLI2SN',['../group__RCC.html#ga68db5b1d90f9b62359888ed1175a0cef',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fplli2scfgr_5fplli2sr_928',['RCC_PLLI2SCFGR_PLLI2SR',['../group__RCC.html#ga0c599fc84dcde859974ed5b334e90f50',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fsscgr_5fincstep_929',['RCC_SSCGR_INCSTEP',['../group__RCC.html#ga0f801e25eb841262467f54e7325b7806',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fsscgr_5fmodper_930',['RCC_SSCGR_MODPER',['../group__RCC.html#gaf6fd9fde5cf03700de4c304b9c5dfb7c',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fsscgr_5fspreadsel_931',['RCC_SSCGR_SPREADSEL',['../group__RCC.html#ga392689f6486224a7f19d7ad0cd195687',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcc_5fsscgr_5fsscgen_932',['RCC_SSCGR_SSCGEN',['../group__RCC.html#ga8885c04bcb786b89e26f066f4ccf06e0',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rcr_933',['RCR',['../structtypedef__TIM__t.html#aa7b6d54342570508d4871ca7e4195fc3',1,'typedef_TIM_t']]],
  ['rct_5falrmxr_5fsu_934',['RCT_ALRMxR_SU',['../group__RTC.html#ga79ed87ee0123b1a9af59049c37de94f5',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['readbyte_935',['readByte',['../main_8c.html#a7c265a43a10b2dcc30c6673911886729',1,'main.c']]],
  ['recvbuffer_936',['recvBuffer',['../main_8c.html#a4831adfee26999e56d9cad5f549cf443',1,'main.c']]],
  ['recvstop_937',['recvStop',['../main_8c.html#a7df1b891e46b1552678c5574b60d1aff',1,'main.c']]],
  ['register_938',['Register',['../STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148',1,'STM32F401RE.h']]],
  ['reset_939',['RESET',['../group__misc.html#gab702106cf3b3e96750b6845ded4e0299',1,'STM32F401RE.h']]],
  ['rlr_940',['RLR',['../structtypedef__IWDG__t.html#a4de60f63e9746440d090810e1feef0df',1,'typedef_IWDG_t']]],
  ['rsv01_941',['rsv01',['../structtypedef__RCC__t.html#af28cd430a0dca4c827dd10c013db3b6c',1,'typedef_RCC_t']]],
  ['rsv02_942',['rsv02',['../structtypedef__RCC__t.html#a1a4d1002d07296cff226115057683973',1,'typedef_RCC_t']]],
  ['rsv03_943',['rsv03',['../structtypedef__RCC__t.html#a7fe39a7744e34feaa3041142bff9c30b',1,'typedef_RCC_t']]],
  ['rsv04_944',['rsv04',['../structtypedef__RCC__t.html#a5d6d11210261ed1acf18b3181d5a51a3',1,'typedef_RCC_t']]],
  ['rsv05_945',['rsv05',['../structtypedef__RCC__t.html#acae25238b51b1f877ddb85bc8013f009',1,'typedef_RCC_t']]],
  ['rsv06_946',['rsv06',['../structtypedef__RCC__t.html#a8fffb3b16260478fce28d89aae3c0bbb',1,'typedef_RCC_t']]],
  ['rsv07_947',['rsv07',['../structtypedef__RCC__t.html#af1c1d00177c8269caf6f68f9bb5371cd',1,'typedef_RCC_t']]],
  ['rsv08_948',['rsv08',['../structtypedef__RCC__t.html#a0e466adcbfe611290c6725d3dc15b9fe',1,'typedef_RCC_t']]],
  ['rsv09_949',['rsv09',['../structtypedef__RCC__t.html#a3535d272e87c3bc26b95ae811a6ec234',1,'typedef_RCC_t']]],
  ['rsv10_950',['rsv10',['../structtypedef__RCC__t.html#ac27de2e2f10b52eb620f0fcb153e1960',1,'typedef_RCC_t']]],
  ['rsv11_951',['rsv11',['../structtypedef__RCC__t.html#a7021d9d841f8fb483c26e90b1ecbe94b',1,'typedef_RCC_t']]],
  ['rsv12_952',['rsv12',['../structtypedef__RCC__t.html#a8ef3aa80fece780303dbed3eb058a5a1',1,'typedef_RCC_t']]],
  ['rsv13_953',['rsv13',['../structtypedef__RCC__t.html#ab7e7610195327d66aab156f0964cbe66',1,'typedef_RCC_t']]],
  ['rsv14_954',['rsv14',['../structtypedef__RCC__t.html#a17331d4209f513ef8431d4be0dccc338',1,'typedef_RCC_t']]],
  ['rsv15_955',['rsv15',['../structtypedef__RCC__t.html#a2b4ccf19d2157b3044927a29fe922a52',1,'typedef_RCC_t']]],
  ['rtc_956',['RTC',['../group__RTC.html',1,'']]],
  ['rtc_5falrmxr_5fdt_957',['RTC_ALRMxR_DT',['../group__RTC.html#gab471fe569fffccb657a974acbd3974fd',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5falrmxr_5fdu_958',['RTC_ALRMxR_DU',['../group__RTC.html#ga661d00cb34ae91ce3f768d785313555d',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5falrmxr_5fht_959',['RTC_ALRMxR_HT',['../group__RTC.html#gaa9cd7419b688d15cd435a559e0a5f784',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5falrmxr_5fhu_960',['RTC_ALRMxR_HU',['../group__RTC.html#ga06c7673dfc34e54f5dd8d458f7ef80ff',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5falrmxr_5fmnt_961',['RTC_ALRMxR_MNT',['../group__RTC.html#gaf49e707f268385c23986d9781fab66fd',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5falrmxr_5fmnu_962',['RTC_ALRMxR_MNU',['../group__RTC.html#ga0db28c3082ad368e9dd7873a948c78ba',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5falrmxr_5fmsk1_963',['RTC_ALRMxR_MSK1',['../group__RTC.html#ga599eb4b62bb94a6da5849d1a564302e9',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5falrmxr_5fmsk2_964',['RTC_ALRMxR_MSK2',['../group__RTC.html#gad0e899172c788dd3146b837e11440e60',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5falrmxr_5fmsk3_965',['RTC_ALRMxR_MSK3',['../group__RTC.html#ga21232ba9a71fca624bec9a914caab467',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5falrmxr_5fmsk4_966',['RTC_ALRMxR_MSK4',['../group__RTC.html#ga2a8d205bbee2d736fb10e5078f8365b2',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5falrmxr_5fpm_967',['RTC_ALRMxR_PM',['../group__RTC.html#ga51515c31264d4a9964e2a92c478ed83c',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5falrmxr_5fst_968',['RTC_ALRMxR_ST',['../group__RTC.html#ga6ab1f1def7e1635c44d2cad7ddc3da4b',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5falrmxr_5fwdsel_969',['RTC_ALRMxR_WDSEL',['../group__RTC.html#ga41373c4c2d0d1993918565ef9517be2e',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5falrmxssr_5fmaskss_970',['RTC_ALRMxSSR_MASKSS',['../group__RTC.html#ga6dfb38f29db17251b5c64de8ea6ad6aa',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5falrmxssr_5fss_971',['RTC_ALRMxSSR_SS',['../group__RTC.html#gad57d561503f532b90a9f3bb6c401bd43',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fbaseaddr_972',['RTC_BASEADDR',['../group__APB1.html#ga3d53dcd9e68f3fe32eb469087085435f',1,'STM32F401RE.h']]],
  ['rtc_5fcalibr_5fdc_973',['RTC_CALIBR_DC',['../group__RTC.html#gab5523cf582ebc0a987c6a2c2007bc10d',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcalibr_5fdcs_974',['RTC_CALIBR_DCS',['../group__RTC.html#gaa63841fd7262fd307f211ee8e9e8a6f0',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcalm_5fcalp_975',['RTC_CALM_CALP',['../group__RTC.html#ga66ec48a86eb8426be6656ff83851fea3',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcalm_5fcalw16_976',['RTC_CALM_CALW16',['../group__RTC.html#ga2d391e2b6da945c7aa3380ccbc8307b3',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcalm_5fcalw8_977',['RTC_CALM_CALW8',['../group__RTC.html#ga0d9a1c92ce94e068d913d6f7fe652176',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcalm_5fcaml_978',['RTC_CALM_CAML',['../group__RTC.html#ga35f0ef1d0d9a5c036ca9b47da5b734a1',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcr_5fadd1h_979',['RTC_CR_ADD1H',['../group__CRC.html#gaae1a8439d08e28289398dcf3c2b4b47b',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcr_5falrae_980',['RTC_CR_ALRAE',['../group__CRC.html#ga8a8cdeac61f06e4737800b64a901d584',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcr_5falraie_981',['RTC_CR_ALRAIE',['../group__CRC.html#ga9138f75267bd93f8de6738225217d583',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcr_5falrbe_982',['RTC_CR_ALRBE',['../group__CRC.html#ga17d0850002ed42742ff75a82dc4e8586',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcr_5falrbie_983',['RTC_CR_ALRBIE',['../group__CRC.html#gac6269c9dd5cee650024ede0b0c42e87d',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcr_5fbkp_984',['RTC_CR_BKP',['../group__CRC.html#ga0e7a474de1a01816bc9d9b6fa7272289',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcr_5fbypshad_985',['RTC_CR_BYPSHAD',['../group__CRC.html#ga34d50a3eff3364e6da4fefed9962a054',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcr_5fcoe_986',['RTC_CR_COE',['../group__CRC.html#ga3cdfa862acfa6068b7ba847f77269d60',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcr_5fcosel_987',['RTC_CR_COSEL',['../group__CRC.html#ga197c587884b9c1dcb2970e9ec2589b41',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcr_5fdce_988',['RTC_CR_DCE',['../group__CRC.html#ga4ce7cb8b575142e125863d61ea4765ba',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcr_5ffmt_989',['RTC_CR_FMT',['../group__CRC.html#gab2706e31a1bc8d95b682fe47611e0dd3',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcr_5fosel_990',['RTC_CR_OSEL',['../group__CRC.html#ga8f81115ef3fd366de73e84ab667d369b',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcr_5fpol_991',['RTC_CR_POL',['../group__CRC.html#ga53f21b5adadbcc5eb255683d5decc9cb',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcr_5frefckon_992',['RTC_CR_REFCKON',['../group__CRC.html#ga646ef1071cacc2d30bbef5597c817021',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcr_5fsub1h_993',['RTC_CR_SUB1H',['../group__CRC.html#ga220cf6237eac208acc8ae4c55e0b5e6f',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcr_5ftse_994',['RTC_CR_TSE',['../group__CRC.html#ga94fa98ca8cac9078b9bb82c89593d3c0',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcr_5ftsedge_995',['RTC_CR_TSEDGE',['../group__CRC.html#gad076bde34be7d24f088fd2c003b7a7f7',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcr_5ftsie_996',['RTC_CR_TSIE',['../group__CRC.html#gaf376dffb9f2777ef275f23410e35600d',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcr_5fwucksel_997',['RTC_CR_WUCKSEL',['../group__CRC.html#ga54a2d55571417d9dfb05826b40d997b0',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcr_5fwute_998',['RTC_CR_WUTE',['../group__CRC.html#ga061be0d3cdea721e5cb695cda0699bc3',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fcr_5fwutie_999',['RTC_CR_WUTIE',['../group__CRC.html#ga5e0a1419830a16667cea4f6454913226',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fdr_5fdt_1000',['RTC_DR_DT',['../group__CRC.html#ga52e40cec8161ee20176d92d547fef350',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fdr_5fdu_1001',['RTC_DR_DU',['../group__CRC.html#gaba04cbc99cf442c7e6155bef625c5663',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fdr_5fmt_1002',['RTC_DR_MT',['../group__CRC.html#ga26f0d3ce1c6c6785bd8fbae556f68b31',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fdr_5fmu_1003',['RTC_DR_MU',['../group__CRC.html#gac9221f60ccf3581f3c543fdedddf4372',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fdr_5fwdu_1004',['RTC_DR_WDU',['../group__CRC.html#ga6f46c349f75a31973e094729fe96543f',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fdr_5fyt_1005',['RTC_DR_YT',['../group__CRC.html#ga14d55b6d841825ec65736e08c09b1d83',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fdr_5fyu_1006',['RTC_DR_YU',['../group__CRC.html#gafd1bdc8fad3fdeb14058c9158f39ae9e',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fisr_5falraf_1007',['RTC_ISR_ALRAF',['../group__RTC.html#ga96605e50a347507b7f274e9cd894a02c',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fisr_5falrawf_1008',['RTC_ISR_ALRAWF',['../group__RTC.html#ga4d420b5c3f8623cf1116d42fa164be7e',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fisr_5falrbg_1009',['RTC_ISR_ALRBG',['../group__RTC.html#ga65650790e2b437741380de604a608c98',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fisr_5falrbwf_1010',['RTC_ISR_ALRBWF',['../group__RTC.html#ga5a0c34bff6dc9fce29e2be35d32d9d05',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fisr_5finit_1011',['RTC_ISR_INIT',['../group__RTC.html#gae0eb2f998cd3e7325974347cb2a3d25a',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fisr_5finitf_1012',['RTC_ISR_INITF',['../group__RTC.html#gab16dcc6973c611e087030cdb15203972',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fisr_5finits_1013',['RTC_ISR_INITS',['../group__RTC.html#ga7b229bace5ba0c0b48bfeb5efc445292',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fisr_5frecalpf_1014',['RTC_ISR_RECALPF',['../group__RTC.html#ga05189137cfd0e73903d9b70d071656b9',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fisr_5frsf_1015',['RTC_ISR_RSF',['../group__RTC.html#ga9bd683e789841f7d3f138709ffdbfbf8',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fisr_5fshpf_1016',['RTC_ISR_SHPF',['../group__RTC.html#ga1c4536a874336778ac11109f14573eb9',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fisr_5ftamp1f_1017',['RTC_ISR_TAMP1F',['../group__RTC.html#gae738b22f6a8123026921a1d14f9547c0',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fisr_5ftsf_1018',['RTC_ISR_TSF',['../group__RTC.html#ga68c0a60dbfc5f1570a48afe450395484',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fisr_5ftsovf_1019',['RTC_ISR_TSOVF',['../group__RTC.html#ga766c238f964072decba204c7fce850ff',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fisr_5fwutf_1020',['RTC_ISR_WUTF',['../group__RTC.html#ga4eb5960300a402210e5378d78ce22766',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fisr_5fwutwf_1021',['RTC_ISR_WUTWF',['../group__RTC.html#ga0e753321211e19bc48736fe0d30a7f40',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fprer_5fprediv_5fa_1022',['RTC_PRER_PREDIV_A',['../group__RTC.html#gad248dca1e9532ba31f98d3ec9d2f8711',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fprer_5fprediv_5fs_1023',['RTC_PRER_PREDIV_S',['../group__RTC.html#ga17bbd4e569a76446df089752cb41b1cb',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fshiftr_5fadd1s_1024',['RTC_SHIFTR_ADD1S',['../group__RTC.html#ga8fee932563d21382db9ecad458356af2',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5fshiftr_5fsubfs_1025',['RTC_SHIFTR_SUBFS',['../group__RTC.html#ga6131eb8c293b98bc5a6c7a4bb1920450',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftafct_5falarmouttype_1026',['RTC_TAFCT_ALARMOUTTYPE',['../group__RTC.html#gacae73a7a641704bd13acb11e2ebe3cf0',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftafct_5ftamp1e_1027',['RTC_TAFCT_TAMP1E',['../group__RTC.html#gad06ebd8d904fd4235d22e60f61b08017',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftafct_5ftamp1insel_1028',['RTC_TAFCT_TAMP1INSEL',['../group__RTC.html#ga35518c1718752b216bd6eabcae521257',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftafct_5ftamp1trg_1029',['RTC_TAFCT_TAMP1TRG',['../group__RTC.html#ga0ef7e1a9f44f95e4ffa63098d2d20813',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftafct_5ftampflt_1030',['RTC_TAFCT_TAMPFLT',['../group__RTC.html#ga530cfb4f583956d568280e88f5cfa840',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftafct_5ftampfreq_1031',['RTC_TAFCT_TAMPFREQ',['../group__RTC.html#gacce2bf6c186f9460bb200b9581e1d8fc',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftafct_5ftampie_1032',['RTC_TAFCT_TAMPIE',['../group__RTC.html#gab8a921f7faf3db213982cf22a1f936e7',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftafct_5ftampprch_1033',['RTC_TAFCT_TAMPPRCH',['../group__RTC.html#ga88738eaee2d2a9aa5bee3a442f344776',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftafct_5ftamppudis_1034',['RTC_TAFCT_TAMPPUDIS',['../group__RTC.html#gacf992278e6966888ed90006d18e2acc3',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftafct_5ftampts_1035',['RTC_TAFCT_TAMPTS',['../group__RTC.html#gab6f9a7c2800b4eeff38b27fa6ce84d41',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftafct_5ftsinsel_1036',['RTC_TAFCT_TSINSEL',['../group__RTC.html#gaf4732847c9b2b65caa0fb47b03212bfa',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftr_5fht_1037',['RTC_TR_HT',['../group__RTC.html#gad42435e015e9f5052245c366ae08d655',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftr_5fhu_1038',['RTC_TR_HU',['../group__RTC.html#gac8211df481853649722383e0d8fb06d5',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftr_5fmnt_1039',['RTC_TR_MNT',['../group__RTC.html#ga64cf91576871a8108d6ee2f48970bb4a',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftr_5fmnu_1040',['RTC_TR_MNU',['../group__RTC.html#ga84e86f4fc04232fd0294966434708e06',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftr_5fpm_1041',['RTC_TR_PM',['../group__RTC.html#ga3152952ac385ee1ce8dd868978d3fce9',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftr_5fst_1042',['RTC_TR_ST',['../group__RTC.html#gaae39b22025a36d1e4e185e4be2bf326f',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftr_5fsu_1043',['RTC_TR_SU',['../group__RTC.html#ga747711823db36121b78c0eebb6140ca1',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftsdr_5fdt_1044',['RTC_TSDR_DT',['../group__RTC.html#ga39c9ff61f3b622b829aa9354ca84e44e',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftsdr_5fdu_1045',['RTC_TSDR_DU',['../group__RTC.html#gace7ca73ebca21ed3a17315f06757042a',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftsdr_5fmt_1046',['RTC_TSDR_MT',['../group__RTC.html#ga7bce43482443f2038a8eebc681067dd7',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftsdr_5fmu_1047',['RTC_TSDR_MU',['../group__RTC.html#ga2a5912337df16624b4703d2065c5fdf4',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftsdr_5fwdu_1048',['RTC_TSDR_WDU',['../group__RTC.html#ga4c76ea431470b87f22e7854bd5438d2f',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftstr_5fht_1049',['RTC_TSTR_HT',['../group__RTC.html#ga5765274cda5284899563191cb505235a',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftstr_5fhu_1050',['RTC_TSTR_HU',['../group__RTC.html#gaf12107fe82e4f9de5ae4fdd6c169a846',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftstr_5fmnt_1051',['RTC_TSTR_MNT',['../group__RTC.html#ga9743a3843868c712945a7c408183ad73',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftstr_5fmnu_1052',['RTC_TSTR_MNU',['../group__RTC.html#ga64b186af486822cc015cfec613f5cba9',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftstr_5fpm_1053',['RTC_TSTR_PM',['../group__RTC.html#ga84b3d044be3e63573a5f0d4d14d8e3b0',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftstr_5fst_1054',['RTC_TSTR_ST',['../group__RTC.html#ga9fbdebcd1da2ea191cca51c222345f15',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtc_5ftstr_5fsu_1055',['RTC_TSTR_SU',['../group__RTC.html#gac0d8fa76d45faccfe931d6227b29565a',1,'STM32F401RE_REGISTER_BITS.h']]],
  ['rtsr_1056',['RTSR',['../structtypedef__EXTI__t.html#a5b5cd4c4e420b47bff8d3399bcd50565',1,'typedef_EXTI_t']]],
  ['rxcrcr_1057',['RXCRCR',['../structtypedef__SPI__t.html#add1dac47d2018cfa4444621591bbf7a6',1,'typedef_SPI_t']]],
  ['rxlen_1058',['RxLen',['../structSPI__Handle__t.html#ac1f0408b5f711df4d7a80366c35e3277',1,'SPI_Handle_t']]],
  ['rxstate_1059',['RxState',['../structSPI__Handle__t.html#acbfbbeb3c2a55878f6dffe0388b4b320',1,'SPI_Handle_t']]]
];
