<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the Eighth Conference on Design, Automation and Test in Europe, Volume 1</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/date.png" alt="Proceedings of the Eighth Conference on Design, Automation and Test in Europe, Volume 1" title="Proceedings of the Eighth Conference on Design, Automation and Test in Europe, Volume 1" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/SYS\2004\DATE-v1-2004.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2><br/><em>Proceedings of the Eighth Conference on Design, Automation and Test in Europe, Volume 1</em><br/>DATE v1, 2004.</h2>
<div class="rbox">
<strong><a href="SYS.html">SYS</a></strong><hr/><a href="http://dblp.org/rec/html/conf/date/2004">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+Eighth+Conference+on+Design,+Automation+and+Test+in+Europe,+Volume+1%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#title').text(this.checked?'Proceedings of the Eighth Conference on Design, Automation and Test in Europe, Volume 1':'DATE v1');$('#publisher').text(this.checked?'IEEE Computer Society':'IEEE CS');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DATE-v1-2004,
	address       = "Paris, France",
<span id="isbn">	isbn          = "0-7695-2085-5",
</span>	publisher     = "{<span id="publisher">IEEE Computer Society</span>}",
	title         = "{<span id="title">Proceedings of the Eighth Conference on Design, Automation and Test in Europe, Volume 1</span>}",
	year          = 2004,
}</pre>
</div>
<hr/>
<h3>Contents (143 items)</h3><dl class="toc"><div class="rbox"><span class="tag">23 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">16 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">16 ×<a href="tag/power management.html">#power management</a></span><br/><span class="tag">16 ×<a href="tag/using.html">#using</a></span><br/><span class="tag">15 ×<a href="tag/architecture.html">#architecture</a></span><br/><span class="tag">15 ×<a href="tag/modelling.html">#modelling</a></span><br/><span class="tag">12 ×<a href="tag/memory management.html">#memory management</a></span><br/><span class="tag">9 ×<a href="tag/generative.html">#generative</a></span><br/><span class="tag">9 ×<a href="tag/testing.html">#testing</a></span><br/><span class="tag">8 ×<a href="tag/multi.html">#multi</a></span><br/></div><dt><a href="DATE-v1-2004-Spirakis.html">DATE-v1-2004-Spirakis</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>Opportunities and Challenges in Building Silicon Products in 65nm and Beyond (<abbr title="Greg Spirakis">GS</abbr>), pp. 2–3.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-ChoiSP.html">DATE-v1-2004-ChoiSP</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/precise.html" title="precise">#precise</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/trade-off.html" title="trade-off">#trade-off</a></span></dt><dd>Fine-Grained Dynamic Voltage and Frequency Scaling for Precise Energy and Performance Trade-Off Based on the Ratio of Off-Chip Access to On-Chip Computation Times (<abbr title="Kihwan Choi">KC</abbr>, <abbr title="Ramakrishna Soma">RS</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 4–9.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-Skadron.html">DATE-v1-2004-Skadron</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>Hybrid Architectural Dynamic Thermal Management (<abbr title="Kevin Skadron">KS</abbr>), pp. 10–15.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-ChangYL.html">DATE-v1-2004-ChangYL</a></dt><dd>Value-Conscious Cache: Simple Technique for Reducing Cache Access Power (<abbr title="Yen-Jen Chang">YJC</abbr>, <abbr title="Chia-Lin Yang">CLY</abbr>, <abbr title="Feipei Lai">FL</abbr>), pp. 16–21.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-LiPZSSS.html">DATE-v1-2004-LiPZSSS</a></dt><dd>State-Preserving vs. Non-State-Preserving Leakage Control in Caches (<abbr title="Yingmin Li">YL</abbr>, <abbr title="Dharmesh Parikh">DP</abbr>, <abbr title="Yan Zhang">YZ</abbr>, <abbr title="Karthik Sankaranarayanan">KS</abbr>, <abbr title="Mircea R. Stan">MRS</abbr>, <abbr title="Kevin Skadron">KS</abbr>), pp. 22–29.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-WedlerSK.html">DATE-v1-2004-WedlerSK</a> <span class="tag"><a href="tag/reasoning.html" title="reasoning">#reasoning</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Arithmetic Reasoning in DPLL-Based SAT Solving (<abbr title="Markus Wedler">MW</abbr>, <abbr title="Dominik Stoffel">DS</abbr>, <abbr title="Wolfgang Kunz">WK</abbr>), pp. 30–35.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-BaumgartnerK.html">DATE-v1-2004-BaumgartnerK</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span></dt><dd>Enhanced Diameter Bounding via Structural (<abbr title="Jason Baumgartner">JB</abbr>, <abbr title="Andreas Kuehlmann">AK</abbr>), pp. 36–41.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-FengWCL.html">DATE-v1-2004-FengWCL</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Improved Symoblic Simulation by Dynamic Funtional Space Partitioning (<abbr title="Tao Feng">TF</abbr>, <abbr title="Li-C. Wang">LCW</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Chih-Chan Lin">CCL</abbr>), pp. 42–49.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-PadmanabanT.html">DATE-v1-2004-PadmanabanT</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using BDDs and ZBDDs for Efficient Identification of Testable Path Delay Faults (<abbr title="Saravanan Padmanaban">SP</abbr>, <abbr title="Spyros Tragoudas">ST</abbr>), pp. 50–55.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-PomeranzR.html">DATE-v1-2004-PomeranzR</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/similarity.html" title="similarity">#similarity</a></span></dt><dd>Level of Similarity: A Metric for Fault Collapsing (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 56–61.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-BonhommeGGLPV.html">DATE-v1-2004-BonhommeGGLPV</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Design of Routing-Constrained Low Power Scan Chains (<abbr title="Yannick Bonhomme">YB</abbr>, <abbr title="Patrick Girard">PG</abbr>, <abbr title="Loïs Guiller">LG</abbr>, <abbr title="Christian Landrault">CL</abbr>, <abbr title="Serge Pravossoudovitch">SP</abbr>, <abbr title="Arnaud Virazel">AV</abbr>), pp. 62–67.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-PomeranzVRS.html">DATE-v1-2004-PomeranzVRS</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Z-Sets and Z-Detections: Circuit Characteristics that Simplify Fault Diagnosis (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Srikanth Venkataraman">SV</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Bharath Seshadri">BS</abbr>), pp. 68–75.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-NagariN.html">DATE-v1-2004-NagariN</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A 2.7V 350muW 11-b Algorithmic Analog-to-Digital Converter with Single-Ended Multiplexed Inputs (<abbr title="Angelo Nagari">AN</abbr>, <abbr title="Germano Nicollini">GN</abbr>), pp. 76–81.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-GinesPR.html">DATE-v1-2004-GinesPR</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Digital Background Gain Error Correction in Pipeline ADCs (<abbr title="Antonio J. Ginés">AJG</abbr>, <abbr title="Eduardo J. Peralías">EJP</abbr>, <abbr title="Adoración Rueda">AR</abbr>), pp. 82–87.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-BadarogluWPDGM.html">DATE-v1-2004-BadarogluWPDGM</a> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Digital Ground Bounce Reduction by Phase Modulation of the Clock (<abbr title="Mustafa Badaroglu">MB</abbr>, <abbr title="Piet Wambacq">PW</abbr>, <abbr title="Geert Van der Plas">GVdP</abbr>, <abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 88–93.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-CorsiMMBD.html">DATE-v1-2004-CorsiMMBD</a> <span class="tag"><a href="tag/pseudo.html" title="pseudo">#pseudo</a></span> <span class="tag"><a href="tag/sequence.html" title="sequence">#sequence</a></span></dt><dd>Pseudo-Random Sequence Based Tuning System for Continuous-Time Filters (<abbr title="Francesco Corsi">FC</abbr>, <abbr title="Cristoforo Marzocca">CM</abbr>, <abbr title="Gianvito Matarrese">GM</abbr>, <abbr title="Andrea Baschirotto">AB</abbr>, <abbr title="Stefano D'Amico">SD</abbr>), pp. 94–101.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-LiVKI.html">DATE-v1-2004-LiVKI</a></dt><dd>A Crosstalk Aware Interconnect with Variable Cycle Transmission (<abbr title="Lin Li">LL</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 102–107.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-ThepayasuwanD.html">DATE-v1-2004-ThepayasuwanD</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Layout Conscious Bus Architecture Synthesis for Deep Submicron Systems on Chip (<abbr title="Nattawut Thepayasuwan">NT</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 108–113.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-GuptaDGN.html">DATE-v1-2004-GuptaDGN</a> <span class="tag"><a href="tag/control%20flow.html" title="control flow">#control flow</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Loop Shifting and Compaction for the High-Level Synthesis of Designs with Complex Control Flow (<abbr title="Sumit Gupta">SG</abbr>, <abbr title="Nikil Dutt">ND</abbr>, <abbr title="Rajesh Gupta">RG</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>), pp. 114–121.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-SciutoMRSGFS.html">DATE-v1-2004-SciutoMRSGFS</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>SystemC and SystemVerilog: Where do They Fit? Where are They Going? (<abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Grant Martin">GM</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>, <abbr title="Stuart Swan">SS</abbr>, <abbr title="Frank Ghenassia">FG</abbr>, <abbr title="Peter Flake">PF</abbr>, <abbr title="Johny Srouji">JS</abbr>), pp. 122–129.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-WongT.html">DATE-v1-2004-WongT</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Re-Configurable Bus Encoding Scheme for Reducing Power Consumption of the Cross Coupling Capacitance for Deep Sub-Micron Instruction Bus (<abbr title="Siu-Kei Wong">SKW</abbr>, <abbr title="Chi-Ying Tsui">CYT</abbr>), pp. 130–135.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-RenKM.html">DATE-v1-2004-RenKM</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Hierarchical Adaptive Dynamic Power Management (<abbr title="Zhiyuan Ren">ZR</abbr>, <abbr title="Bruce H. Krogh">BHK</abbr>, <abbr title="Radu Marculescu">RM</abbr>), pp. 136–141.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-ZhangVL.html">DATE-v1-2004-ZhangVL</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>A Self-Tuning Cache Architecture for Embedded Systems (<abbr title="Chuanjun Zhang">CZ</abbr>, <abbr title="Frank Vahid">FV</abbr>, <abbr title="Roman L. Lysecky">RLL</abbr>), pp. 142–147.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-HuVKKI.html">DATE-v1-2004-HuVKKI</a> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Scheduling Reusable Instructions for Power Reduction (<abbr title="Jie S. Hu">JSH</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Soontae Kim">SK</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 148–155.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-BjesseK.html">DATE-v1-2004-BjesseK</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="tag/refinement.html" title="refinement">#refinement</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using Counter Example Guided Abstraction Refinement to Find Complex Bugs (<abbr title="Per Bjesse">PB</abbr>, <abbr title="James H. Kukula">JHK</abbr>), pp. 156–161.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-WinkelmannTSF.html">DATE-v1-2004-WinkelmannTSF</a> <span class="tag"><a href="tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Cost-Efficient Block Verification for a UMTS Up-Link Chip-Rate Coprocessor (<abbr title="Klaus Winkelmann">KW</abbr>, <abbr title="Hans-Joachim Trylus">HJT</abbr>, <abbr title="Dominik Stoffel">DS</abbr>, <abbr title="Görschwin Fey">GF</abbr>), pp. 162–167.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-ManoliosS.html">DATE-v1-2004-ManoliosS</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/liveness.html" title="liveness">#liveness</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/safety.html" title="safety">#safety</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span> <span class="tag"><a href="tag/web.html" title="web">#web</a></span></dt><dd>Automatic Verification of Safety and Liveness for XScale-Like Processor Models Using WEB Refinements (<abbr title="Panagiotis Manolios">PM</abbr>, <abbr title="Sudarshan K. Srinivasan">SKS</abbr>), pp. 168–175.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-FernandesSOT.html">DATE-v1-2004-FernandesSOT</a> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A Probabilistic Method for the Computation of Testability of RTL Constructs (<abbr title="José M. Fernandes">JMF</abbr>, <abbr title="Marcelino B. Santos">MBS</abbr>, <abbr title="Arlindo L. Oliveira">ALO</abbr>, <abbr title="João Paulo Teixeira">JPT</abbr>), pp. 176–181.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-MishraD.html">DATE-v1-2004-MishraD</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Graph-Based Functional Test Program Generation for Pipelined Processors (<abbr title="Prabhat Mishra">PM</abbr>, <abbr title="Nikil Dutt">ND</abbr>), pp. 182–187.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-GoloubevaRV.html">DATE-v1-2004-GoloubevaRV</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>Automatic Generation of Validation Stimuli for Application-Specific Processors (<abbr title="Olga Goloubeva">OG</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Massimo Violante">MV</abbr>), pp. 188–193.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-DimopoulosL.html">DATE-v1-2004-DimopoulosL</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/sequence.html" title="sequence">#sequence</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Efficient Static Compaction of Test Sequence Sets through the Application of Set Covering Techniques (<abbr title="Michael G. Dimopoulos">MGD</abbr>, <abbr title="Panagiotis Linardis">PL</abbr>), pp. 194–201.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-IsseninBMD.html">DATE-v1-2004-IsseninBMD</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Data Reuse Analysis Technique for Software-Controlled Memory Hierarchies (<abbr title="Ilya Issenin">II</abbr>, <abbr title="Erik Brockmeyer">EB</abbr>, <abbr title="Miguel Miranda">MM</abbr>, <abbr title="Nikil Dutt">ND</abbr>), pp. 202–207.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-Gordon-RossVD.html">DATE-v1-2004-Gordon-RossVD</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Automatic Tuning of Two-Level Caches to Embedded Applications (<abbr title="Ann Gordon-Ross">AGR</abbr>, <abbr title="Frank Vahid">FV</abbr>, <abbr title="Nikil Dutt">ND</abbr>), pp. 208–213.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-ZhangYV.html">DATE-v1-2004-ZhangYV</a></dt><dd>Low Static-Power Frequent-Value Data Caches (<abbr title="Chuanjun Zhang">CZ</abbr>, <abbr title="Jun Yang">JY</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 214–219.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-ZhangV.html">DATE-v1-2004-ZhangV</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using a Victim Buffer in an Application-Specific Memory Hierarchy (<abbr title="Chuanjun Zhang">CZ</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 220–227.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-RenaudinBPTSG.html">DATE-v1-2004-RenaudinBPTSG</a> <span class="tag"><a href="tag/security.html" title="security">#security</a></span></dt><dd>High Security Smartcards (<abbr title="Marc Renaudin">MR</abbr>, <abbr title="G. Fraidy Bouesse">GFB</abbr>, <abbr title="Ph. Proust">PP</abbr>, <abbr title="J. P. Tual">JPT</abbr>, <abbr title="Laurent Sourgen">LS</abbr>, <abbr title="Fabien Germain">FG</abbr>), pp. 228–233.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-HuM.html">DATE-v1-2004-HuM</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints (<abbr title="Jingcao Hu">JH</abbr>, <abbr title="Radu Marculescu">RM</abbr>), pp. 234–239.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-ChenG.html">DATE-v1-2004-ChenG</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/bias.html" title="bias">#bias</a></span> <span class="tag"><a href="tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>A Low Cost Individual-Well Adaptive Body Bias (IWABB) Scheme for Leakage Power Reduction and Performance Enhancement in the Presence of Intra-Die Variations (<abbr title="Tom W. Chen">TWC</abbr>, <abbr title="Justin Gregg">JG</abbr>), pp. 240–245.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-TiriV.html">DATE-v1-2004-TiriV</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation (<abbr title="Kris Tiri">KT</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 246–251.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-ChengHP.html">DATE-v1-2004-ChengHP</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Power Minimization in a Backlit TFT-LCD Display by Concurrent Brightness and Contrast Scaling (<abbr title="Wei-Chung Cheng">WCC</abbr>, <abbr title="Yu Hou">YH</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 252–259.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-SafarpourVDL.html">DATE-v1-2004-SafarpourVDL</a> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Managing Don’t Cares in Boolean Satisfiability (<abbr title="Sean Safarpour">SS</abbr>, <abbr title="Andreas G. Veneris">AGV</abbr>, <abbr title="Rolf Drechsler">RD</abbr>, <abbr title="Joanne Lee">JL</abbr>), pp. 260–265.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-Velev.html">DATE-v1-2004-Velev</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Exploiting Signal Unobservability for Efficient Translation to CNF in Formal Verification of Microprocessors (<abbr title="Miroslav N. Velev">MNV</abbr>), pp. 266–271.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-LiHS.html">DATE-v1-2004-LiHS</a> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>A Novel SAT All-Solutions Solver for Efficient Preimage Computation (<abbr title="Bin Li">BL</abbr>, <abbr title="Michael S. Hsiao">MSH</abbr>, <abbr title="Shuo Sheng">SS</abbr>), pp. 272–279.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-SrinivasanBCC.html">DATE-v1-2004-SrinivasanBCC</a> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Efficient Test Strategy for TDMA Power Amplifiers Using Transient Current Measurements: Uses and Benefit (<abbr title="Ganesh Srinivasan">GS</abbr>, <abbr title="Soumendu Bhattacharya">SB</abbr>, <abbr title="Sasikumar Cherubal">SC</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>), pp. 280–285.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-OngHCW.html">DATE-v1-2004-OngHCW</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/random.html" title="random">#random</a></span></dt><dd>Random Jitter Extraction Technique in a Multi-Gigahertz Signal (<abbr title="Chee-Kian Ong">CKO</abbr>, <abbr title="Dongwoo Hong">DH</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Li-C. Wang">LCW</abbr>), pp. 286–291.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-NegreirosCS.html">DATE-v1-2004-NegreirosCS</a> <span class="tag"><a href="tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Low Cost Analog Testing of RF Signal Paths (<abbr title="Marcelo Negreiros">MN</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Altamiro Amadeu Susin">AAS</abbr>), pp. 292–297.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-VazquezLHRH.html">DATE-v1-2004-VazquezLHRH</a> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>A Method for Parameter Extraction of Analog Sine-Wave Signals for Mixed-Signal Built-In-Self-Test Applications (<abbr title="Diego Vázquez">DV</abbr>, <abbr title="Gildas Leger">GL</abbr>, <abbr title="Gloria Huertas">GH</abbr>, <abbr title="Adoración Rueda">AR</abbr>, <abbr title="José L. Huertas">JLH</abbr>), pp. 298–305.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-HettiaratchiC.html">DATE-v1-2004-HettiaratchiC</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span></dt><dd>A Novel Implementation of Tile-Based Address Mapping (<abbr title="Sambuddhi Hettiaratchi">SH</abbr>, <abbr title="Peter Y. K. Cheung">PYKC</abbr>), pp. 306–311.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-WangH.html">DATE-v1-2004-WangH</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Power Aware Variable Partitioning and Instruction Scheduling for Multiple Memory Banks (<abbr title="Zhong Wang">ZW</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>), pp. 312–317.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-SzymanekCK.html">DATE-v1-2004-SzymanekCK</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Time-Energy Design Space Exploration for Multi-Layer Memory Architectures (<abbr title="Radoslaw Szymanek">RS</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Krzysztof Kuchcinski">KK</abbr>), pp. 318–323.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-RamaniAMS.html">DATE-v1-2004-RamaniAMS</a> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Breaking Instance-Independent Symmetries in Exact Graph Coloring (<abbr title="Arathi Ramani">AR</abbr>, <abbr title="Fadi A. Aloul">FAA</abbr>, <abbr title="Igor L. Markov">ILM</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>), pp. 324–331.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-CatthoorCMGLMSW.html">DATE-v1-2004-CatthoorCMGLMSW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/how.html" title="how">#how</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>How Can System-Level Design Solve the Interconnect Technology Scaling Problem? (<abbr title="Francky Catthoor">FC</abbr>, <abbr title="Andrea Cuomo">AC</abbr>, <abbr title="Grant Martin">GM</abbr>, <abbr title="Patrick Groeneveld">PG</abbr>, <abbr title="Rudy Lauwereins">RL</abbr>, <abbr title="Karen Maex">KM</abbr>, <abbr title="Patrick van de Steeg">PvdS</abbr>, <abbr title="Ron Wilson">RW</abbr>), pp. 332–339.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-StefanovZTKD.html">DATE-v1-2004-StefanovZTKD</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>System Design Using Kahn Process Networks: The Compaan/Laura Approach (<abbr title="Todor Stefanov">TS</abbr>, <abbr title="Claudiu Zissulescu">CZ</abbr>, <abbr title="Alexandru Turjan">AT</abbr>, <abbr title="Bart Kienhuis">BK</abbr>, <abbr title="Ed F. Deprettere">EFD</abbr>), pp. 340–345.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-DensmoreRS.html">DATE-v1-2004-DensmoreRS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/platform.html" title="platform">#platform</a></span> <span class="tag"><a href="tag/refinement.html" title="refinement">#refinement</a></span></dt><dd>Microarchitecture Development via Metropolis Successive Platform Refinement (<abbr title="Douglas Densmore">DD</abbr>, <abbr title="Sanjay Rekhi">SR</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 346–351.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-ShinKCCKE.html">DATE-v1-2004-ShinKCCKE</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Exploration of Parameterized Bus Architecture for Communication-Centric SoC Design (<abbr title="Chulho Shin">CS</abbr>, <abbr title="Young-Taek Kim">YTK</abbr>, <abbr title="Eui-Young Chung">EYC</abbr>, <abbr title="Kyu-Myung Choi">KMC</abbr>, <abbr title="Jeong-Taek Kong">JTK</abbr>, <abbr title="Soo-Kwan Eo">SKE</abbr>), pp. 352–357.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-BrunelNFGL.html">DATE-v1-2004-BrunelNFGL</a> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>SoftContract: an Assertion-Based Software Development Process that Enables Design-by-Contract (<abbr title="Jean-Yves Brunel">JYB</abbr>, <abbr title="Marco Di Natale">MDN</abbr>, <abbr title="Alberto Ferrari">AF</abbr>, <abbr title="Paolo Giusto">PG</abbr>, <abbr title="Luciano Lavagno">LL</abbr>), pp. 358–363.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-QuinnLBA.html">DATE-v1-2004-QuinnLBA</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/platform.html" title="platform">#platform</a></span></dt><dd>A System Level Exploration Platform and Methodology for Network Applications Based on Configurable Processors (<abbr title="D. Quinn">DQ</abbr>, <abbr title="Bruno Lavigueur">BL</abbr>, <abbr title="Guy Bois">GB</abbr>, <abbr title="El Mostapha Aboulhamid">EMA</abbr>), pp. 364–371.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-GrimmHW.html">DATE-v1-2004-GrimmHW</a> <span class="tag"><a href="tag/refinement.html" title="refinement">#refinement</a></span></dt><dd>Refinement of Mixed-Signal Systems with Affine Arithmetic (<abbr title="Christoph Grimm">CG</abbr>, <abbr title="Wilhelm Heupke">WH</abbr>, <abbr title="Klaus Waldschmidt">KW</abbr>), pp. 372–377.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-PosadasHSVB.html">DATE-v1-2004-PosadasHSVB</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>System-Level Performance Analysis in SystemC (<abbr title="Hector Posadas">HP</abbr>, <abbr title="Fernando Herrera">FH</abbr>, <abbr title="Pablo Sánchez">PS</abbr>, <abbr title="Eugenio Villar">EV</abbr>, <abbr title="Francisco Blasco">FB</abbr>), pp. 378–383.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-MousaviGTSB.html">DATE-v1-2004-MousaviGTSB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>Modeling and Validating Globally Asynchronous Design in Synchronous Frameworks (<abbr title="Mohammad Reza Mousavi">MRM</abbr>, <abbr title="Paul Le Guernic">PLG</abbr>, <abbr title="Jean-Pierre Talpin">JPT</abbr>, <abbr title="Sandeep K. Shukla">SKS</abbr>, <abbr title="Twan Basten">TB</abbr>), pp. 384–389.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-DSilvaRS.html">DATE-v1-2004-DSilvaRS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Synchronous Protocol Automata: A Framework for Modelling and Verification of SoC Communication Architectures (<abbr title="Vijay D'Silva">VD</abbr>, <abbr title="S. Ramesh">SR</abbr>, <abbr title="Arcot Sowmya">AS</abbr>), pp. 390–395.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-SeceleanuW.html">DATE-v1-2004-SeceleanuW</a> <span class="tag"><a href="tag/aspect-oriented.html" title="aspect-oriented">#aspect-oriented</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>Aspects of Formal and Graphical Design of a Bus System (<abbr title="Tiberiu Seceleanu">TS</abbr>, <abbr title="Tomi Westerlund">TW</abbr>), pp. 396–403.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-SinanogluO.html">DATE-v1-2004-SinanogluO</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Scan Power Minimization through Stimulus and Response Transformations (<abbr title="Ozgur Sinanoglu">OS</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 404–409.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-HeathBH.html">DATE-v1-2004-HeathBH</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span></dt><dd>Synchro-Tokens: Eliminating Nondeterminism to Enable Chip-Level Test of Globally-Asynchronous Locally-Synchronous SoC?s (<abbr title="Matthew W. Heath">MWH</abbr>, <abbr title="Wayne P. Burleson">WPB</abbr>, <abbr title="Ian G. Harris">IGH</abbr>), pp. 410–415.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-XuN.html">DATE-v1-2004-XuN</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Wrapper Design for Testing IP Cores with Multiple Clock Domains (<abbr title="Qiang Xu">QX</abbr>, <abbr title="Nicola Nicolici">NN</abbr>), pp. 416–421.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-SehgalC.html">DATE-v1-2004-SehgalC</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Efficient Modular Testing of SOCs Using Dual-Speed TAM Architectures (<abbr title="Anuja Sehgal">AS</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 422–427.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-FlottesPR.html">DATE-v1-2004-FlottesPR</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>An Arithmetic Structure for Test Data Horizontal Compression (<abbr title="Marie-Lise Flottes">MLF</abbr>, <abbr title="Regis Poirier">RP</abbr>, <abbr title="Bruno Rouzeyre">BR</abbr>), pp. 428–435.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-MartensG.html">DATE-v1-2004-MartensG</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A Phase-Frequency Transfer Description of Analog and Mixed-Signal Front-End Architectures for System-Level Design (<abbr title="Ewout Martens">EM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 436–441.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-NathkeBHB.html">DATE-v1-2004-NathkeBHB</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>Hierarchical Automatic Behavioral Model Generation of Nonlinear Analog Circuits Based on Nonlinear Symbolic Techniques (<abbr title="Lutz Näthke">LN</abbr>, <abbr title="Volodymyr Burkhay">VB</abbr>, <abbr title="Lars Hedrich">LH</abbr>, <abbr title="Erich Barke">EB</abbr>), pp. 442–447.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-KielyG.html">DATE-v1-2004-KielyG</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Performance Modeling of Analog Integrated Circuits Using Least-Squares Support Vector Machines (<abbr title="Tholom Kiely">TK</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 448–453.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-VandersteenPLD.html">DATE-v1-2004-VandersteenPLD</a> <span class="tag"><a href="tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span></dt><dd>Extended Subspace Identification of Improper Linear Systems (<abbr title="Gerd Vandersteen">GV</abbr>, <abbr title="Rik Pintelon">RP</abbr>, <abbr title="Dimitri Linten">DL</abbr>, <abbr title="Stéphane Donnay">SD</abbr>), pp. 454–459.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-HuangM.html">DATE-v1-2004-HuangM</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Identification and Modeling of Nonlinear Dynamic Behavior in Analog Circuits (<abbr title="Xiaoling Huang">XH</abbr>, <abbr title="H. Alan Mantooth">HAM</abbr>), pp. 460–467.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-KoorapatyKGFP.html">DATE-v1-2004-KoorapatyKGFP</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Exploring Logic Block Granularity for Regular Fabrics (<abbr title="Aneesh Koorapaty">AK</abbr>, <abbr title="V. Kheterpal">VK</abbr>, <abbr title="Padmini Gopalakrishnan">PG</abbr>, <abbr title="M. Fu">MF</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 468–473.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-BansalGDNG.html">DATE-v1-2004-BansalGDNG</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Network Topology Exploration of Mesh-Based Coarse-Grain Reconfigurable Architectures (<abbr title="Nikhil Bansal">NB</abbr>, <abbr title="Sumit Gupta">SG</abbr>, <abbr title="Nikil Dutt">ND</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>, <abbr title="Rajesh Gupta">RG</abbr>), pp. 474–479.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-LyseckyV.html">DATE-v1-2004-LyseckyV</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>A Configurable Logic Architecture for Dynamic Hardware/Software Partitioning (<abbr title="Roman L. Lysecky">RLL</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 480–485.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-ChenKS.html">DATE-v1-2004-ChenKS</a> <span class="tag"><a href="tag/platform.html" title="platform">#platform</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Configuration-Sensitive Process Scheduling for FPGA-Based Computing Platforms (<abbr title="Guilin Chen">GC</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Ugur Sezer">US</abbr>), pp. 486–493.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-LeeDBS.html">DATE-v1-2004-LeeDBS</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Simultaneous State, Vt and Tox Assignment for Total Standby Power Minimization (<abbr title="Dongwoo Lee">DL</abbr>, <abbr title="Harmander Deogun">HD</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Dennis Sylvester">DS</abbr>), pp. 494–499.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-BabighianBM.html">DATE-v1-2004-BabighianBM</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Scalable ODC-Based Algorithm for RTL Insertion of Gated Clocks (<abbr title="Pietro Babighian">PB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Enrico Macii">EM</abbr>), pp. 500–505.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-Kandemir.html">DATE-v1-2004-Kandemir</a> <span class="tag"><a href="tag/data%20transformation.html" title="data transformation">#data transformation</a></span> <span class="tag"><a href="tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Impact of Data Transformations on Memory Bank Locality (<abbr title="Mahmut T. Kandemir">MTK</abbr>), pp. 506–511.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-KretzschmarNM.html">DATE-v1-2004-KretzschmarNM</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/why.html" title="why">#why</a></span></dt><dd>Why Transition Coding for Power Minimization of On-Chip Buses Does Not Work (<abbr title="Claudia Kretzschmar">CK</abbr>, <abbr title="André K. Nieuwland">AKN</abbr>, <abbr title="Dietmar Müller">DM</abbr>), pp. 512–517.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-AndreiSEPA.html">DATE-v1-2004-AndreiSEPA</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Overhead-Conscious Voltage Selection for Dynamic and Leakage Energy Reduction of Time-Constrained Systems (<abbr title="Alexandru Andrei">AA</abbr>, <abbr title="Marcus T. Schmitz">MTS</abbr>, <abbr title="Petru Eles">PE</abbr>, <abbr title="Zebo Peng">ZP</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>), pp. 518–525.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-CaiL.html">DATE-v1-2004-CaiL</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Dynamic Power Management Using Data Buffers (<abbr title="Le Cai">LC</abbr>, <abbr title="Yung-Hsiang Lu">YHL</abbr>), pp. 526–531.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-AtienzaMCMS.html">DATE-v1-2004-AtienzaMCMS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Dynamic Memory Management Design Methodology for Reduced Memory Footprint in Multimedia and Wireless Network Applications (<abbr title="David Atienza">DA</abbr>, <abbr title="Stylianos Mamagkakis">SM</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Jose Manuel Mendias">JMM</abbr>, <abbr title="Dimitrios Soudris">DS</abbr>), pp. 532–537.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-JangKLCLS.html">DATE-v1-2004-JangKLCLS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>High-Level System Modeling and Architecture Exploration with SystemC on a Network SoC: S3C2510 Case Study (<abbr title="Hye-On Jang">HOJ</abbr>, <abbr title="Minsoo Kang">MK</abbr>, <abbr title="Myeong-jin Lee">MjL</abbr>, <abbr title="Kwanyeob Chae">KC</abbr>, <abbr title="Kookpyo Lee">KL</abbr>, <abbr title="Kyuhyun Shim">KS</abbr>), pp. 538–543.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-PostVRS.html">DATE-v1-2004-PostVRS</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A SystemC-Based Verification Methodology for Complex Wireless Software IP (<abbr title="Guido Post">GP</abbr>, <abbr title="P. K. Venkataraghavan">PKV</abbr>, <abbr title="Tapan Ray">TR</abbr>, <abbr title="D. R. Seetharaman">DRS</abbr>), pp. 544–551.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-PerezMT.html">DATE-v1-2004-PerezMT</a> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>A New Optimized Implemention of the SystemC Engine Using Acyclic Scheduling (<abbr title="Daniel Gracia Pérez">DGP</abbr>, <abbr title="Gilles Mouchard">GM</abbr>, <abbr title="Olivier Temam">OT</abbr>), pp. 552–557.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-Ziv.html">DATE-v1-2004-Ziv</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>Stimuli Generation with Late Binding of Values (<abbr title="Avi Ziv">AZ</abbr>), pp. 558–563.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-FummiMPP.html">DATE-v1-2004-FummiMPP</a> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Native ISS-SystemC Integration for the Co-Simulation of Multi-Processor SoC (<abbr title="Franco Fummi">FF</abbr>, <abbr title="Stefano Martini">SM</abbr>, <abbr title="Giovanni Perbellini">GP</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 564–569.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-BoseN.html">DATE-v1-2004-BoseN</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Extraction of Schematic Array Models for Memory Circuits (<abbr title="Soumitra Bose">SB</abbr>, <abbr title="Amit Nandi">AN</abbr>), pp. 570–577.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-PaschalisG.html">DATE-v1-2004-PaschalisG</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/online.html" title="online">#online</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Effective Software-Based Self-Test Strategies for On-Line Periodic Testing of Embedded Processors (<abbr title="Antonis M. Paschalis">AMP</abbr>, <abbr title="Dimitris Gizopoulos">DG</abbr>), pp. 578–583.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-BellatoBBCCPRRVZ.html">DATE-v1-2004-BellatoBBCCPRRVZ</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Evaluating the Effects of SEUs Affecting the Configuration Memory of an SRAM-Based FPGA (<abbr title="M. Bellato">MB</abbr>, <abbr title="Paolo Bernardi">PB</abbr>, <abbr title="D. Bortolato">DB</abbr>, <abbr title="A. Candelori">AC</abbr>, <abbr title="M. Ceschia">MC</abbr>, <abbr title="Alessandro Paccagnella">AP</abbr>, <abbr title="Maurizio Rebaudengo">MR</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Massimo Violante">MV</abbr>, <abbr title="P. Zambolin">PZ</abbr>), pp. 584–589.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-LeveugleA.html">DATE-v1-2004-LeveugleA</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/injection.html" title="injection">#injection</a></span></dt><dd>Early SEU Fault Injection in Digital, Analog and Mixed Signal Circuits: A Global Flow (<abbr title="Régis Leveugle">RL</abbr>, <abbr title="Abdelaziz Ammari">AA</abbr>), pp. 590–595.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-AlmukhaizimDM.html">DATE-v1-2004-AlmukhaizimDM</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Concurrent Error Detection with Bounded Latency in FSMs (<abbr title="Sobeeh Almukhaizim">SA</abbr>, <abbr title="Petros Drineas">PD</abbr>, <abbr title="Yiorgos Makris">YM</abbr>), pp. 596–603.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-RanjanVASVG.html">DATE-v1-2004-RanjanVASVG</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Fast, Layout-Inclusive Analog Circuit Synthesis using Pre-Compiled Parasitic-Aware Symbolic Performance Models (<abbr title="Mukesh Ranjan">MR</abbr>, <abbr title="Wim Verhaegen">WV</abbr>, <abbr title="Anuradha Agarwal">AA</abbr>, <abbr title="Hemanth Sampath">HS</abbr>, <abbr title="Ranga Vemuri">RV</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 604–609.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-MurgaiRMHT.html">DATE-v1-2004-MurgaiRMHT</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Sensitivity-Based Modeling and Methodology for Full-Chip Substrate Noise Analysis (<abbr title="Rajeev Murgai">RM</abbr>, <abbr title="Subodh M. Reddy">SMR</abbr>, <abbr title="Takashi Miyoshi">TM</abbr>, <abbr title="Takeshi Horie">TH</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 610–615.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-BrandtnerW.html">DATE-v1-2004-BrandtnerW</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>SubCALM: A Program for Hierarchical Substrate Coupling Simulation on Floorplan Level (<abbr title="Thomas Brandtner">TB</abbr>, <abbr title="Robert Weigel">RW</abbr>), pp. 616–621.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-ZhanS.html">DATE-v1-2004-ZhanS</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Optimization of Integrated Spiral Inductors Using Sequential Quadratic Programming (<abbr title="Yong Zhan">YZ</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 622–629.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-DebJO.html">DATE-v1-2004-DebJO</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>System Design for DSP Applications Using the MASIC Methodology (<abbr title="Abhijit K. Deb">AKD</abbr>, <abbr title="Axel Jantsch">AJ</abbr>, <abbr title="Johnny Öberg">JÖ</abbr>), pp. 630–635.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-ZambrenoCSN.html">DATE-v1-2004-ZambrenoCSN</a> <span class="tag"><a href="tag/flexibility.html" title="flexibility">#flexibility</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Flexible Software Protection Using Hardware/Software Codesign Techniques (<abbr title="Joseph Zambreno">JZ</abbr>, <abbr title="Alok N. Choudhary">ANC</abbr>, <abbr title="Rahul Simha">RS</abbr>, <abbr title="Bhagirath Narahari">BN</abbr>), pp. 636–641.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-SchaumontV.html">DATE-v1-2004-SchaumontV</a> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/partial%20evaluation.html" title="partial evaluation">#partial evaluation</a></span></dt><dd>Interactive Cosimulation with Partial Evaluation (<abbr title="Patrick Schaumont">PS</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 642–647.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-v1-2004-SiebenbornBR.html">DATE-v1-2004-SiebenbornBR</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Communication Analysis for System-On-Chip Design (<abbr title="Axel Siebenborn">AS</abbr>, <abbr title="Oliver Bringmann">OB</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 648–655.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-PiguetGHOS.html">DATE-v1-2004-PiguetGHOS</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Extremely Low-Power Logic (<abbr title="Christian Piguet">CP</abbr>, <abbr title="Jacques Gautier">JG</abbr>, <abbr title="Christoph Heer">CH</abbr>, <abbr title="Ian O'Connor">IO</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>), pp. 656–663.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-v1-2004-KuoHW.html">DATE-v1-2004-KuoHW</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Decomposition of Instruction Decoder for Low Power Design (<abbr title="Wu-An Kuo">WAK</abbr>, <abbr title="TingTing Hwang">TH</abbr>, <abbr title="Allen C.-H. Wu">ACHW</abbr>), pp. 664–665.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-LaurentJSM.html">DATE-v1-2004-LaurentJSM</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Functional Level Power Analysis: An Efficient Approach for Modeling the Power Consumption of Complex Processors (<abbr title="Johann Laurent">JL</abbr>, <abbr title="Nathalie Julien">NJ</abbr>, <abbr title="Eric Senn">ES</abbr>, <abbr title="Eric Martin">EM</abbr>), pp. 666–667.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-BasuDDCMF.html">DATE-v1-2004-BasuDDCMF</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification Coverage: Are the RTL-Properties Covering the Design’s Architectural Intent? (<abbr title="Prasenjit Basu">PB</abbr>, <abbr title="Sayantan Das">SD</abbr>, <abbr title="Pallab Dasgupta">PD</abbr>, <abbr title="P. P. Chakrabarti">PPC</abbr>, <abbr title="Chunduri Rama Mohan">CRM</abbr>, <abbr title="Limor Fix">LF</abbr>), pp. 668–669.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-KwonK.html">DATE-v1-2004-KwonK</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span></dt><dd>Functional Coverage Metric Generation from Temporal Event Relation Graph (<abbr title="Young-Su Kwon">YSK</abbr>, <abbr title="Chong-Min Kyung">CMK</abbr>), pp. 670–671.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-EfthymiouSE.html">DATE-v1-2004-EfthymiouSE</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>Automatic Scan Insertion and Pattern Generation for Asynchronous Circuits (<abbr title="Aristides Efthymiou">AE</abbr>, <abbr title="Christos P. Sotiriou">CPS</abbr>, <abbr title="Douglas A. Edwards">DAE</abbr>), pp. 672–673.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-AboushadyLBL.html">DATE-v1-2004-AboushadyLBL</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Automatic Synthesis and Simulation of Continuous-Time [Sigma-Delta] Modulators (<abbr title="Hassan Aboushady">HA</abbr>, <abbr title="Laurent de Lamarre">LdL</abbr>, <abbr title="Nicolas Beilleau">NB</abbr>, <abbr title="Marie-Minerve Louërat">MML</abbr>), pp. 674–675.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-BernardinisS.html">DATE-v1-2004-BernardinisS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A Methodology for System-Level Analog Design Space Exploration (<abbr title="Fernando De Bernardinis">FDB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 676–677.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-Taherzadeh-SaniLS.html">DATE-v1-2004-Taherzadeh-SaniLS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Systematic Design for Optimization of High-Resolution Pipelined ADCs (<abbr title="Mohammad Taherzadeh-Sani">MTS</abbr>, <abbr title="Reza Lotfi">RL</abbr>, <abbr title="Omid Shoaei">OS</abbr>), pp. 678–679.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-GarciaMSN.html">DATE-v1-2004-GarciaMSN</a> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Direct Bootstrapped CMOS Large Capacitive-Load Driver Circuit (<abbr title="José C. García">JCG</abbr>, <abbr title="Juan A. Montiel-Nelson">JAMN</abbr>, <abbr title="Javier Sosa">JS</abbr>, <abbr title="Héctor Navarro">HN</abbr>), pp. 680–681.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-HounsellT.html">DATE-v1-2004-HounsellT</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Co-Processor Synthesis: A New Methodology for Embedded Software Acceleration (<abbr title="Ben I. Hounsell">BIH</abbr>, <abbr title="Richard Taylor">RT</abbr>), pp. 682–683.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-MolinaRMH.html">DATE-v1-2004-MolinaRMH</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Behavioural Bitwise Scheduling Based on Computational Effort Balancing (<abbr title="María C. Molina">MCM</abbr>, <abbr title="Rafael Ruiz-Sautua">RRS</abbr>, <abbr title="José M. Mendías">JMM</abbr>, <abbr title="Román Hermida">RH</abbr>), pp. 684–685.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-ReNR.html">DATE-v1-2004-ReNR</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>A Tool for Automatic Generation of RTL-Level VHDL Description of RNS FIR Filters (<abbr title="Andrea Del Re">ADR</abbr>, <abbr title="Alberto Nannarelli">AN</abbr>, <abbr title="Marco Re">MR</abbr>), pp. 686–687.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-Cao.html">DATE-v1-2004-Cao</a> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>On Transfer Function and Power Consumption Transient Response (<abbr title="Lipeng Cao">LC</abbr>), pp. 688–689.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-RaudvereSSJ.html">DATE-v1-2004-RaudvereSSJ</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Polynomial Abstraction for Verification of Sequentially Implemented Combinational Circuits (<abbr title="Tarvo Raudvere">TR</abbr>, <abbr title="Ashish Kumar Singh">AKS</abbr>, <abbr title="Ingo Sander">IS</abbr>, <abbr title="Axel Jantsch">AJ</abbr>), pp. 690–691.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-Wang.html">DATE-v1-2004-Wang</a> <span class="tag"><a href="tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>Regression Simulation: Applying Path-Based Learning In Delay Test and Post-Silicon Validation (<abbr title="Li-C. Wang">LCW</abbr>), pp. 692–695.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-v1-2004-IranliCP.html">DATE-v1-2004-IranliCP</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/game%20studies.html" title="game studies">#game studies</a></span> <span class="tag"><a href="tag/streaming.html" title="streaming">#streaming</a></span> <span class="tag"><a href="tag/video.html" title="video">#video</a></span></dt><dd>A Game Theoretic Approach to Low Energy Wireless Video Streaming (<abbr title="Ali Iranli">AI</abbr>, <abbr title="Kihwan Choi">KC</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 696–697.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-BeniniIMM.html">DATE-v1-2004-BeniniIMM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/metaprogramming.html" title="metaprogramming">#metaprogramming</a></span></dt><dd>Block-Enabled Memory Macros: Design Space Exploration and Application-Specific Tuning (<abbr title="Luca Benini">LB</abbr>, <abbr title="Alessandro Ivaldi">AI</abbr>, <abbr title="Alberto Macii">AM</abbr>, <abbr title="Enrico Macii">EM</abbr>), pp. 698–699.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-PatelMP.html">DATE-v1-2004-PatelMP</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Partitioned Shared Memory Architectures for Energy-Efficient Multi-Processor SoC (<abbr title="Kimish Patel">KP</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 700–701.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-NikitovicB.html">DATE-v1-2004-NikitovicB</a> <span class="tag"><a href="tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A Low Power Strategy for Future Mobile Terminals (<abbr title="Mladen Nikitovic">MN</abbr>, <abbr title="Mats Brorsson">MB</abbr>), pp. 702–703.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-BhuniaRR.html">DATE-v1-2004-BhuniaRR</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Trim Bit Setting of Analog Filters Using Wavelet-Based Supply Current Analysis (<abbr title="Swarup Bhunia">SB</abbr>, <abbr title="Arijit Raychowdhury">AR</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 704–705.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-RolindezMPB.html">DATE-v1-2004-RolindezMPB</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>A 0.18 µm CMOS Implementation of On-chip Analogue Test Signal Generation from Digital Test Patterns (<abbr title="Luís Rolíndez">LR</abbr>, <abbr title="Salvador Mir">SM</abbr>, <abbr title="Guillaume Prenat">GP</abbr>, <abbr title="Ahcène Bounceur">AB</abbr>), pp. 706–707.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-LegerR.html">DATE-v1-2004-LegerR</a> <span class="tag"><a href="tag/first-order.html" title="first-order">#first-order</a></span></dt><dd>A Digital Test for First-Order [Sigma-Delta] Modulators (<abbr title="Gildas Leger">GL</abbr>, <abbr title="Adoración Rueda">AR</abbr>), pp. 708–709.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-ChinN.html">DATE-v1-2004-ChinN</a> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/trade-off.html" title="trade-off">#trade-off</a></span></dt><dd>SoC Test Scheduling with Power-Time Tradeoff and Hot Spot Avoidance (<abbr title="James Chin">JC</abbr>, <abbr title="Mehrdad Nourani">MN</abbr>), pp. 710–711.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-BenabdenbiGPVT.html">DATE-v1-2004-BenabdenbiGPVT</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>STEPS: Experimenting a New Software-Based Strategy for Testing SoCs Containing P1500-Compliant IP Cores (<abbr title="Mounir Benabdenbi">MB</abbr>, <abbr title="Alain Greiner">AG</abbr>, <abbr title="François Pêcheux">FP</abbr>, <abbr title="Emmanuel Viaud">EV</abbr>, <abbr title="Matthieu Tuna">MT</abbr>), pp. 712–713.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-MetraMO.html">DATE-v1-2004-MetraMO</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Are Our Design for Testability Features Fault Secure? (<abbr title="Cecilia Metra">CM</abbr>, <abbr title="T. M. Mak">TMM</abbr>, <abbr title="Martin Omaña">MO</abbr>), pp. 714–715.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-WolffPM.html">DATE-v1-2004-WolffPM</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Test Compression and Hardware Decompression for Scan-Based SoCs (<abbr title="Francis G. Wolff">FGW</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="David R. McIntyre">DRM</abbr>), pp. 716–717.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-SrivastavaSB.html">DATE-v1-2004-SrivastavaSB</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Concurrent Sizing, Vdd and Vth Assignment for Low-Power Design (<abbr title="Ashish Srivastava">AS</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 718–719.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-BabighianBM04a.html">DATE-v1-2004-BabighianBM04a</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>Sizing and Characterization of Leakage-Control Cells for Layout-Aware Distributed Power-Gating (<abbr title="Pietro Babighian">PB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Enrico Macii">EM</abbr>), pp. 720–723.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-v1-2004-BurnsSKY.html">DATE-v1-2004-BurnsSKY</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>An Asynchronous Synthesis Toolset Using Verilog (<abbr title="Frank P. Burns">FPB</abbr>, <abbr title="Delong Shang">DS</abbr>, <abbr title="Albert Koelmans">AK</abbr>, <abbr title="Alexandre Yakovlev">AY</abbr>), pp. 724–725.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-Dittmann.html">DATE-v1-2004-Dittmann</a> <span class="tag"><a href="tag/library.html" title="library">#library</a></span></dt><dd>Organizing Libraries of DFG Patterns (<abbr title="Gero Dittmann">GD</abbr>), pp. 726–727.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-MolnosHCE.html">DATE-v1-2004-MolnosHCE</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/data-driven.html" title="data-driven">#data-driven</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Compositional Memory Systems for Data Intensive Applications (<abbr title="Anca Mariana Molnos">AMM</abbr>, <abbr title="Marc J. M. Heijligers">MJMH</abbr>, <abbr title="Sorin Cotofana">SC</abbr>, <abbr title="Jos T. J. van Eijndhoven">JTJvE</abbr>), pp. 728–729.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-AlakarhuN.html">DATE-v1-2004-AlakarhuN</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Scalar Metric for Temporal Locality and Estimation of Cache Performance (<abbr title="Juha Alakarhu">JA</abbr>, <abbr title="Jarkko Niittylahti">JN</abbr>), pp. 730–731.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-LapalmeANCBDB.html">DATE-v1-2004-LapalmeANCBDB</a> <span class="tag"><a href="tag/dot-net.html" title="dot-net">#dot-net</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>.NET Framework — A Solution for the Next Generation Tools for System-Level Modeling and Simulation (<abbr title="James Lapalme">JL</abbr>, <abbr title="El Mostapha Aboulhamid">EMA</abbr>, <abbr title="Gabriela Nicolescu">GN</abbr>, <abbr title="Luc Charest">LC</abbr>, <abbr title="François R. Boyer">FRB</abbr>, <abbr title="J. P. David">JPD</abbr>, <abbr title="Guy Bois">GB</abbr>), pp. 732–733.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-VianaBRAA.html">DATE-v1-2004-VianaBRAA</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/platform.html" title="platform">#platform</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Modeling and Simulating Memory Hierarchies in a Platform-Based Design Methodology (<abbr title="Pablo Viana">PV</abbr>, <abbr title="Edna Barros">EB</abbr>, <abbr title="Sandro Rigo">SR</abbr>, <abbr title="Rodolfo Azevedo">RA</abbr>, <abbr title="Guido Araujo">GA</abbr>), pp. 734–735.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-GreenE.html">DATE-v1-2004-GreenE</a> <span class="tag"><a href="tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="tag/uml.html" title="uml">#uml</a></span></dt><dd>Integrating the Synchronous Dataflow Model with UML (<abbr title="Peter Green">PG</abbr>, <abbr title="Salah Essa">SE</abbr>), pp. 736–737.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-BriereCMMOG.html">DATE-v1-2004-BriereCMMOG</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Design and Behavioral Modeling Tools for Optical Network-on-Chip (<abbr title="Matthieu Briere">MB</abbr>, <abbr title="Laurent Carrel">LC</abbr>, <abbr title="T. Michalke">TM</abbr>, <abbr title="Fabien Mieyeville">FM</abbr>, <abbr title="Ian O'Connor">IO</abbr>, <abbr title="Frédéric Gaffiot">FG</abbr>), pp. 738–739.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-TanQL.html">DATE-v1-2004-TanQL</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Hierarchical Modeling and Simulation of Large Analog Circuits (<abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Zhenyu Qi">ZQ</abbr>, <abbr title="Hang Li">HL</abbr>), pp. 740–741.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-WilsonRBKB.html">DATE-v1-2004-WilsonRBKB</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Mixed-Domain Behavioural Modeling of Ferromagnetic Hysteresis Implemented in VHDL-AMS (<abbr title="Peter R. Wilson">PRW</abbr>, <abbr title="J. Neil Ross">JNR</abbr>, <abbr title="Andrew D. Brown">ADB</abbr>, <abbr title="Tom J. Kazmierski">TJK</abbr>, <abbr title="Jerzy Baranowski">JB</abbr>), pp. 742–743.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-HandaV.html">DATE-v1-2004-HandaV</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A Fast Algorithm for Finding Maximal Empty Rectangles for Dynamic FPGA Placement (<abbr title="Manish Handa">MH</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 744–745.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-Fit-FloreaHK.html">DATE-v1-2004-Fit-FloreaHK</a> <span class="tag"><a href="tag/reliability.html" title="reliability">#reliability</a></span></dt><dd>Enhancing Reliability of Operational Interconnections in FPGAs (<abbr title="Alex Fit-Florea">AFF</abbr>, <abbr title="Miroslav Halás">MH</abbr>, <abbr title="Fatih Kocan">FK</abbr>), pp. 746–747.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-v1-2004-VuleticRPI.html">DATE-v1-2004-VuleticRPI</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>Operating System Support for Interface Virtualisation of Reconfigurable Coprocessors (<abbr title="Miljan Vuletic">MV</abbr>, <abbr title="Ludovic Righetti">LR</abbr>, <abbr title="Laura Pozzi">LP</abbr>, <abbr title="Paolo Ienne">PI</abbr>), p. 748.</dd> <div class="pagevis" style="width:0px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>