// Seed: 4165238916
module module_0;
  always #1;
endmodule
module module_1 (
    input  wire id_0,
    output wor  id_1,
    input  wor  id_2,
    output tri1 id_3,
    input  tri  id_4,
    input  tri0 id_5,
    output wor  id_6,
    input  tri  id_7,
    input  tri1 id_8
);
  module_0();
  always assume (id_8);
endmodule
module module_2 (
    input tri1 id_0,
    output tri id_1,
    input supply0 id_2,
    output supply0 id_3,
    input tri0 id_4,
    output wire id_5,
    output uwire id_6
);
  assign id_1 = 1 & id_4;
  module_0();
  wire id_8;
endmodule
