#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Mar 23 17:52:32 2024
# Process ID: 2804
# Current directory: C:/Users/Irfan Ahmad Wani/SC_Main
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24544 C:\Users\Irfan Ahmad Wani\SC_Main\MIPS_Processor.xpr
# Log file: C:/Users/Irfan Ahmad Wani/SC_Main/vivado.log
# Journal file: C:/Users/Irfan Ahmad Wani/SC_Main\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Irfan Ahmad Wani/SC_Main/MIPS_Processor.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Irfan Ahmad Wani/Copy' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 871.656 ; gain = 9.902
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 23 18:03:58 2024...
unching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/SC_Main/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/SC_Main/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/SC_Main/MIPS_Processor.srcs/sources_1/new/Add4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/SC_Main/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AddTarAddr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/SC_Main/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AluDecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/SC_Main/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Branch_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/SC_Main/MIPS_Processor.srcs/sources_1/new/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/SC_Main/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux2X1_5bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/SC_Main/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OpcodeDecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/SC_Main/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ProgramCounter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/SC_Main/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_Blocks'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/SC_Main/MIPS_Processor.srcs/sources_1/new/Register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Register_file'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/SC_Main/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Sign_Extension'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/SC_Main/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Two_bit_shifter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/SC_Main/MIPS_Processor.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/SC_Main/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'extended_shift'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/SC_Main/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inst_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/SC_Main/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/SC_Main/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/SC_Main/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux2to1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/SC_Main/MIPS_Processor.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/SC_Main/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.OpcodeDecoder [opcodedecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.AluDecoder [aludecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Controller [controller_default]
Compiling architecture programcounter of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4 [add4_default]
Compiling architecture behavioral of entity xil_defaultlib.inst_mem [inst_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behaviour of entity xil_defaultlib.Mux2X1_5bits [mux2x1_5bits_default]
Compiling architecture addtaraddr of entity xil_defaultlib.AddTarAddr [addtaraddr_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Blocks [ram_blocks_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_mem [mips_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_file [register_file_default]
Compiling architecture alu of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Sign_Extension [sign_extension_default]
Compiling architecture behaviour of entity xil_defaultlib.mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.extended_shift [extended_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.Two_bit_shifter [two_bit_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.Branch_unit [branch_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mips
Built simulation snapshot MIPS_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Irfan -notrace
couldn't read file "C:/Users/Irfan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Mar 23 17:55:45 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 791.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/SC_Main/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 806.258 ; gain = 11.977
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 806.258 ; gain = 14.719
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/MIPS/Reset} -radix hex {1 0ns}
run 100 ns
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
add_force {/MIPS/WriteData} -radix hex {8000 0ns}
add_force {/MIPS/Write} -radix hex {1 0ns}
add_force {/MIPS/Read} -radix hex {0 0ns}
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
add_force {/MIPS/WriteData} -radix hex {9900 0ns}
run 100 ns
add_force {/MIPS/WriteData} -radix hex {7000 0ns}
run 100 ns
add_force {/MIPS/WriteData} -radix hex {4000 0ns}
run 100 ns
add_force {/MIPS/WriteData} -radix hex {333300 0ns}
run 100 ns
add_force {/MIPS/Reset} -radix hex {1 0ns}
add_force {/MIPS/Reset} -radix hex {1 0ns}
run 100 ns
add_force {/MIPS/Read} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/MIPS/Read} -radix hex {1 0ns}
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 23 18:03:50 2024...
