****************************************
Report : qor
Design : i2c_master_top
Version: V-2023.12
Date   : Thu May 16 12:43:31 2024
****************************************


Scenario           'default'
Timing Path Group  'wb_clk_i'
----------------------------------------
Levels of Logic:                     29
Critical Path Length:              1.25
Critical Path Slack:               3.38
Critical Path Clk Period:          5.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:             -0.16
Total Hold Violation:            -11.97
No. of Hold Violations:             150
----------------------------------------

Scenario           'default'
Timing Path Group  'INPUTS'
----------------------------------------
Levels of Logic:                      5
Critical Path Length:              3.18
Critical Path Slack:               1.45
Critical Path Clk Period:          5.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'default'
Timing Path Group  'OUTPUTS'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.18
Critical Path Slack:               2.52
Critical Path Clk Period:          5.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              4
Hierarchical Port Count:            166
Leaf Cell Count:                    560
Buf/Inv Cell Count:                  54
Buf Cell Count:                       4
Inv Cell Count:                      50
Combinational Cell Count:           407
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              153
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       153
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             3725.11
Noncombinational Area:          4844.85
Buf/Inv Area:                    335.46
Total Buffer Area:                58.98
Total Inverter Area:             276.48
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                    8982.32
Net YLength:                    8045.71
----------------------------------------
Cell Area (netlist):                           8569.96
Cell Area (netlist and physical only):         8569.96
Net Length:                    17028.03


Design Rules
----------------------------------------
Total Number of Nets:               663
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
