// Seed: 4277871599
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output id_11;
  output id_10;
  output id_9;
  output id_8;
  inout id_7;
  input id_6;
  output id_5;
  output id_4;
  inout id_3;
  output id_2;
  input id_1;
  logic id_11 = {1, id_7};
  logic id_12;
  type_13(
      id_7 & id_1 & 1 & 1 & 1, 1, 1
  );
endmodule
