{
  "module_name": "bcmasp_intf_defs.h",
  "hash_id": "07ed92e38cf77dd6cb8995a399e011c50c59d1b269618119a7e0848c46b61ffc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/broadcom/asp2/bcmasp_intf_defs.h",
  "human_readable_source": " \n#ifndef __BCMASP_INTF_DEFS_H\n#define __BCMASP_INTF_DEFS_H\n\n#define UMC_OFFSET(intf)\t\t\\\n\t((((intf)->port) * 0x800) + 0xc000)\n#define  UMC_CMD\t\t\t0x008\n#define   UMC_CMD_TX_EN\t\t\tBIT(0)\n#define   UMC_CMD_RX_EN\t\t\tBIT(1)\n#define   UMC_CMD_SPEED_SHIFT\t\t0x2\n#define    UMC_CMD_SPEED_MASK\t\t0x3\n#define    UMC_CMD_SPEED_10\t\t0x0\n#define    UMC_CMD_SPEED_100\t\t0x1\n#define    UMC_CMD_SPEED_1000\t\t0x2\n#define    UMC_CMD_SPEED_2500\t\t0x3\n#define   UMC_CMD_PROMISC\t\tBIT(4)\n#define   UMC_CMD_PAD_EN\t\tBIT(5)\n#define   UMC_CMD_CRC_FWD\t\tBIT(6)\n#define   UMC_CMD_PAUSE_FWD\t\tBIT(7)\n#define   UMC_CMD_RX_PAUSE_IGNORE\tBIT(8)\n#define   UMC_CMD_TX_ADDR_INS\t\tBIT(9)\n#define   UMC_CMD_HD_EN\t\t\tBIT(10)\n#define   UMC_CMD_SW_RESET\t\tBIT(13)\n#define   UMC_CMD_LCL_LOOP_EN\t\tBIT(15)\n#define   UMC_CMD_AUTO_CONFIG\t\tBIT(22)\n#define   UMC_CMD_CNTL_FRM_EN\t\tBIT(23)\n#define   UMC_CMD_NO_LEN_CHK\t\tBIT(24)\n#define   UMC_CMD_RMT_LOOP_EN\t\tBIT(25)\n#define   UMC_CMD_PRBL_EN\t\tBIT(27)\n#define   UMC_CMD_TX_PAUSE_IGNORE\tBIT(28)\n#define   UMC_CMD_TX_RX_EN\t\tBIT(29)\n#define   UMC_CMD_RUNT_FILTER_DIS\tBIT(30)\n#define  UMC_MAC0\t\t\t0x0c\n#define  UMC_MAC1\t\t\t0x10\n#define  UMC_FRM_LEN\t\t\t0x14\n#define  UMC_EEE_CTRL\t\t\t0x64\n#define   EN_LPI_RX_PAUSE\t\tBIT(0)\n#define   EN_LPI_TX_PFC\t\t\tBIT(1)\n#define   EN_LPI_TX_PAUSE\t\tBIT(2)\n#define   EEE_EN\t\t\tBIT(3)\n#define   RX_FIFO_CHECK\t\t\tBIT(4)\n#define   EEE_TX_CLK_DIS\t\tBIT(5)\n#define   DIS_EEE_10M\t\t\tBIT(6)\n#define   LP_IDLE_PREDICTION_MODE\tBIT(7)\n#define  UMC_EEE_LPI_TIMER\t\t0x68\n#define  UMC_PAUSE_CNTRL\t\t0x330\n#define  UMC_TX_FLUSH\t\t\t0x334\n#define  UMC_GR64\t\t\t0x400\n#define  UMC_GR127\t\t\t0x404\n#define  UMC_GR255\t\t\t0x408\n#define  UMC_GR511\t\t\t0x40c\n#define  UMC_GR1023\t\t\t0x410\n#define  UMC_GR1518\t\t\t0x414\n#define  UMC_GRMGV\t\t\t0x418\n#define  UMC_GR2047\t\t\t0x41c\n#define  UMC_GR4095\t\t\t0x420\n#define  UMC_GR9216\t\t\t0x424\n#define  UMC_GRPKT\t\t\t0x428\n#define  UMC_GRBYT\t\t\t0x42c\n#define  UMC_GRMCA\t\t\t0x430\n#define  UMC_GRBCA\t\t\t0x434\n#define  UMC_GRFCS\t\t\t0x438\n#define  UMC_GRXCF\t\t\t0x43c\n#define  UMC_GRXPF\t\t\t0x440\n#define  UMC_GRXUO\t\t\t0x444\n#define  UMC_GRALN\t\t\t0x448\n#define  UMC_GRFLR\t\t\t0x44c\n#define  UMC_GRCDE\t\t\t0x450\n#define  UMC_GRFCR\t\t\t0x454\n#define  UMC_GROVR\t\t\t0x458\n#define  UMC_GRJBR\t\t\t0x45c\n#define  UMC_GRMTUE\t\t\t0x460\n#define  UMC_GRPOK\t\t\t0x464\n#define  UMC_GRUC\t\t\t0x468\n#define  UMC_GRPPP\t\t\t0x46c\n#define  UMC_GRMCRC\t\t\t0x470\n#define  UMC_TR64\t\t\t0x480\n#define  UMC_TR127\t\t\t0x484\n#define  UMC_TR255\t\t\t0x488\n#define  UMC_TR511\t\t\t0x48c\n#define  UMC_TR1023\t\t\t0x490\n#define  UMC_TR1518\t\t\t0x494\n#define  UMC_TRMGV\t\t\t0x498\n#define  UMC_TR2047\t\t\t0x49c\n#define  UMC_TR4095\t\t\t0x4a0\n#define  UMC_TR9216\t\t\t0x4a4\n#define  UMC_GTPKT\t\t\t0x4a8\n#define  UMC_GTMCA\t\t\t0x4ac\n#define  UMC_GTBCA\t\t\t0x4b0\n#define  UMC_GTXPF\t\t\t0x4b4\n#define  UMC_GTXCF\t\t\t0x4b8\n#define  UMC_GTFCS\t\t\t0x4bc\n#define  UMC_GTOVR\t\t\t0x4c0\n#define  UMC_GTDRF\t\t\t0x4c4\n#define  UMC_GTEDF\t\t\t0x4c8\n#define  UMC_GTSCL\t\t\t0x4cc\n#define  UMC_GTMCL\t\t\t0x4d0\n#define  UMC_GTLCL\t\t\t0x4d4\n#define  UMC_GTXCL\t\t\t0x4d8\n#define  UMC_GTFRG\t\t\t0x4dc\n#define  UMC_GTNCL\t\t\t0x4e0\n#define  UMC_GTJBR\t\t\t0x4e4\n#define  UMC_GTBYT\t\t\t0x4e8\n#define  UMC_GTPOK\t\t\t0x4ec\n#define  UMC_GTUC\t\t\t0x4f0\n#define  UMC_RRPKT\t\t\t0x500\n#define  UMC_RRUND\t\t\t0x504\n#define  UMC_RRFRG\t\t\t0x508\n#define  UMC_RRBYT\t\t\t0x50c\n#define  UMC_MIB_CNTRL\t\t\t0x580\n#define   UMC_MIB_CNTRL_RX_CNT_RST\tBIT(0)\n#define   UMC_MIB_CNTRL_RUNT_CNT_RST\tBIT(1)\n#define   UMC_MIB_CNTRL_TX_CNT_RST\tBIT(2)\n#define  UMC_RX_MAX_PKT_SZ\t\t0x608\n#define  UMC_MPD_CTRL\t\t\t0x620\n#define   UMC_MPD_CTRL_MPD_EN\t\tBIT(0)\n#define   UMC_MPD_CTRL_PSW_EN\t\tBIT(27)\n#define  UMC_PSW_MS\t\t\t0x624\n#define  UMC_PSW_LS\t\t\t0x628\n\n#define UMAC2FB_OFFSET_2_1\t\t0x9f044\n#define UMAC2FB_OFFSET\t\t\t0x9f03c\n#define  UMAC2FB_CFG\t\t\t0x0\n#define   UMAC2FB_CFG_OPUT_EN\t\tBIT(0)\n#define   UMAC2FB_CFG_VLAN_EN\t\tBIT(1)\n#define   UMAC2FB_CFG_SNAP_EN\t\tBIT(2)\n#define   UMAC2FB_CFG_BCM_TG_EN\t\tBIT(3)\n#define   UMAC2FB_CFG_IPUT_EN\t\tBIT(4)\n#define   UMAC2FB_CFG_CHID_SHIFT\t8\n#define   UMAC2FB_CFG_OK_SEND_SHIFT\t24\n#define   UMAC2FB_CFG_DEFAULT_EN\t\\\n\t\t(UMAC2FB_CFG_OPUT_EN | UMAC2FB_CFG_VLAN_EN \\\n\t\t| UMAC2FB_CFG_SNAP_EN | UMAC2FB_CFG_IPUT_EN)\n\n#define RGMII_OFFSET(intf)\t\\\n\t((((intf)->port) * 0x100) + 0xd000)\n#define  RGMII_EPHY_CNTRL\t\t0x00\n#define    RGMII_EPHY_CFG_IDDQ_BIAS\tBIT(0)\n#define    RGMII_EPHY_CFG_EXT_PWRDOWN\tBIT(1)\n#define    RGMII_EPHY_CFG_FORCE_DLL_EN\tBIT(2)\n#define    RGMII_EPHY_CFG_IDDQ_GLOBAL\tBIT(3)\n#define    RGMII_EPHY_CK25_DIS\t\tBIT(4)\n#define    RGMII_EPHY_RESET\t\tBIT(7)\n#define  RGMII_OOB_CNTRL\t\t0x0c\n#define   RGMII_LINK\t\t\tBIT(4)\n#define   RGMII_OOB_DIS\t\t\tBIT(5)\n#define   RGMII_MODE_EN\t\t\tBIT(6)\n#define   RGMII_ID_MODE_DIS\t\tBIT(16)\n\n#define RGMII_PORT_CNTRL\t\t0x60\n#define   RGMII_PORT_MODE_EPHY\t\t0\n#define   RGMII_PORT_MODE_GPHY\t\t1\n#define   RGMII_PORT_MODE_EXT_EPHY\t2\n#define   RGMII_PORT_MODE_EXT_GPHY\t3\n#define   RGMII_PORT_MODE_EXT_RVMII\t4\n#define   RGMII_PORT_MODE_MASK\t\tGENMASK(2, 0)\n\n#define RGMII_SYS_LED_CNTRL\t\t0x74\n#define  RGMII_SYS_LED_CNTRL_LINK_OVRD\tBIT(15)\n\n#define TX_SPB_DMA_OFFSET(intf) \\\n\t((((intf)->channel) * 0x30) + 0x48180)\n#define  TX_SPB_DMA_READ\t\t0x00\n#define  TX_SPB_DMA_BASE\t\t0x08\n#define  TX_SPB_DMA_END\t\t\t0x10\n#define  TX_SPB_DMA_VALID\t\t0x18\n#define  TX_SPB_DMA_FIFO_CTRL\t\t0x20\n#define   TX_SPB_DMA_FIFO_FLUSH\t\tBIT(0)\n#define  TX_SPB_DMA_FIFO_STATUS\t\t0x24\n\n#define TX_SPB_CTRL_OFFSET(intf) \\\n\t((((intf)->channel) * 0x68) + 0x49340)\n#define  TX_SPB_CTRL_ENABLE\t\t0x0\n#define   TX_SPB_CTRL_ENABLE_EN\t\tBIT(0)\n#define  TX_SPB_CTRL_XF_CTRL2\t\t0x20\n#define   TX_SPB_CTRL_XF_BID_SHIFT\t16\n\n#define TX_SPB_TOP_OFFSET(intf) \\\n\t((((intf)->channel) * 0x1c) + 0x4a0e0)\n#define TX_SPB_TOP_BLKOUT\t\t0x0\n#define TX_SPB_TOP_SPRE_BW_CTRL\t\t0x4\n\n#define TX_EPKT_C_OFFSET(intf) \\\n\t((((intf)->channel) * 0x120) + 0x40900)\n#define  TX_EPKT_C_CFG_MISC\t\t0x0\n#define   TX_EPKT_C_CFG_MISC_EN\t\tBIT(0)\n#define   TX_EPKT_C_CFG_MISC_PT\t\tBIT(1)\n#define   TX_EPKT_C_CFG_MISC_PS_SHIFT\t14\n#define   TX_EPKT_C_CFG_MISC_FD_SHIFT\t20\n\n#define TX_PAUSE_CTRL_OFFSET(intf) \\\n\t((((intf)->channel * 0xc) + 0x49a20))\n#define  TX_PAUSE_MAP_VECTOR\t\t0x8\n\n#define RX_EDPKT_DMA_OFFSET(intf) \\\n\t((((intf)->channel) * 0x38) + 0x9ca00)\n#define  RX_EDPKT_DMA_WRITE\t\t0x00\n#define  RX_EDPKT_DMA_READ\t\t0x08\n#define  RX_EDPKT_DMA_BASE\t\t0x10\n#define  RX_EDPKT_DMA_END\t\t0x18\n#define  RX_EDPKT_DMA_VALID\t\t0x20\n#define  RX_EDPKT_DMA_FULLNESS\t\t0x28\n#define  RX_EDPKT_DMA_MIN_THRES\t\t0x2c\n#define  RX_EDPKT_DMA_CH_XONOFF\t\t0x30\n\n#define RX_EDPKT_CFG_OFFSET(intf) \\\n\t((((intf)->channel) * 0x70) + 0x9c600)\n#define  RX_EDPKT_CFG_CFG0\t\t0x0\n#define   RX_EDPKT_CFG_CFG0_DBUF_SHIFT\t9\n#define    RX_EDPKT_CFG_CFG0_RBUF\t0x0\n#define    RX_EDPKT_CFG_CFG0_RBUF_4K\t0x1\n#define    RX_EDPKT_CFG_CFG0_BUF_4K\t0x2\n \n#define   RX_EDPKT_CFG_CFG0_EFRM_STUF\tBIT(11)\n#define   RX_EDPKT_CFG_CFG0_BALN_SHIFT\t12\n#define    RX_EDPKT_CFG_CFG0_NO_ALN\t0\n#define    RX_EDPKT_CFG_CFG0_4_ALN\t2\n#define    RX_EDPKT_CFG_CFG0_64_ALN\t6\n#define  RX_EDPKT_RING_BUFFER_WRITE\t0x38\n#define  RX_EDPKT_RING_BUFFER_READ\t0x40\n#define  RX_EDPKT_RING_BUFFER_BASE\t0x48\n#define  RX_EDPKT_RING_BUFFER_END\t0x50\n#define  RX_EDPKT_RING_BUFFER_VALID\t0x58\n#define  RX_EDPKT_CFG_ENABLE\t\t0x6c\n#define   RX_EDPKT_CFG_ENABLE_EN\tBIT(0)\n\n#define RX_SPB_DMA_OFFSET(intf) \\\n\t((((intf)->channel) * 0x30) + 0xa0000)\n#define  RX_SPB_DMA_READ\t\t0x00\n#define  RX_SPB_DMA_BASE\t\t0x08\n#define  RX_SPB_DMA_END\t\t\t0x10\n#define  RX_SPB_DMA_VALID\t\t0x18\n#define  RX_SPB_DMA_FIFO_CTRL\t\t0x20\n#define   RX_SPB_DMA_FIFO_FLUSH\t\tBIT(0)\n#define  RX_SPB_DMA_FIFO_STATUS\t\t0x24\n\n#define RX_SPB_CTRL_OFFSET(intf) \\\n\t((((intf)->channel - 6) * 0x68) + 0xa1000)\n#define  RX_SPB_CTRL_ENABLE\t\t0x00\n#define   RX_SPB_CTRL_ENABLE_EN\t\tBIT(0)\n\n#define RX_PAUSE_CTRL_OFFSET(intf) \\\n\t((((intf)->channel - 6) * 0x4) + 0xa1138)\n#define  RX_PAUSE_MAP_VECTOR\t\t0x00\n\n#define RX_SPB_TOP_CTRL_OFFSET(intf) \\\n\t((((intf)->channel - 6) * 0x14) + 0xa2000)\n#define  RX_SPB_TOP_BLKOUT\t\t0x00\n\n#define NUM_4K_BUFFERS\t\t\t32\n#define RING_BUFFER_SIZE\t\t(PAGE_SIZE * NUM_4K_BUFFERS)\n\n#define DESC_RING_COUNT\t\t\t(64 * NUM_4K_BUFFERS)\n#define DESC_SIZE\t\t\t16\n#define DESC_RING_SIZE\t\t\t(DESC_RING_COUNT * DESC_SIZE)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}