<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ISSDK: boardkit/evk-mimxrt1010/clock_config.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="issdk_stylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nxp_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ISSDK
   &#160;<span id="projectnumber">1.8</span>
   </div>
   <div id="projectbrief">IoT Sensing Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6994211064bad48d3d63a6227f5100d6.html">boardkit</a></li><li class="navelem"><a class="el" href="dir_3d84476db5fc85ee8d6b2cdf82d1cfd6.html">evk-mimxrt1010</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">clock_config.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="a04253.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright 2019 NXP</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * How to setup clock using clock driver functions:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * 1. Call CLOCK_InitXXXPLL() to configure corresponding PLL clock.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 2. Call CLOCK_InitXXXpfd() to configure corresponding PLL pfd clock.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * 3. Call CLOCK_SetMux() to configure corresponding clock source for target clock out.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 4. Call CLOCK_SetDiv() to configure corresponding clock divider for target clock out.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * 5. Call CLOCK_SetXtalFreq() to set XTAL frequency based on board settings.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">!!GlobalInfo</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">product: Clocks v5.0</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">processor: MIMXRT1011xxxxx</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">package_id: MIMXRT1011DAE5A</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">mcu_data: ksdk2_0</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">processor_version: 0.0.0</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="a04310.html">clock_config.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;fsl_iomuxc.h&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * Definitions</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Variables</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* System clock frequency. */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">extern</span> uint32_t <a class="code" href="a04223.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> ************************ BOARD_InitBootClocks function ************************</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="a04253.html#a09a9a2026d4c394534e528d519370d3e">   48</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a04238.html#a09a9a2026d4c394534e528d519370d3e">BOARD_InitBootClocks</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;{</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <a class="code" href="a04223.html#a5e69c4eff0fd5236bbb0ff4e1d5a7a7e">BOARD_BootClockRUN</a>();</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;}</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> ********************** Configuration BOARD_BootClockRUN ***********************</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">!!Configuration</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">name: BOARD_BootClockRUN</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">called_from_default_init: true</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">outputs:</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">- {id: ADC_ALT_CLK.outFreq, value: 40 MHz}</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">- {id: CKIL_SYNC_CLK_ROOT.outFreq, value: 32.768 kHz}</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">- {id: CLK_1M.outFreq, value: 1 MHz}</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">- {id: CLK_24M.outFreq, value: 24 MHz}</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">- {id: CORE_CLK_ROOT.outFreq, value: 500 MHz}</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">- {id: ENET_500M_REF_CLK.outFreq, value: 500 MHz}</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">- {id: FLEXIO1_CLK_ROOT.outFreq, value: 30 MHz}</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">- {id: FLEXSPI_CLK_ROOT.outFreq, value: 132 MHz}</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">- {id: GPT1_ipg_clk_highfreq.outFreq, value: 62.5 MHz}</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">- {id: GPT2_ipg_clk_highfreq.outFreq, value: 62.5 MHz}</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">- {id: IPG_CLK_ROOT.outFreq, value: 125 MHz}</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">- {id: LPI2C_CLK_ROOT.outFreq, value: 60 MHz}</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">- {id: LPSPI_CLK_ROOT.outFreq, value: 105.6 MHz}</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">- {id: MQS_MCLK.outFreq, value: 1080/17 MHz}</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">- {id: PERCLK_CLK_ROOT.outFreq, value: 62.5 MHz}</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">- {id: SAI1_CLK_ROOT.outFreq, value: 1080/17 MHz}</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">- {id: SAI1_MCLK1.outFreq, value: 1080/17 MHz}</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">- {id: SAI1_MCLK2.outFreq, value: 1080/17 MHz}</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">- {id: SAI1_MCLK3.outFreq, value: 30 MHz}</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">- {id: SAI3_CLK_ROOT.outFreq, value: 1080/17 MHz}</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">- {id: SAI3_MCLK1.outFreq, value: 1080/17 MHz}</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">- {id: SAI3_MCLK3.outFreq, value: 30 MHz}</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">- {id: SPDIF0_CLK_ROOT.outFreq, value: 30 MHz}</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">- {id: TRACE_CLK_ROOT.outFreq, value: 352/3 MHz}</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">- {id: UART_CLK_ROOT.outFreq, value: 80 MHz}</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">settings:</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">- {id: CCM.ADC_ACLK_PODF.scale, value: &#39;12&#39;, locked: true}</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">- {id: CCM.AHB_PODF.scale, value: &#39;1&#39;, locked: true}</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">- {id: CCM.FLEXSPI_PODF.scale, value: &#39;4&#39;, locked: true}</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">- {id: CCM.IPG_PODF.scale, value: &#39;4&#39;}</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">- {id: CCM.LPSPI_PODF.scale, value: &#39;5&#39;, locked: true}</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">- {id: CCM.PERCLK_PODF.scale, value: &#39;2&#39;, locked: true}</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">- {id: CCM.PRE_PERIPH_CLK_SEL.sel, value: CCM_ANALOG.ENET_500M_REF_CLK}</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">- {id: CCM.SAI1_CLK_SEL.sel, value: CCM_ANALOG.PLL3_PFD2_CLK}</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">- {id: CCM.SAI3_CLK_SEL.sel, value: CCM_ANALOG.PLL3_PFD2_CLK}</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">- {id: CCM.TRACE_PODF.scale, value: &#39;3&#39;, locked: true}</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">- {id: CCM_ANALOG.PLL2.denom, value: &#39;1&#39;}</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">- {id: CCM_ANALOG.PLL2.num, value: &#39;0&#39;}</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">- {id: CCM_ANALOG.PLL2_BYPASS.sel, value: CCM_ANALOG.PLL2_OUT_CLK}</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">- {id: CCM_ANALOG.PLL2_PFD0_BYPASS.sel, value: CCM_ANALOG.PLL2_PFD0}</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">- {id: CCM_ANALOG.PLL2_PFD1_BYPASS.sel, value: CCM_ANALOG.PLL2_PFD1}</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">- {id: CCM_ANALOG.PLL2_PFD2_BYPASS.sel, value: CCM_ANALOG.PLL2_PFD2}</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">- {id: CCM_ANALOG.PLL2_PFD3_BYPASS.sel, value: CCM_ANALOG.PLL2_PFD3}</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">- {id: CCM_ANALOG.PLL2_PFD3_DIV.scale, value: &#39;20&#39;}</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">- {id: CCM_ANALOG.PLL3_BYPASS.sel, value: CCM_ANALOG.PLL3}</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">- {id: CCM_ANALOG.PLL3_PFD0_BYPASS.sel, value: CCM_ANALOG.PLL3_PFD0}</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">- {id: CCM_ANALOG.PLL3_PFD1_BYPASS.sel, value: CCM_ANALOG.PLL3_PFD1}</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">- {id: CCM_ANALOG.PLL3_PFD2_BYPASS.sel, value: CCM_ANALOG.PLL3_PFD2}</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">- {id: CCM_ANALOG.PLL3_PFD3_BYPASS.sel, value: CCM_ANALOG.PLL3_PFD3}</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">- {id: CCM_ANALOG.PLL6_BYPASS.sel, value: CCM_ANALOG.PLL6}</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">- {id: CCM_ANALOG_PLL_USB1_POWER_CFG, value: &#39;Yes&#39;}</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">sources:</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">- {id: XTALOSC24M.OSC.outFreq, value: 24 MHz, enabled: true}</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">- {id: XTALOSC24M.RTC_OSC.outFreq, value: 32.768 kHz, enabled: true}</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"> * Variables for BOARD_BootClockRUN configuration</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="a04331.html#a1eb8739af679f60d21566c74233f2072">  120</a></span>&#160;<span class="keyword">const</span> clock_sys_pll_config_t <a class="code" href="a04253.html#a1eb8739af679f60d21566c74233f2072">sysPllConfig_BOARD_BootClockRUN</a> = {</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    .loopDivider = 1, <span class="comment">/* PLL loop divider, Fout = Fin * ( 20 + loopDivider*2 + numerator / denominator ) */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    .numerator   = 0, <span class="comment">/* 30 bit numerator of fractional loop divider */</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    .denominator = 1, <span class="comment">/* 30 bit denominator of fractional loop divider */</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    .src         = 0, <span class="comment">/* Bypass clock source, 0 - OSC 24M, 1 - CLK1_P and CLK1_N */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;};</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="a04331.html#a9d28a505d06fb58d283e270865d17566">  126</a></span>&#160;<span class="keyword">const</span> clock_usb_pll_config_t <a class="code" href="a04253.html#a9d28a505d06fb58d283e270865d17566">usb1PllConfig_BOARD_BootClockRUN</a> = {</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    .loopDivider = 0, <span class="comment">/* PLL loop divider, Fout = Fin * 20 */</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    .src         = 0, <span class="comment">/* Bypass clock source, 0 - OSC 24M, 1 - CLK1_P and CLK1_N */</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;};</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="a04319.html#aca5fe9b5426f8c656c9c53d7088a4338">  130</a></span>&#160;<span class="keyword">const</span> clock_enet_pll_config_t <a class="code" href="a04253.html#aca5fe9b5426f8c656c9c53d7088a4338">enetPllConfig_BOARD_BootClockRUN</a> = {</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    .enableClkOutput500M = <span class="keyword">true</span>, <span class="comment">/* Enable the PLL providing the ENET 500MHz reference clock */</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    .src                 = 0,    <span class="comment">/* Bypass clock source, 0 - OSC 24M, 1 - CLK1_P and CLK1_N */</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;};</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"> * Code for BOARD_BootClockRUN configuration</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="a04253.html#a5e69c4eff0fd5236bbb0ff4e1d5a7a7e">  137</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a04223.html#a5e69c4eff0fd5236bbb0ff4e1d5a7a7e">BOARD_BootClockRUN</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;{</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="comment">/* Init RTC OSC clock frequency. */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    CLOCK_SetRtcXtalFreq(32768U);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="comment">/* Enable 1MHz clock output. */</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    XTALOSC24M-&gt;OSC_CONFIG2 |= XTALOSC24M_OSC_CONFIG2_ENABLE_1M_MASK;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="comment">/* Use free 1MHz clock output. */</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    XTALOSC24M-&gt;OSC_CONFIG2 &amp;= ~XTALOSC24M_OSC_CONFIG2_MUX_1M_MASK;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="comment">/* Set XTAL 24MHz clock frequency. */</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    CLOCK_SetXtalFreq(24000000U);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="comment">/* Enable XTAL 24MHz clock source. */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    CLOCK_InitExternalClk(0);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="comment">/* Enable internal RC. */</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    CLOCK_InitRcOsc24M();</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="comment">/* Switch clock source to external OSC. */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    CLOCK_SwitchOsc(kCLOCK_XtalOsc);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="comment">/* Set Oscillator ready counter value. */</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    CCM-&gt;CCR = (CCM-&gt;CCR &amp; (~CCM_CCR_OSCNT_MASK)) | CCM_CCR_OSCNT(127);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="comment">/* Setting PeriphClk2Mux and PeriphMux to provide stable clock before PLLs are initialed */</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    CLOCK_SetMux(kCLOCK_PeriphClk2Mux, 1); <span class="comment">/* Set PERIPH_CLK2 MUX to OSC */</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    CLOCK_SetMux(kCLOCK_PeriphMux, 1);     <span class="comment">/* Set PERIPH_CLK MUX to PERIPH_CLK2 */</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="comment">/* Setting the VDD_SOC to 1.5V. It is necessary to config CORE to 500Mhz. */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    DCDC-&gt;REG3 = (DCDC-&gt;REG3 &amp; (~DCDC_REG3_TRG_MASK)) | DCDC_REG3_TRG(0x12);</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="comment">/* Waiting for DCDC_STS_DC_OK bit is asserted */</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="keywordflow">while</span> (DCDC_REG0_STS_DC_OK_MASK != (DCDC_REG0_STS_DC_OK_MASK &amp; DCDC-&gt;REG0))</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    {</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    }</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="comment">/* Set AHB_PODF. */</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    CLOCK_SetDiv(kCLOCK_AhbDiv, 0);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="comment">/* Disable IPG clock gate. */</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    CLOCK_DisableClock(kCLOCK_Adc1);</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    CLOCK_DisableClock(kCLOCK_Xbar1);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="comment">/* Set IPG_PODF. */</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    CLOCK_SetDiv(kCLOCK_IpgDiv, 3);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="comment">/* Disable PERCLK clock gate. */</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    CLOCK_DisableClock(kCLOCK_Gpt1);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    CLOCK_DisableClock(kCLOCK_Gpt1S);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    CLOCK_DisableClock(kCLOCK_Gpt2);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    CLOCK_DisableClock(kCLOCK_Gpt2S);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    CLOCK_DisableClock(kCLOCK_Pit);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="comment">/* Set PERCLK_PODF. */</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    CLOCK_SetDiv(kCLOCK_PerclkDiv, 1);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="comment">/* In SDK projects, external flash (configured by FLEXSPI) will be initialized by dcd.</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">     * With this macro XIP_EXTERNAL_FLASH, usb1 pll (selected to be FLEXSPI clock source in SDK projects) will be left</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">     * unchanged. Note: If another clock source is selected for FLEXSPI, user may want to avoid changing that clock as</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">     * well.*/</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#if !(defined(XIP_EXTERNAL_FLASH) &amp;&amp; (XIP_EXTERNAL_FLASH == 1))</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="comment">/* Disable Flexspi clock gate. */</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    CLOCK_DisableClock(kCLOCK_FlexSpi);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="comment">/* Set FLEXSPI_PODF. */</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    CLOCK_SetDiv(kCLOCK_FlexspiDiv, 3);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="comment">/* Set Flexspi clock source. */</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    CLOCK_SetMux(kCLOCK_FlexspiMux, 0);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    CLOCK_SetMux(kCLOCK_FlexspiSrcMux, 0);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="comment">/* Disable ADC_ACLK_EN clock gate. */</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    CCM-&gt;CSCMR2 &amp;= ~CCM_CSCMR2_ADC_ACLK_EN_MASK;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="comment">/* Set ADC_ACLK_PODF. */</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    CLOCK_SetDiv(kCLOCK_AdcDiv, 11);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="comment">/* Disable LPSPI clock gate. */</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    CLOCK_DisableClock(kCLOCK_Lpspi1);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    CLOCK_DisableClock(kCLOCK_Lpspi2);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="comment">/* Set LPSPI_PODF. */</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    CLOCK_SetDiv(kCLOCK_LpspiDiv, 4);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="comment">/* Set Lpspi clock source. */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    CLOCK_SetMux(kCLOCK_LpspiMux, 2);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="comment">/* Disable TRACE clock gate. */</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    CLOCK_DisableClock(kCLOCK_Trace);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="comment">/* Set TRACE_PODF. */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    CLOCK_SetDiv(kCLOCK_TraceDiv, 2);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="comment">/* Set Trace clock source. */</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    CLOCK_SetMux(kCLOCK_TraceMux, 2);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="comment">/* Disable SAI1 clock gate. */</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    CLOCK_DisableClock(kCLOCK_Sai1);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="comment">/* Set SAI1_CLK_PRED. */</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    CLOCK_SetDiv(kCLOCK_Sai1PreDiv, 3);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="comment">/* Set SAI1_CLK_PODF. */</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    CLOCK_SetDiv(kCLOCK_Sai1Div, 1);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="comment">/* Set Sai1 clock source. */</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    CLOCK_SetMux(kCLOCK_Sai1Mux, 0);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="comment">/* Disable SAI3 clock gate. */</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    CLOCK_DisableClock(kCLOCK_Sai3);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="comment">/* Set SAI3_CLK_PRED. */</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    CLOCK_SetDiv(kCLOCK_Sai3PreDiv, 3);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="comment">/* Set SAI3_CLK_PODF. */</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    CLOCK_SetDiv(kCLOCK_Sai3Div, 1);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="comment">/* Set Sai3 clock source. */</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    CLOCK_SetMux(kCLOCK_Sai3Mux, 0);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="comment">/* Disable Lpi2c clock gate. */</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    CLOCK_DisableClock(kCLOCK_Lpi2c1);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    CLOCK_DisableClock(kCLOCK_Lpi2c2);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="comment">/* Set LPI2C_CLK_PODF. */</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    CLOCK_SetDiv(kCLOCK_Lpi2cDiv, 0);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="comment">/* Set Lpi2c clock source. */</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    CLOCK_SetMux(kCLOCK_Lpi2cMux, 0);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="comment">/* Disable UART clock gate. */</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    CLOCK_DisableClock(kCLOCK_Lpuart1);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    CLOCK_DisableClock(kCLOCK_Lpuart2);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    CLOCK_DisableClock(kCLOCK_Lpuart3);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    CLOCK_DisableClock(kCLOCK_Lpuart4);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="comment">/* Set UART_CLK_PODF. */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    CLOCK_SetDiv(kCLOCK_UartDiv, 0);</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="comment">/* Set Uart clock source. */</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    CLOCK_SetMux(kCLOCK_UartMux, 0);</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="comment">/* Disable SPDIF clock gate. */</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    CLOCK_DisableClock(kCLOCK_Spdif);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="comment">/* Set SPDIF0_CLK_PRED. */</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    CLOCK_SetDiv(kCLOCK_Spdif0PreDiv, 1);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="comment">/* Set SPDIF0_CLK_PODF. */</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    CLOCK_SetDiv(kCLOCK_Spdif0Div, 7);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="comment">/* Set Spdif clock source. */</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    CLOCK_SetMux(kCLOCK_SpdifMux, 3);</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="comment">/* Disable Flexio1 clock gate. */</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    CLOCK_DisableClock(kCLOCK_Flexio1);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="comment">/* Set FLEXIO1_CLK_PRED. */</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    CLOCK_SetDiv(kCLOCK_Flexio1PreDiv, 1);</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="comment">/* Set FLEXIO1_CLK_PODF. */</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    CLOCK_SetDiv(kCLOCK_Flexio1Div, 7);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="comment">/* Set Flexio1 clock source. */</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    CLOCK_SetMux(kCLOCK_Flexio1Mux, 3);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="comment">/* Set Pll3 sw clock source. */</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    CLOCK_SetMux(kCLOCK_Pll3SwMux, 0);</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="comment">/* Init System PLL. */</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    CLOCK_InitSysPll(&amp;<a class="code" href="a04253.html#a1eb8739af679f60d21566c74233f2072">sysPllConfig_BOARD_BootClockRUN</a>);</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="comment">/* Init System pfd0. */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    CLOCK_InitSysPfd(kCLOCK_Pfd0, 27);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="comment">/* Init System pfd1. */</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    CLOCK_InitSysPfd(kCLOCK_Pfd1, 16);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="comment">/* Init System pfd2. */</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    CLOCK_InitSysPfd(kCLOCK_Pfd2, 24);</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="comment">/* Init System pfd3. */</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    CLOCK_InitSysPfd(kCLOCK_Pfd3, 20);</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="comment">/* In SDK projects, external flash (configured by FLEXSPI) will be initialized by dcd.</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">     * With this macro XIP_EXTERNAL_FLASH, usb1 pll (selected to be FLEXSPI clock source in SDK projects) will be left</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">     * unchanged. Note: If another clock source is selected for FLEXSPI, user may want to avoid changing that clock as</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">     * well.*/</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#if !(defined(XIP_EXTERNAL_FLASH) &amp;&amp; (XIP_EXTERNAL_FLASH == 1))</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="comment">/* Init Usb1 PLL. */</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    CLOCK_InitUsb1Pll(&amp;<a class="code" href="a04253.html#a9d28a505d06fb58d283e270865d17566">usb1PllConfig_BOARD_BootClockRUN</a>);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="comment">/* Init Usb1 pfd0. */</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    CLOCK_InitUsb1Pfd(kCLOCK_Pfd0, 12);</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="comment">/* Init Usb1 pfd1. */</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    CLOCK_InitUsb1Pfd(kCLOCK_Pfd1, 16);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="comment">/* Init Usb1 pfd2. */</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    CLOCK_InitUsb1Pfd(kCLOCK_Pfd2, 17);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="comment">/* Init Usb1 pfd3. */</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    CLOCK_InitUsb1Pfd(kCLOCK_Pfd3, 19);</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="comment">/* Disable Usb1 PLL output for USBPHY1. */</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    CCM_ANALOG-&gt;PLL_USB1 &amp;= ~CCM_ANALOG_PLL_USB1_EN_USB_CLKS_MASK;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="comment">/* DeInit Audio PLL. */</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    CLOCK_DeinitAudioPll();</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="comment">/* Bypass Audio PLL. */</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    CLOCK_SetPllBypass(CCM_ANALOG, kCLOCK_PllAudio, 1);</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="comment">/* Set divider for Audio PLL. */</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    CCM_ANALOG-&gt;MISC2 &amp;= ~CCM_ANALOG_MISC2_AUDIO_DIV_LSB_MASK;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    CCM_ANALOG-&gt;MISC2 &amp;= ~CCM_ANALOG_MISC2_AUDIO_DIV_MSB_MASK;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="comment">/* Enable Audio PLL output. */</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    CCM_ANALOG-&gt;PLL_AUDIO |= CCM_ANALOG_PLL_AUDIO_ENABLE_MASK;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="comment">/* Init Enet PLL. */</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    CLOCK_InitEnetPll(&amp;<a class="code" href="a04253.html#aca5fe9b5426f8c656c9c53d7088a4338">enetPllConfig_BOARD_BootClockRUN</a>);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="comment">/* Set preperiph clock source. */</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    CLOCK_SetMux(kCLOCK_PrePeriphMux, 3);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="comment">/* Set periph clock source. */</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    CLOCK_SetMux(kCLOCK_PeriphMux, 0);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="comment">/* Set periph clock2 clock source. */</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    CLOCK_SetMux(kCLOCK_PeriphClk2Mux, 0);</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="comment">/* Set per clock source. */</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    CLOCK_SetMux(kCLOCK_PerclkMux, 0);</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="comment">/* Set clock out1 divider. */</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    CCM-&gt;CCOSR = (CCM-&gt;CCOSR &amp; (~CCM_CCOSR_CLKO1_DIV_MASK)) | CCM_CCOSR_CLKO1_DIV(0);</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="comment">/* Set clock out1 source. */</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    CCM-&gt;CCOSR = (CCM-&gt;CCOSR &amp; (~CCM_CCOSR_CLKO1_SEL_MASK)) | CCM_CCOSR_CLKO1_SEL(1);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="comment">/* Set clock out2 divider. */</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    CCM-&gt;CCOSR = (CCM-&gt;CCOSR &amp; (~CCM_CCOSR_CLKO2_DIV_MASK)) | CCM_CCOSR_CLKO2_DIV(0);</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="comment">/* Set clock out2 source. */</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    CCM-&gt;CCOSR = (CCM-&gt;CCOSR &amp; (~CCM_CCOSR_CLKO2_SEL_MASK)) | CCM_CCOSR_CLKO2_SEL(18);</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="comment">/* Set clock out1 drives clock out1. */</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    CCM-&gt;CCOSR &amp;= ~CCM_CCOSR_CLK_OUT_SEL_MASK;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="comment">/* Disable clock out1. */</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    CCM-&gt;CCOSR &amp;= ~CCM_CCOSR_CLKO1_EN_MASK;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="comment">/* Disable clock out2. */</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    CCM-&gt;CCOSR &amp;= ~CCM_CCOSR_CLKO2_EN_MASK;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="comment">/* Set SAI1 MCLK1 clock source. */</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    IOMUXC_SetSaiMClkClockSource(IOMUXC_GPR, kIOMUXC_GPR_SAI1MClk1Sel, 0);</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="comment">/* Set SAI1 MCLK2 clock source. */</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    IOMUXC_SetSaiMClkClockSource(IOMUXC_GPR, kIOMUXC_GPR_SAI1MClk2Sel, 0);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="comment">/* Set SAI1 MCLK3 clock source. */</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    IOMUXC_SetSaiMClkClockSource(IOMUXC_GPR, kIOMUXC_GPR_SAI1MClk3Sel, 0);</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="comment">/* Set SAI3 MCLK3 clock source. */</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    IOMUXC_SetSaiMClkClockSource(IOMUXC_GPR, kIOMUXC_GPR_SAI3MClk3Sel, 0);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="comment">/* Set MQS configuration. */</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    IOMUXC_MQSConfig(IOMUXC_GPR, kIOMUXC_MqsPwmOverSampleRate32, 0);</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="comment">/* Set GPT1 High frequency reference clock source. */</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    IOMUXC_GPR-&gt;GPR5 &amp;= ~IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1_MASK;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="comment">/* Set GPT2 High frequency reference clock source. */</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    IOMUXC_GPR-&gt;GPR5 &amp;= ~IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2_MASK;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="comment">/* Set SystemCoreClock variable. */</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <a class="code" href="a04223.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="a04280.html#a6ae55dea13be64e40de107ee288779f3">BOARD_BOOTCLOCKRUN_CORE_CLOCK</a>;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;}</div><div class="ttc" id="a04310_html"><div class="ttname"><a href="a04310.html">clock_config.h</a></div></div>
<div class="ttc" id="a04253_html_aca5fe9b5426f8c656c9c53d7088a4338"><div class="ttname"><a href="a04253.html#aca5fe9b5426f8c656c9c53d7088a4338">enetPllConfig_BOARD_BootClockRUN</a></div><div class="ttdeci">const clock_enet_pll_config_t enetPllConfig_BOARD_BootClockRUN</div><div class="ttdoc">Enet PLL set for BOARD_BootClockRUN configuration. </div><div class="ttdef"><b>Definition:</b> <a href="a04253_source.html#l00130">clock_config.c:130</a></div></div>
<div class="ttc" id="a04223_html_aa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="a04223.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div></div>
<div class="ttc" id="a04253_html_a9d28a505d06fb58d283e270865d17566"><div class="ttname"><a href="a04253.html#a9d28a505d06fb58d283e270865d17566">usb1PllConfig_BOARD_BootClockRUN</a></div><div class="ttdeci">const clock_usb_pll_config_t usb1PllConfig_BOARD_BootClockRUN</div><div class="ttdoc">Usb1 PLL set for BOARD_BootClockRUN configuration. </div><div class="ttdef"><b>Definition:</b> <a href="a04253_source.html#l00126">clock_config.c:126</a></div></div>
<div class="ttc" id="a04253_html_a1eb8739af679f60d21566c74233f2072"><div class="ttname"><a href="a04253.html#a1eb8739af679f60d21566c74233f2072">sysPllConfig_BOARD_BootClockRUN</a></div><div class="ttdeci">const clock_sys_pll_config_t sysPllConfig_BOARD_BootClockRUN</div><div class="ttdoc">Sys PLL for BOARD_BootClockRUN configuration. </div><div class="ttdef"><b>Definition:</b> <a href="a04253_source.html#l00120">clock_config.c:120</a></div></div>
<div class="ttc" id="a04280_html_a6ae55dea13be64e40de107ee288779f3"><div class="ttname"><a href="a04280.html#a6ae55dea13be64e40de107ee288779f3">BOARD_BOOTCLOCKRUN_CORE_CLOCK</a></div><div class="ttdeci">#define BOARD_BOOTCLOCKRUN_CORE_CLOCK</div><div class="ttdef"><b>Definition:</b> <a href="a04280_source.html#l00025">clock_config.h:25</a></div></div>
<div class="ttc" id="a04238_html_a09a9a2026d4c394534e528d519370d3e"><div class="ttname"><a href="a04238.html#a09a9a2026d4c394534e528d519370d3e">BOARD_InitBootClocks</a></div><div class="ttdeci">void BOARD_InitBootClocks(void)</div><div class="ttdoc">This function executes default configuration of clocks. </div><div class="ttdef"><b>Definition:</b> <a href="a04238_source.html#l00052">clock_config.c:52</a></div></div>
<div class="ttc" id="a04223_html_a5e69c4eff0fd5236bbb0ff4e1d5a7a7e"><div class="ttname"><a href="a04223.html#a5e69c4eff0fd5236bbb0ff4e1d5a7a7e">BOARD_BootClockRUN</a></div><div class="ttdeci">void BOARD_BootClockRUN(void)</div><div class="ttdoc">This function executes configuration of clocks. </div><div class="ttdef"><b>Definition:</b> <a href="a04223_source.html#l00168">clock_config.c:168</a></div></div>
</div><!-- fragment --></div><!-- contents -->

<hr class="footer"/><address class="footer"><small>
&copy; Copyright 2016-2022 NXP. All Rights Reserved. SPDX-License-Identifier: BSD-3-Clause
</small></address>
</body>
</html>
