Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Mar 12 16:46:11 2022
| Host         : DESKTOP-H1KDTUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (9457)
8. checking generated_clocks (0)
9. checking loops (27)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: i_spi_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (9457)
---------------------------------
 There are 9457 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (27)
----------------------
 There are 27 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.661       -1.661                      1                20198        0.026        0.000                      0                20182        3.000        0.000                       0                  9465  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
i_clk_100mhz               {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0       {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0    {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0     {0.000 92.574}       185.149         5.401           
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1     {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0_1  {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0_1   {0.000 92.574}       185.149         5.401           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_100mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0         20.641        0.000                      0                12443        0.209        0.000                      0                12443       18.822        0.000                       0                  6267  
  o_clk_5mhz_clk_wiz_0          40.484        0.000                      0                 7388        0.034        0.000                      0                 7388       28.211        0.000                       0                  3194  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                      17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0_1       20.647        0.000                      0                12443        0.209        0.000                      0                12443       18.822        0.000                       0                  6267  
  o_clk_5mhz_clk_wiz_0_1        40.493        0.000                      0                 7388        0.042        0.000                      0                 7388       28.211        0.000                       0                  3194  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0        183.817        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         20.641        0.000                      0                12443        0.071        0.000                      0                12443  
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0        183.817        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0          -1.661       -1.661                      1                    9        0.141        0.000                      0                    1  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0          -1.661       -1.661                      1                    9        0.141        0.000                      0                    1  
o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          40.484        0.000                      0                 7388        0.026        0.000                      0                 7388  
o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       20.641        0.000                      0                12443        0.071        0.000                      0                12443  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0_1      183.817        0.000                      0                    8                                                                        
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0_1      183.817        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0_1        -1.652       -1.652                      1                    9        0.150        0.000                      0                    1  
o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        40.484        0.000                      0                 7388        0.026        0.000                      0                 7388  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0_1        -1.652       -1.652                      1                    9        0.150        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0         35.384        0.000                      0                   56        0.585        0.000                      0                   56  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         35.384        0.000                      0                   56        0.447        0.000                      0                   56  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       35.384        0.000                      0                   56        0.447        0.000                      0                   56  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0_1       35.390        0.000                      0                   56        0.585        0.000                      0                   56  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0          86.115        0.000                      0                  294        1.445        0.000                      0                  294  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          86.115        0.000                      0                  294        1.262        0.000                      0                  294  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        86.115        0.000                      0                  294        1.262        0.000                      0                  294  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0_1        86.124        0.000                      0                  294        1.445        0.000                      0                  294  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_100mhz
  To Clock:  i_clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.641ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[53][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.680ns  (logic 2.454ns (13.137%)  route 16.226ns (86.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.089 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        16.226    17.808    debuggerTop/video_output/D[0]
    SLICE_X13Y139        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[53][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.506    38.089    debuggerTop/video_output/o_clk_25mhz
    SLICE_X13Y139        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[53][4]/C
                         clock pessimism              0.560    38.649    
                         clock uncertainty           -0.138    38.511    
    SLICE_X13Y139        FDCE (Setup_fdce_C_D)       -0.062    38.449    debuggerTop/video_output/r_linebuffer1_reg[53][4]
  -------------------------------------------------------------------
                         required time                         38.449    
                         arrival time                         -17.808    
  -------------------------------------------------------------------
                         slack                                 20.641    

Slack (MET) :             20.695ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[62][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.624ns  (logic 2.454ns (13.177%)  route 16.170ns (86.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        16.170    17.751    debuggerTop/video_output/D[0]
    SLICE_X9Y144         FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[62][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.508    38.091    debuggerTop/video_output/o_clk_25mhz
    SLICE_X9Y144         FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[62][4]/C
                         clock pessimism              0.560    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X9Y144         FDCE (Setup_fdce_C_D)       -0.067    38.446    debuggerTop/video_output/r_linebuffer1_reg[62][4]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                         -17.751    
  -------------------------------------------------------------------
                         slack                                 20.695    

Slack (MET) :             20.707ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[54][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.615ns  (logic 2.454ns (13.183%)  route 16.161ns (86.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        16.161    17.742    debuggerTop/video_output/D[0]
    SLICE_X11Y143        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[54][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y143        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[54][4]/C
                         clock pessimism              0.560    38.654    
                         clock uncertainty           -0.138    38.516    
    SLICE_X11Y143        FDCE (Setup_fdce_C_D)       -0.067    38.449    debuggerTop/video_output/r_linebuffer1_reg[54][4]
  -------------------------------------------------------------------
                         required time                         38.449    
                         arrival time                         -17.742    
  -------------------------------------------------------------------
                         slack                                 20.707    

Slack (MET) :             20.722ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[56][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.609ns  (logic 2.454ns (13.187%)  route 16.155ns (86.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        16.155    17.737    debuggerTop/video_output/D[0]
    SLICE_X11Y144        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[56][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y144        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[56][4]/C
                         clock pessimism              0.560    38.654    
                         clock uncertainty           -0.138    38.516    
    SLICE_X11Y144        FDCE (Setup_fdce_C_D)       -0.058    38.458    debuggerTop/video_output/r_linebuffer1_reg[56][4]
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                         -17.737    
  -------------------------------------------------------------------
                         slack                                 20.722    

Slack (MET) :             20.792ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[50][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.566ns  (logic 2.454ns (13.218%)  route 16.112ns (86.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        16.112    17.693    debuggerTop/video_output/D[0]
    SLICE_X10Y145        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[50][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X10Y145        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[50][4]/C
                         clock pessimism              0.560    38.654    
                         clock uncertainty           -0.138    38.516    
    SLICE_X10Y145        FDCE (Setup_fdce_C_D)       -0.031    38.485    debuggerTop/video_output/r_linebuffer1_reg[50][4]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                         -17.693    
  -------------------------------------------------------------------
                         slack                                 20.792    

Slack (MET) :             20.828ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[48][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.539ns  (logic 2.454ns (13.237%)  route 16.085ns (86.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.089 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        16.085    17.667    debuggerTop/video_output/D[0]
    SLICE_X12Y140        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[48][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.506    38.089    debuggerTop/video_output/o_clk_25mhz
    SLICE_X12Y140        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[48][4]/C
                         clock pessimism              0.560    38.649    
                         clock uncertainty           -0.138    38.511    
    SLICE_X12Y140        FDCE (Setup_fdce_C_D)       -0.016    38.495    debuggerTop/video_output/r_linebuffer1_reg[48][4]
  -------------------------------------------------------------------
                         required time                         38.495    
                         arrival time                         -17.667    
  -------------------------------------------------------------------
                         slack                                 20.828    

Slack (MET) :             20.918ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[60][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.426ns  (logic 2.454ns (13.318%)  route 15.972ns (86.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        15.972    17.553    debuggerTop/video_output/D[0]
    SLICE_X10Y143        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[60][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X10Y143        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[60][4]/C
                         clock pessimism              0.560    38.654    
                         clock uncertainty           -0.138    38.516    
    SLICE_X10Y143        FDCE (Setup_fdce_C_D)       -0.045    38.471    debuggerTop/video_output/r_linebuffer1_reg[60][4]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                         -17.553    
  -------------------------------------------------------------------
                         slack                                 20.918    

Slack (MET) :             20.920ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[58][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.434ns  (logic 2.454ns (13.312%)  route 15.980ns (86.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        15.980    17.562    debuggerTop/video_output/D[0]
    SLICE_X8Y144         FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[58][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.508    38.091    debuggerTop/video_output/o_clk_25mhz
    SLICE_X8Y144         FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[58][4]/C
                         clock pessimism              0.560    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X8Y144         FDCE (Setup_fdce_C_D)       -0.031    38.482    debuggerTop/video_output/r_linebuffer1_reg[58][4]
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                         -17.562    
  -------------------------------------------------------------------
                         slack                                 20.920    

Slack (MET) :             20.945ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[59][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.376ns  (logic 2.454ns (13.354%)  route 15.922ns (86.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        15.922    17.504    debuggerTop/video_output/D[0]
    SLICE_X11Y145        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[59][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y145        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[59][4]/C
                         clock pessimism              0.560    38.654    
                         clock uncertainty           -0.138    38.516    
    SLICE_X11Y145        FDCE (Setup_fdce_C_D)       -0.067    38.449    debuggerTop/video_output/r_linebuffer1_reg[59][4]
  -------------------------------------------------------------------
                         required time                         38.449    
                         arrival time                         -17.504    
  -------------------------------------------------------------------
                         slack                                 20.945    

Slack (MET) :             20.995ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[235][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.414ns  (logic 2.454ns (13.327%)  route 15.960ns (86.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.246 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        15.960    17.542    debuggerTop/video_output/D[8]
    SLICE_X36Y176        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[235][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.663    38.246    debuggerTop/video_output/o_clk_25mhz
    SLICE_X36Y176        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[235][20]/C
                         clock pessimism              0.488    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X36Y176        FDCE (Setup_fdce_C_D)       -0.061    38.536    debuggerTop/video_output/r_linebuffer0_reg[235][20]
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                         -17.542    
  -------------------------------------------------------------------
                         slack                                 20.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.369%)  route 0.151ns (51.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.151    -0.311    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X28Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.831    -0.842    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X28Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.253    -0.589    
    SLICE_X28Y114        FDRE (Hold_fdre_C_D)         0.070    -0.519    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.409%)  route 0.175ns (51.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X14Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.260    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X14Y117        SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.832    -0.841    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X14Y117        SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X14Y117        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.470    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.933%)  route 0.319ns (66.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=4, routed)           0.319    -0.116    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.877    -0.796    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.521    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.338    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.773%)  route 0.322ns (66.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.322    -0.114    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[3]
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.877    -0.796    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.521    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.338    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X29Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.355    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X29Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.830    -0.843    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X29Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.241    -0.602    
    SLICE_X29Y115        FDRE (Hold_fdre_C_D)         0.017    -0.585    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.100    -0.371    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X13Y114        LUT3 (Prop_lut3_I2_O)        0.098    -0.273 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.835    -0.838    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X13Y114        FDRE (Hold_fdre_C_D)         0.092    -0.507    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.100    -0.371    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X13Y114        LUT2 (Prop_lut2_I0_O)        0.098    -0.273 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[1]
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.835    -0.838    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X13Y114        FDRE (Hold_fdre_C_D)         0.092    -0.507    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.141    -0.320    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X29Y114        LUT6 (Prop_lut6_I5_O)        0.045    -0.275 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X29Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.831    -0.842    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.240    -0.602    
    SLICE_X29Y114        FDRE (Hold_fdre_C_D)         0.092    -0.510    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.364%)  route 0.149ns (41.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.649    -0.515    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y152        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y152        FDCE (Prop_fdce_C_Q)         0.164    -0.351 r  debuggerTop/vga_generator/r_x_reg[9]/Q
                         net (fo=6, routed)           0.149    -0.202    debuggerTop/vga_generator/w_vga_x[9]
    SLICE_X30Y152        LUT6 (Prop_lut6_I5_O)        0.045    -0.157 r  debuggerTop/vga_generator/r_x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    debuggerTop/vga_generator/r_x[9]
    SLICE_X30Y152        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.923    -0.750    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y152        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.235    -0.515    
    SLICE_X30Y152        FDCE (Hold_fdce_C_D)         0.121    -0.394    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.561    -0.603    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.170    -0.292    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X31Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.830    -0.843    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X31Y115        FDRE (Hold_fdre_C_D)         0.066    -0.537    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X0Y44     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X30Y115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X31Y115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X31Y115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X29Y115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X29Y115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X29Y115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X50Y173    debuggerTop/video_output/r_linebuffer0_reg[136][7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X14Y117    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X14Y117    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y122    debuggerTop/video_output/r_linebuffer0_reg[13][15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X50Y122    debuggerTop/video_output/r_linebuffer0_reg[13][20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y121    debuggerTop/video_output/r_linebuffer0_reg[8][15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X51Y121    debuggerTop/video_output/r_linebuffer0_reg[8][20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X53Y120    debuggerTop/video_output/r_linebuffer0_reg[8][23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X62Y124    debuggerTop/video_output/r_linebuffer0_reg[14][22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X42Y125    debuggerTop/video_output/r_linebuffer0_reg[98][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X42Y124    debuggerTop/video_output/r_linebuffer0_reg[98][21]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X14Y117    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X14Y117    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X30Y115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X31Y115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X31Y115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X29Y115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X29Y115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X29Y115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X50Y173    debuggerTop/video_output/r_linebuffer0_reg[136][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X47Y172    debuggerTop/video_output/r_linebuffer0_reg[137][12]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       40.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       28.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.484ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        51.269ns  (logic 10.106ns (19.712%)  route 41.163ns (80.288%))
  Logic Levels:           55  (LUT2=6 LUT3=2 LUT4=12 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 183.677 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.220   134.034    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y79         LUT6 (Prop_lut6_I5_O)        0.124   134.158 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.451   134.608    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X42Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.732 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.607   135.339    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.124   135.463 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           0.637   136.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X52Y87         LUT4 (Prop_lut4_I0_O)        0.124   136.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.578   136.802    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X57Y87         LUT5 (Prop_lut5_I1_O)        0.124   136.926 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.624   137.550    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X55Y84         LUT4 (Prop_lut4_I3_O)        0.118   137.668 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.641   138.309    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.326   138.635 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=1, routed)           0.774   139.409    debuggerTop/values/r_nes_read_data_reg[7]_7
    SLICE_X55Y75         LUT5 (Prop_lut5_I0_O)        0.124   139.533 r  debuggerTop/values/blockRam_i_15__0/O
                         net (fo=16, routed)          3.392   142.924    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.549   183.677    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.158    
                         clock uncertainty           -0.183   183.975    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.409    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.409    
                         arrival time                        -142.924    
  -------------------------------------------------------------------
                         slack                                 40.484    

Slack (MET) :             40.668ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        51.061ns  (logic 10.106ns (19.792%)  route 40.955ns (80.208%))
  Logic Levels:           55  (LUT2=6 LUT3=2 LUT4=12 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 183.653 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.220   134.034    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y79         LUT6 (Prop_lut6_I5_O)        0.124   134.158 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.451   134.608    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X42Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.732 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.607   135.339    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.124   135.463 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           0.637   136.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X52Y87         LUT4 (Prop_lut4_I0_O)        0.124   136.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.578   136.802    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X57Y87         LUT5 (Prop_lut5_I1_O)        0.124   136.926 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.624   137.550    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X55Y84         LUT4 (Prop_lut4_I3_O)        0.118   137.668 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.641   138.309    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.326   138.635 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=1, routed)           0.774   139.409    debuggerTop/values/r_nes_read_data_reg[7]_7
    SLICE_X55Y75         LUT5 (Prop_lut5_I0_O)        0.124   139.533 r  debuggerTop/values/blockRam_i_15__0/O
                         net (fo=16, routed)          3.184   142.716    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y25         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.525   183.653    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.134    
                         clock uncertainty           -0.183   183.951    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.385    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.385    
                         arrival time                        -142.716    
  -------------------------------------------------------------------
                         slack                                 40.668    

Slack (MET) :             40.810ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.943ns  (logic 10.034ns (19.697%)  route 40.909ns (80.303%))
  Logic Levels:           56  (LUT2=7 LUT3=2 LUT4=12 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 183.677 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          0.895   133.709    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I5_O)        0.124   133.833 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.404   134.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.361 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.312   134.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   134.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.608   135.405    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   135.529 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.332   135.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.124   135.985 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.447   136.431    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X50Y87         LUT6 (Prop_lut6_I0_O)        0.124   136.555 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.490   137.045    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.124   137.169 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           1.100   138.269    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y79         LUT6 (Prop_lut6_I4_O)        0.124   138.393 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.456   138.849    debuggerTop/values/r_nes_read_data_reg[7]_13
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.124   138.973 r  debuggerTop/values/blockRam_i_16/O
                         net (fo=16, routed)          3.625   142.598    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.549   183.677    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.158    
                         clock uncertainty           -0.183   183.975    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   183.409    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.409    
                         arrival time                        -142.598    
  -------------------------------------------------------------------
                         slack                                 40.810    

Slack (MET) :             40.823ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.931ns  (logic 10.106ns (19.843%)  route 40.825ns (80.157%))
  Logic Levels:           55  (LUT2=6 LUT3=2 LUT4=12 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 183.678 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.220   134.034    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y79         LUT6 (Prop_lut6_I5_O)        0.124   134.158 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.451   134.608    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X42Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.732 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.607   135.339    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.124   135.463 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           0.637   136.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X52Y87         LUT4 (Prop_lut4_I0_O)        0.124   136.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.578   136.802    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X57Y87         LUT5 (Prop_lut5_I1_O)        0.124   136.926 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.624   137.550    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X55Y84         LUT4 (Prop_lut4_I3_O)        0.118   137.668 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.641   138.309    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.326   138.635 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=1, routed)           0.774   139.409    debuggerTop/values/r_nes_read_data_reg[7]_7
    SLICE_X55Y75         LUT5 (Prop_lut5_I0_O)        0.124   139.533 r  debuggerTop/values/blockRam_i_15__0/O
                         net (fo=16, routed)          3.054   142.586    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.550   183.678    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.410    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -142.586    
  -------------------------------------------------------------------
                         slack                                 40.823    

Slack (MET) :             40.908ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.943ns  (logic 10.034ns (19.697%)  route 40.909ns (80.303%))
  Logic Levels:           56  (LUT2=7 LUT3=2 LUT4=12 LUT5=13 LUT6=22)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 183.696 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          0.895   133.709    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I5_O)        0.124   133.833 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.404   134.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.361 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.312   134.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   134.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.608   135.405    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   135.529 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.332   135.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.124   135.985 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.447   136.431    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X50Y87         LUT6 (Prop_lut6_I0_O)        0.124   136.555 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.490   137.045    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.124   137.169 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           1.100   138.269    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y79         LUT6 (Prop_lut6_I4_O)        0.124   138.393 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.456   138.849    debuggerTop/values/r_nes_read_data_reg[7]_13
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.124   138.973 r  debuggerTop/values/blockRam_i_16/O
                         net (fo=16, routed)          3.625   142.598    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.568   183.696    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559   184.255    
                         clock uncertainty           -0.183   184.072    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   183.506    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.506    
                         arrival time                        -142.598    
  -------------------------------------------------------------------
                         slack                                 40.908    

Slack (MET) :             41.002ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.751ns  (logic 10.034ns (19.771%)  route 40.717ns (80.229%))
  Logic Levels:           56  (LUT2=6 LUT3=3 LUT4=11 LUT5=14 LUT6=22)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 183.677 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          0.895   133.709    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I5_O)        0.124   133.833 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.404   134.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.361 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.312   134.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   134.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.608   135.405    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   135.529 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.891   136.420    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124   136.544 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.589   137.133    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X50Y85         LUT5 (Prop_lut5_I1_O)        0.124   137.257 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.481   137.739    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.124   137.863 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.526   138.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X55Y79         LUT6 (Prop_lut6_I4_O)        0.124   138.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.475   138.987    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X54Y78         LUT5 (Prop_lut5_I0_O)        0.124   139.111 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.296   142.406    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.549   183.677    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.158    
                         clock uncertainty           -0.183   183.975    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.409    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.409    
                         arrival time                        -142.406    
  -------------------------------------------------------------------
                         slack                                 41.002    

Slack (MET) :             41.003ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.723ns  (logic 10.106ns (19.924%)  route 40.617ns (80.076%))
  Logic Levels:           55  (LUT2=6 LUT3=2 LUT4=12 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 183.650 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.220   134.034    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y79         LUT6 (Prop_lut6_I5_O)        0.124   134.158 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.451   134.608    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X42Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.732 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.607   135.339    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.124   135.463 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           0.637   136.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X52Y87         LUT4 (Prop_lut4_I0_O)        0.124   136.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.578   136.802    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X57Y87         LUT5 (Prop_lut5_I1_O)        0.124   136.926 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.624   137.550    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X55Y84         LUT4 (Prop_lut4_I3_O)        0.118   137.668 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.641   138.309    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.326   138.635 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=1, routed)           0.774   139.409    debuggerTop/values/r_nes_read_data_reg[7]_7
    SLICE_X55Y75         LUT5 (Prop_lut5_I0_O)        0.124   139.533 r  debuggerTop/values/blockRam_i_15__0/O
                         net (fo=16, routed)          2.846   142.378    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y24         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.522   183.650    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.131    
                         clock uncertainty           -0.183   183.948    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.382    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.382    
                         arrival time                        -142.378    
  -------------------------------------------------------------------
                         slack                                 41.003    

Slack (MET) :             41.080ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.842ns  (logic 10.034ns (19.736%)  route 40.808ns (80.264%))
  Logic Levels:           56  (LUT2=6 LUT3=3 LUT4=11 LUT5=13 LUT6=23)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 183.839 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          0.895   133.709    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I5_O)        0.124   133.833 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.404   134.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.361 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.312   134.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   134.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.608   135.405    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   135.529 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.891   136.420    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124   136.544 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.589   137.133    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X50Y85         LUT5 (Prop_lut5_I1_O)        0.124   137.257 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.481   137.739    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.124   137.863 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.865   138.728    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.124   138.852 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.449   139.301    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X61Y77         LUT6 (Prop_lut6_I1_O)        0.124   139.425 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.072   142.497    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y6          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.711   183.839    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.327    
                         clock uncertainty           -0.183   184.144    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.578    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.578    
                         arrival time                        -142.498    
  -------------------------------------------------------------------
                         slack                                 41.080    

Slack (MET) :             41.149ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.605ns  (logic 10.034ns (19.828%)  route 40.571ns (80.172%))
  Logic Levels:           56  (LUT2=7 LUT3=2 LUT4=12 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 183.678 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          0.895   133.709    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I5_O)        0.124   133.833 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.404   134.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.361 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.312   134.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   134.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.608   135.405    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   135.529 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.332   135.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.124   135.985 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.447   136.431    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X50Y87         LUT6 (Prop_lut6_I0_O)        0.124   136.555 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.490   137.045    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.124   137.169 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           1.100   138.269    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y79         LUT6 (Prop_lut6_I4_O)        0.124   138.393 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.456   138.849    debuggerTop/values/r_nes_read_data_reg[7]_13
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.124   138.973 r  debuggerTop/values/blockRam_i_16/O
                         net (fo=16, routed)          3.287   142.260    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.550   183.678    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   183.410    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -142.260    
  -------------------------------------------------------------------
                         slack                                 41.149    

Slack (MET) :             41.199ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.555ns  (logic 10.034ns (19.848%)  route 40.521ns (80.152%))
  Logic Levels:           56  (LUT2=6 LUT3=3 LUT4=11 LUT5=14 LUT6=22)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 183.678 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          0.895   133.709    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I5_O)        0.124   133.833 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.404   134.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.361 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.312   134.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   134.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.608   135.405    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   135.529 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.891   136.420    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124   136.544 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.589   137.133    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X50Y85         LUT5 (Prop_lut5_I1_O)        0.124   137.257 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.481   137.739    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.124   137.863 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.526   138.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X55Y79         LUT6 (Prop_lut6_I4_O)        0.124   138.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.475   138.987    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X54Y78         LUT5 (Prop_lut5_I0_O)        0.124   139.111 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.100   142.210    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.550   183.678    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.410    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -142.210    
  -------------------------------------------------------------------
                         slack                                 41.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.716ns  (logic 0.179ns (10.434%)  route 1.537ns (89.567%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 91.729 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.697    92.108    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X55Y84         LUT4 (Prop_lut4_I0_O)        0.046    92.154 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.340    92.494    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.107    92.601 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[3]_i_1/O
                         net (fo=1, routed)           0.000    92.601    debuggerTop/profiler/r_sample_data_write_reg[31]_0[3]
    SLICE_X59Y81         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.828    91.729    debuggerTop/profiler/o_clk_5mhz
    SLICE_X59Y81         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.286    
                         clock uncertainty            0.183    92.469    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.099    92.568    debuggerTop/profiler/r_sample_data_write_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.568    
                         arrival time                          92.601    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.725ns  (logic 0.161ns (9.333%)  route 1.564ns (90.667%))
  Logic Levels:           4  (BUFG=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 91.728 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.697    92.108    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X55Y84         LUT5 (Prop_lut5_I0_O)        0.045    92.153 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_6/O
                         net (fo=2, routed)           0.151    92.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_6_n_2
    SLICE_X57Y83         LUT6 (Prop_lut6_I2_O)        0.045    92.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_3/O
                         net (fo=1, routed)           0.217    92.565    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_3_n_2
    SLICE_X57Y82         LUT6 (Prop_lut6_I3_O)        0.045    92.610 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_1/O
                         net (fo=1, routed)           0.000    92.610    debuggerTop/nes/cpu2A03/cpu6502_n_265
    SLICE_X57Y82         FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.827    91.728    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X57Y82         FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.285    
                         clock uncertainty            0.183    92.468    
    SLICE_X57Y82         FDCE (Hold_fdce_C_D)         0.098    92.566    debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.566    
                         arrival time                          92.610    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.769ns  (logic 0.116ns (6.556%)  route 1.653ns (93.444%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 91.728 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.796    92.206    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X50Y84         LUT4 (Prop_lut4_I0_O)        0.045    92.251 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.359    92.610    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.045    92.655 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[2]_i_1/O
                         net (fo=1, routed)           0.000    92.655    debuggerTop/profiler/r_sample_data_write_reg[31]_0[2]
    SLICE_X59Y80         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.827    91.728    debuggerTop/profiler/o_clk_5mhz
    SLICE_X59Y80         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.285    
                         clock uncertainty            0.183    92.468    
    SLICE_X59Y80         FDRE (Hold_fdre_C_D)         0.098    92.566    debuggerTop/profiler/r_sample_data_write_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.566    
                         arrival time                          92.655    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.783ns  (logic 0.116ns (6.506%)  route 1.667ns (93.494%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 91.737 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.789    92.199    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X42Y90         LUT6 (Prop_lut6_I2_O)        0.045    92.244 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_n_i_2/O
                         net (fo=2, routed)           0.379    92.623    debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_reg_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I3_O)        0.045    92.668 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_1/O
                         net (fo=1, routed)           0.000    92.668    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_1
    SLICE_X47Y90         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.836    91.737    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X47Y90         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.294    
                         clock uncertainty            0.183    92.477    
    SLICE_X47Y90         FDCE (Hold_fdce_C_D)         0.099    92.576    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg
  -------------------------------------------------------------------
                         required time                        -92.576    
                         arrival time                          92.668    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.116ns (6.958%)  route 1.551ns (93.042%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.756    -0.407    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.045    -0.362 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_8__0/O
                         net (fo=1, routed)           0.089    -0.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_8__0_n_2
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.045    -0.228 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_1/O
                         net (fo=18, routed)          0.207    -0.022    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address0
    SLICE_X50Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X50Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.183    -0.105    
    SLICE_X50Y84         FDCE (Hold_fdce_C_CE)       -0.016    -0.121    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.116ns (6.958%)  route 1.551ns (93.042%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.756    -0.407    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.045    -0.362 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_8__0/O
                         net (fo=1, routed)           0.089    -0.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_8__0_n_2
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.045    -0.228 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_1/O
                         net (fo=18, routed)          0.207    -0.022    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address0
    SLICE_X50Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X50Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.183    -0.105    
    SLICE_X50Y84         FDCE (Hold_fdce_C_CE)       -0.016    -0.121    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.116ns (6.958%)  route 1.551ns (93.042%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.756    -0.407    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.045    -0.362 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_8__0/O
                         net (fo=1, routed)           0.089    -0.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_8__0_n_2
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.045    -0.228 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_1/O
                         net (fo=18, routed)          0.207    -0.022    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address0
    SLICE_X50Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X50Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.183    -0.105    
    SLICE_X50Y84         FDCE (Hold_fdce_C_CE)       -0.016    -0.121    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.161ns (9.073%)  route 1.613ns (90.927%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.760    -0.404    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X51Y84         LUT4 (Prop_lut4_I0_O)        0.045    -0.359 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.208    -0.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X53Y84         LUT5 (Prop_lut5_I2_O)        0.045    -0.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2/O
                         net (fo=3, routed)           0.147     0.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2_n_2
    SLICE_X53Y84         LUT3 (Prop_lut3_I2_O)        0.045     0.086 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1/O
                         net (fo=1, routed)           0.000     0.086    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[3]
    SLICE_X53Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.828    -0.845    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X53Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.183    -0.106    
    SLICE_X53Y84         FDCE (Hold_fdce_C_D)         0.091    -0.015    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.786ns  (logic 0.116ns (6.496%)  route 1.670ns (93.505%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 91.728 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.752    92.162    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X56Y84         LUT4 (Prop_lut4_I0_O)        0.045    92.207 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[4]_i_2/O
                         net (fo=5, routed)           0.419    92.626    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[4]
    SLICE_X59Y80         LUT4 (Prop_lut4_I0_O)        0.045    92.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[4]_i_1/O
                         net (fo=1, routed)           0.000    92.671    debuggerTop/profiler/r_sample_data_write_reg[31]_0[4]
    SLICE_X59Y80         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.827    91.728    debuggerTop/profiler/o_clk_5mhz
    SLICE_X59Y80         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.285    
                         clock uncertainty            0.183    92.468    
    SLICE_X59Y80         FDRE (Hold_fdre_C_D)         0.099    92.567    debuggerTop/profiler/r_sample_data_write_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.567    
                         arrival time                          92.671    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.116ns (6.530%)  route 1.661ns (93.471%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.760    -0.404    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X51Y84         LUT4 (Prop_lut4_I0_O)        0.045    -0.359 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.258    -0.102    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y85         LUT5 (Prop_lut5_I1_O)        0.045    -0.057 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=5, routed)           0.144     0.088    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]_0
    SLICE_X56Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X56Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.183    -0.105    
    SLICE_X56Y84         FDCE (Hold_fdce_C_D)         0.059    -0.046    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0
Waveform(ns):       { 0.000 92.574 }
Period(ns):         185.149
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y4      debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y11     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X3Y20     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y23     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y20     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y17     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y14     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y9      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X3Y10     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y5      debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       185.149     28.211     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X46Y80     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_57_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X46Y80     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_57_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X52Y102    debuggerTop/nes/ppu/r_oam_reg[97][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X52Y102    debuggerTop/nes/ppu/r_oam_reg[97][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X51Y103    debuggerTop/nes/ppu/r_oam_reg[98][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X45Y104    debuggerTop/nes/ppu/r_oam_reg[98][1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X51Y103    debuggerTop/nes/ppu/r_oam_reg[98][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X50Y106    debuggerTop/nes/ppu/r_oam_reg[98][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X48Y102    debuggerTop/nes/ppu/r_oam_reg[99][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X48Y102    debuggerTop/nes/ppu/r_oam_reg[99][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X49Y102    debuggerTop/nes/ppu/r_oam_reg[99][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X48Y102    debuggerTop/nes/ppu/r_oam_reg[99][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       20.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.647ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[53][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.680ns  (logic 2.454ns (13.137%)  route 16.226ns (86.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.089 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        16.226    17.808    debuggerTop/video_output/D[0]
    SLICE_X13Y139        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[53][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.506    38.089    debuggerTop/video_output/o_clk_25mhz
    SLICE_X13Y139        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[53][4]/C
                         clock pessimism              0.560    38.649    
                         clock uncertainty           -0.132    38.517    
    SLICE_X13Y139        FDCE (Setup_fdce_C_D)       -0.062    38.455    debuggerTop/video_output/r_linebuffer1_reg[53][4]
  -------------------------------------------------------------------
                         required time                         38.455    
                         arrival time                         -17.808    
  -------------------------------------------------------------------
                         slack                                 20.647    

Slack (MET) :             20.701ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[62][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.624ns  (logic 2.454ns (13.177%)  route 16.170ns (86.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        16.170    17.751    debuggerTop/video_output/D[0]
    SLICE_X9Y144         FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[62][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.508    38.091    debuggerTop/video_output/o_clk_25mhz
    SLICE_X9Y144         FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[62][4]/C
                         clock pessimism              0.560    38.651    
                         clock uncertainty           -0.132    38.519    
    SLICE_X9Y144         FDCE (Setup_fdce_C_D)       -0.067    38.452    debuggerTop/video_output/r_linebuffer1_reg[62][4]
  -------------------------------------------------------------------
                         required time                         38.452    
                         arrival time                         -17.751    
  -------------------------------------------------------------------
                         slack                                 20.701    

Slack (MET) :             20.712ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[54][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.615ns  (logic 2.454ns (13.183%)  route 16.161ns (86.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        16.161    17.742    debuggerTop/video_output/D[0]
    SLICE_X11Y143        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[54][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y143        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[54][4]/C
                         clock pessimism              0.560    38.654    
                         clock uncertainty           -0.132    38.522    
    SLICE_X11Y143        FDCE (Setup_fdce_C_D)       -0.067    38.455    debuggerTop/video_output/r_linebuffer1_reg[54][4]
  -------------------------------------------------------------------
                         required time                         38.455    
                         arrival time                         -17.742    
  -------------------------------------------------------------------
                         slack                                 20.712    

Slack (MET) :             20.727ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[56][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.609ns  (logic 2.454ns (13.187%)  route 16.155ns (86.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        16.155    17.737    debuggerTop/video_output/D[0]
    SLICE_X11Y144        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[56][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y144        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[56][4]/C
                         clock pessimism              0.560    38.654    
                         clock uncertainty           -0.132    38.522    
    SLICE_X11Y144        FDCE (Setup_fdce_C_D)       -0.058    38.464    debuggerTop/video_output/r_linebuffer1_reg[56][4]
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                         -17.737    
  -------------------------------------------------------------------
                         slack                                 20.727    

Slack (MET) :             20.798ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[50][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.566ns  (logic 2.454ns (13.218%)  route 16.112ns (86.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        16.112    17.693    debuggerTop/video_output/D[0]
    SLICE_X10Y145        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[50][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X10Y145        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[50][4]/C
                         clock pessimism              0.560    38.654    
                         clock uncertainty           -0.132    38.522    
    SLICE_X10Y145        FDCE (Setup_fdce_C_D)       -0.031    38.491    debuggerTop/video_output/r_linebuffer1_reg[50][4]
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                         -17.693    
  -------------------------------------------------------------------
                         slack                                 20.798    

Slack (MET) :             20.834ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[48][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.539ns  (logic 2.454ns (13.237%)  route 16.085ns (86.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.089 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        16.085    17.667    debuggerTop/video_output/D[0]
    SLICE_X12Y140        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[48][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.506    38.089    debuggerTop/video_output/o_clk_25mhz
    SLICE_X12Y140        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[48][4]/C
                         clock pessimism              0.560    38.649    
                         clock uncertainty           -0.132    38.517    
    SLICE_X12Y140        FDCE (Setup_fdce_C_D)       -0.016    38.501    debuggerTop/video_output/r_linebuffer1_reg[48][4]
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                         -17.667    
  -------------------------------------------------------------------
                         slack                                 20.834    

Slack (MET) :             20.923ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[60][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.426ns  (logic 2.454ns (13.318%)  route 15.972ns (86.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        15.972    17.553    debuggerTop/video_output/D[0]
    SLICE_X10Y143        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[60][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X10Y143        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[60][4]/C
                         clock pessimism              0.560    38.654    
                         clock uncertainty           -0.132    38.522    
    SLICE_X10Y143        FDCE (Setup_fdce_C_D)       -0.045    38.477    debuggerTop/video_output/r_linebuffer1_reg[60][4]
  -------------------------------------------------------------------
                         required time                         38.477    
                         arrival time                         -17.553    
  -------------------------------------------------------------------
                         slack                                 20.923    

Slack (MET) :             20.926ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[58][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.434ns  (logic 2.454ns (13.312%)  route 15.980ns (86.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        15.980    17.562    debuggerTop/video_output/D[0]
    SLICE_X8Y144         FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[58][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.508    38.091    debuggerTop/video_output/o_clk_25mhz
    SLICE_X8Y144         FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[58][4]/C
                         clock pessimism              0.560    38.651    
                         clock uncertainty           -0.132    38.519    
    SLICE_X8Y144         FDCE (Setup_fdce_C_D)       -0.031    38.488    debuggerTop/video_output/r_linebuffer1_reg[58][4]
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                         -17.562    
  -------------------------------------------------------------------
                         slack                                 20.926    

Slack (MET) :             20.951ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[59][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.376ns  (logic 2.454ns (13.354%)  route 15.922ns (86.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        15.922    17.504    debuggerTop/video_output/D[0]
    SLICE_X11Y145        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[59][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y145        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[59][4]/C
                         clock pessimism              0.560    38.654    
                         clock uncertainty           -0.132    38.522    
    SLICE_X11Y145        FDCE (Setup_fdce_C_D)       -0.067    38.455    debuggerTop/video_output/r_linebuffer1_reg[59][4]
  -------------------------------------------------------------------
                         required time                         38.455    
                         arrival time                         -17.504    
  -------------------------------------------------------------------
                         slack                                 20.951    

Slack (MET) :             21.000ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[235][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.414ns  (logic 2.454ns (13.327%)  route 15.960ns (86.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.246 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        15.960    17.542    debuggerTop/video_output/D[8]
    SLICE_X36Y176        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[235][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.663    38.246    debuggerTop/video_output/o_clk_25mhz
    SLICE_X36Y176        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[235][20]/C
                         clock pessimism              0.488    38.735    
                         clock uncertainty           -0.132    38.603    
    SLICE_X36Y176        FDCE (Setup_fdce_C_D)       -0.061    38.542    debuggerTop/video_output/r_linebuffer0_reg[235][20]
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                         -17.542    
  -------------------------------------------------------------------
                         slack                                 21.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.369%)  route 0.151ns (51.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.151    -0.311    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X28Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.831    -0.842    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X28Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.253    -0.589    
    SLICE_X28Y114        FDRE (Hold_fdre_C_D)         0.070    -0.519    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.409%)  route 0.175ns (51.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X14Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.260    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X14Y117        SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.832    -0.841    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X14Y117        SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X14Y117        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.470    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.933%)  route 0.319ns (66.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=4, routed)           0.319    -0.116    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.877    -0.796    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.521    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.338    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.773%)  route 0.322ns (66.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.322    -0.114    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[3]
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.877    -0.796    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.521    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.338    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X29Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.355    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X29Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.830    -0.843    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X29Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.241    -0.602    
    SLICE_X29Y115        FDRE (Hold_fdre_C_D)         0.017    -0.585    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.100    -0.371    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X13Y114        LUT3 (Prop_lut3_I2_O)        0.098    -0.273 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.835    -0.838    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X13Y114        FDRE (Hold_fdre_C_D)         0.092    -0.507    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.100    -0.371    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X13Y114        LUT2 (Prop_lut2_I0_O)        0.098    -0.273 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[1]
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.835    -0.838    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X13Y114        FDRE (Hold_fdre_C_D)         0.092    -0.507    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.141    -0.320    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X29Y114        LUT6 (Prop_lut6_I5_O)        0.045    -0.275 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X29Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.831    -0.842    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.240    -0.602    
    SLICE_X29Y114        FDRE (Hold_fdre_C_D)         0.092    -0.510    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.364%)  route 0.149ns (41.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.649    -0.515    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y152        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y152        FDCE (Prop_fdce_C_Q)         0.164    -0.351 r  debuggerTop/vga_generator/r_x_reg[9]/Q
                         net (fo=6, routed)           0.149    -0.202    debuggerTop/vga_generator/w_vga_x[9]
    SLICE_X30Y152        LUT6 (Prop_lut6_I5_O)        0.045    -0.157 r  debuggerTop/vga_generator/r_x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    debuggerTop/vga_generator/r_x[9]
    SLICE_X30Y152        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.923    -0.750    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y152        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.235    -0.515    
    SLICE_X30Y152        FDCE (Hold_fdce_C_D)         0.121    -0.394    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.561    -0.603    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.170    -0.292    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X31Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.830    -0.843    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X31Y115        FDRE (Hold_fdre_C_D)         0.066    -0.537    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X0Y44     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X30Y115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X31Y115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X31Y115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X29Y115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X29Y115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X29Y115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X50Y173    debuggerTop/video_output/r_linebuffer0_reg[136][7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X14Y117    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X14Y117    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y122    debuggerTop/video_output/r_linebuffer0_reg[13][15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X50Y122    debuggerTop/video_output/r_linebuffer0_reg[13][20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y121    debuggerTop/video_output/r_linebuffer0_reg[8][15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X51Y121    debuggerTop/video_output/r_linebuffer0_reg[8][20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X53Y120    debuggerTop/video_output/r_linebuffer0_reg[8][23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X62Y124    debuggerTop/video_output/r_linebuffer0_reg[14][22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X42Y125    debuggerTop/video_output/r_linebuffer0_reg[98][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X42Y124    debuggerTop/video_output/r_linebuffer0_reg[98][21]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X14Y117    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X14Y117    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X30Y115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X31Y115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X31Y115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X29Y115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X29Y115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X29Y115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X50Y173    debuggerTop/video_output/r_linebuffer0_reg[136][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X47Y172    debuggerTop/video_output/r_linebuffer0_reg[137][12]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       40.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       28.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.493ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        51.269ns  (logic 10.106ns (19.712%)  route 41.163ns (80.288%))
  Logic Levels:           55  (LUT2=6 LUT3=2 LUT4=12 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 183.677 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.220   134.034    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y79         LUT6 (Prop_lut6_I5_O)        0.124   134.158 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.451   134.608    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X42Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.732 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.607   135.339    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.124   135.463 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           0.637   136.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X52Y87         LUT4 (Prop_lut4_I0_O)        0.124   136.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.578   136.802    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X57Y87         LUT5 (Prop_lut5_I1_O)        0.124   136.926 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.624   137.550    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X55Y84         LUT4 (Prop_lut4_I3_O)        0.118   137.668 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.641   138.309    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.326   138.635 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=1, routed)           0.774   139.409    debuggerTop/values/r_nes_read_data_reg[7]_7
    SLICE_X55Y75         LUT5 (Prop_lut5_I0_O)        0.124   139.533 r  debuggerTop/values/blockRam_i_15__0/O
                         net (fo=16, routed)          3.392   142.924    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.549   183.677    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.158    
                         clock uncertainty           -0.174   183.984    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.418    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.418    
                         arrival time                        -142.924    
  -------------------------------------------------------------------
                         slack                                 40.493    

Slack (MET) :             40.677ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        51.061ns  (logic 10.106ns (19.792%)  route 40.955ns (80.208%))
  Logic Levels:           55  (LUT2=6 LUT3=2 LUT4=12 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 183.653 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.220   134.034    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y79         LUT6 (Prop_lut6_I5_O)        0.124   134.158 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.451   134.608    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X42Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.732 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.607   135.339    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.124   135.463 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           0.637   136.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X52Y87         LUT4 (Prop_lut4_I0_O)        0.124   136.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.578   136.802    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X57Y87         LUT5 (Prop_lut5_I1_O)        0.124   136.926 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.624   137.550    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X55Y84         LUT4 (Prop_lut4_I3_O)        0.118   137.668 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.641   138.309    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.326   138.635 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=1, routed)           0.774   139.409    debuggerTop/values/r_nes_read_data_reg[7]_7
    SLICE_X55Y75         LUT5 (Prop_lut5_I0_O)        0.124   139.533 r  debuggerTop/values/blockRam_i_15__0/O
                         net (fo=16, routed)          3.184   142.716    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y25         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.525   183.653    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.134    
                         clock uncertainty           -0.174   183.960    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.394    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.394    
                         arrival time                        -142.716    
  -------------------------------------------------------------------
                         slack                                 40.677    

Slack (MET) :             40.819ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.943ns  (logic 10.034ns (19.697%)  route 40.909ns (80.303%))
  Logic Levels:           56  (LUT2=7 LUT3=2 LUT4=12 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 183.677 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          0.895   133.709    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I5_O)        0.124   133.833 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.404   134.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.361 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.312   134.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   134.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.608   135.405    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   135.529 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.332   135.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.124   135.985 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.447   136.431    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X50Y87         LUT6 (Prop_lut6_I0_O)        0.124   136.555 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.490   137.045    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.124   137.169 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           1.100   138.269    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y79         LUT6 (Prop_lut6_I4_O)        0.124   138.393 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.456   138.849    debuggerTop/values/r_nes_read_data_reg[7]_13
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.124   138.973 r  debuggerTop/values/blockRam_i_16/O
                         net (fo=16, routed)          3.625   142.598    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.549   183.677    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.158    
                         clock uncertainty           -0.174   183.984    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   183.418    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.418    
                         arrival time                        -142.598    
  -------------------------------------------------------------------
                         slack                                 40.819    

Slack (MET) :             40.832ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.931ns  (logic 10.106ns (19.843%)  route 40.825ns (80.157%))
  Logic Levels:           55  (LUT2=6 LUT3=2 LUT4=12 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 183.678 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.220   134.034    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y79         LUT6 (Prop_lut6_I5_O)        0.124   134.158 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.451   134.608    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X42Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.732 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.607   135.339    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.124   135.463 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           0.637   136.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X52Y87         LUT4 (Prop_lut4_I0_O)        0.124   136.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.578   136.802    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X57Y87         LUT5 (Prop_lut5_I1_O)        0.124   136.926 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.624   137.550    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X55Y84         LUT4 (Prop_lut4_I3_O)        0.118   137.668 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.641   138.309    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.326   138.635 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=1, routed)           0.774   139.409    debuggerTop/values/r_nes_read_data_reg[7]_7
    SLICE_X55Y75         LUT5 (Prop_lut5_I0_O)        0.124   139.533 r  debuggerTop/values/blockRam_i_15__0/O
                         net (fo=16, routed)          3.054   142.586    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.550   183.678    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.159    
                         clock uncertainty           -0.174   183.985    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.419    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.419    
                         arrival time                        -142.586    
  -------------------------------------------------------------------
                         slack                                 40.832    

Slack (MET) :             40.917ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.943ns  (logic 10.034ns (19.697%)  route 40.909ns (80.303%))
  Logic Levels:           56  (LUT2=7 LUT3=2 LUT4=12 LUT5=13 LUT6=22)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 183.696 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          0.895   133.709    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I5_O)        0.124   133.833 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.404   134.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.361 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.312   134.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   134.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.608   135.405    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   135.529 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.332   135.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.124   135.985 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.447   136.431    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X50Y87         LUT6 (Prop_lut6_I0_O)        0.124   136.555 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.490   137.045    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.124   137.169 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           1.100   138.269    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y79         LUT6 (Prop_lut6_I4_O)        0.124   138.393 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.456   138.849    debuggerTop/values/r_nes_read_data_reg[7]_13
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.124   138.973 r  debuggerTop/values/blockRam_i_16/O
                         net (fo=16, routed)          3.625   142.598    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.568   183.696    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559   184.255    
                         clock uncertainty           -0.174   184.081    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   183.515    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.515    
                         arrival time                        -142.598    
  -------------------------------------------------------------------
                         slack                                 40.917    

Slack (MET) :             41.011ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.751ns  (logic 10.034ns (19.771%)  route 40.717ns (80.229%))
  Logic Levels:           56  (LUT2=6 LUT3=3 LUT4=11 LUT5=14 LUT6=22)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 183.677 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          0.895   133.709    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I5_O)        0.124   133.833 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.404   134.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.361 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.312   134.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   134.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.608   135.405    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   135.529 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.891   136.420    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124   136.544 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.589   137.133    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X50Y85         LUT5 (Prop_lut5_I1_O)        0.124   137.257 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.481   137.739    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.124   137.863 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.526   138.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X55Y79         LUT6 (Prop_lut6_I4_O)        0.124   138.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.475   138.987    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X54Y78         LUT5 (Prop_lut5_I0_O)        0.124   139.111 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.296   142.406    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.549   183.677    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.158    
                         clock uncertainty           -0.174   183.984    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.418    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.418    
                         arrival time                        -142.406    
  -------------------------------------------------------------------
                         slack                                 41.011    

Slack (MET) :             41.012ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.723ns  (logic 10.106ns (19.924%)  route 40.617ns (80.076%))
  Logic Levels:           55  (LUT2=6 LUT3=2 LUT4=12 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 183.650 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.220   134.034    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y79         LUT6 (Prop_lut6_I5_O)        0.124   134.158 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.451   134.608    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X42Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.732 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.607   135.339    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.124   135.463 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           0.637   136.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X52Y87         LUT4 (Prop_lut4_I0_O)        0.124   136.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.578   136.802    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X57Y87         LUT5 (Prop_lut5_I1_O)        0.124   136.926 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.624   137.550    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X55Y84         LUT4 (Prop_lut4_I3_O)        0.118   137.668 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.641   138.309    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.326   138.635 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=1, routed)           0.774   139.409    debuggerTop/values/r_nes_read_data_reg[7]_7
    SLICE_X55Y75         LUT5 (Prop_lut5_I0_O)        0.124   139.533 r  debuggerTop/values/blockRam_i_15__0/O
                         net (fo=16, routed)          2.846   142.378    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y24         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.522   183.650    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.131    
                         clock uncertainty           -0.174   183.957    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.391    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.391    
                         arrival time                        -142.378    
  -------------------------------------------------------------------
                         slack                                 41.012    

Slack (MET) :             41.089ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.842ns  (logic 10.034ns (19.736%)  route 40.808ns (80.264%))
  Logic Levels:           56  (LUT2=6 LUT3=3 LUT4=11 LUT5=13 LUT6=23)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 183.839 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          0.895   133.709    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I5_O)        0.124   133.833 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.404   134.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.361 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.312   134.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   134.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.608   135.405    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   135.529 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.891   136.420    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124   136.544 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.589   137.133    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X50Y85         LUT5 (Prop_lut5_I1_O)        0.124   137.257 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.481   137.739    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.124   137.863 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.865   138.728    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.124   138.852 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.449   139.301    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X61Y77         LUT6 (Prop_lut6_I1_O)        0.124   139.425 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.072   142.497    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y6          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.711   183.839    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.327    
                         clock uncertainty           -0.174   184.153    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.587    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.587    
                         arrival time                        -142.498    
  -------------------------------------------------------------------
                         slack                                 41.089    

Slack (MET) :             41.158ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.605ns  (logic 10.034ns (19.828%)  route 40.571ns (80.172%))
  Logic Levels:           56  (LUT2=7 LUT3=2 LUT4=12 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 183.678 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          0.895   133.709    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I5_O)        0.124   133.833 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.404   134.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.361 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.312   134.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   134.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.608   135.405    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   135.529 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.332   135.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.124   135.985 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.447   136.431    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X50Y87         LUT6 (Prop_lut6_I0_O)        0.124   136.555 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.490   137.045    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.124   137.169 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           1.100   138.269    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y79         LUT6 (Prop_lut6_I4_O)        0.124   138.393 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.456   138.849    debuggerTop/values/r_nes_read_data_reg[7]_13
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.124   138.973 r  debuggerTop/values/blockRam_i_16/O
                         net (fo=16, routed)          3.287   142.260    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.550   183.678    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.159    
                         clock uncertainty           -0.174   183.985    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   183.419    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.419    
                         arrival time                        -142.260    
  -------------------------------------------------------------------
                         slack                                 41.158    

Slack (MET) :             41.208ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.555ns  (logic 10.034ns (19.848%)  route 40.521ns (80.152%))
  Logic Levels:           56  (LUT2=6 LUT3=3 LUT4=11 LUT5=14 LUT6=22)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 183.678 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          0.895   133.709    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I5_O)        0.124   133.833 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.404   134.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.361 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.312   134.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   134.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.608   135.405    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   135.529 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.891   136.420    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124   136.544 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.589   137.133    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X50Y85         LUT5 (Prop_lut5_I1_O)        0.124   137.257 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.481   137.739    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.124   137.863 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.526   138.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X55Y79         LUT6 (Prop_lut6_I4_O)        0.124   138.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.475   138.987    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X54Y78         LUT5 (Prop_lut5_I0_O)        0.124   139.111 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.100   142.210    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.550   183.678    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.159    
                         clock uncertainty           -0.174   183.985    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.419    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.419    
                         arrival time                        -142.210    
  -------------------------------------------------------------------
                         slack                                 41.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.716ns  (logic 0.179ns (10.434%)  route 1.537ns (89.567%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 91.729 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.697    92.108    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X55Y84         LUT4 (Prop_lut4_I0_O)        0.046    92.154 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.340    92.494    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.107    92.601 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[3]_i_1/O
                         net (fo=1, routed)           0.000    92.601    debuggerTop/profiler/r_sample_data_write_reg[31]_0[3]
    SLICE_X59Y81         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.828    91.729    debuggerTop/profiler/o_clk_5mhz
    SLICE_X59Y81         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.286    
                         clock uncertainty            0.174    92.460    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.099    92.559    debuggerTop/profiler/r_sample_data_write_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.559    
                         arrival time                          92.601    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.725ns  (logic 0.161ns (9.333%)  route 1.564ns (90.667%))
  Logic Levels:           4  (BUFG=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 91.728 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.697    92.108    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X55Y84         LUT5 (Prop_lut5_I0_O)        0.045    92.153 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_6/O
                         net (fo=2, routed)           0.151    92.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_6_n_2
    SLICE_X57Y83         LUT6 (Prop_lut6_I2_O)        0.045    92.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_3/O
                         net (fo=1, routed)           0.217    92.565    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_3_n_2
    SLICE_X57Y82         LUT6 (Prop_lut6_I3_O)        0.045    92.610 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_1/O
                         net (fo=1, routed)           0.000    92.610    debuggerTop/nes/cpu2A03/cpu6502_n_265
    SLICE_X57Y82         FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.827    91.728    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X57Y82         FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.285    
                         clock uncertainty            0.174    92.459    
    SLICE_X57Y82         FDCE (Hold_fdce_C_D)         0.098    92.557    debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.557    
                         arrival time                          92.610    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.769ns  (logic 0.116ns (6.556%)  route 1.653ns (93.444%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 91.728 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.796    92.206    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X50Y84         LUT4 (Prop_lut4_I0_O)        0.045    92.251 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.359    92.610    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.045    92.655 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[2]_i_1/O
                         net (fo=1, routed)           0.000    92.655    debuggerTop/profiler/r_sample_data_write_reg[31]_0[2]
    SLICE_X59Y80         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.827    91.728    debuggerTop/profiler/o_clk_5mhz
    SLICE_X59Y80         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.285    
                         clock uncertainty            0.174    92.459    
    SLICE_X59Y80         FDRE (Hold_fdre_C_D)         0.098    92.557    debuggerTop/profiler/r_sample_data_write_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.557    
                         arrival time                          92.655    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.783ns  (logic 0.116ns (6.506%)  route 1.667ns (93.494%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 91.737 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.789    92.199    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X42Y90         LUT6 (Prop_lut6_I2_O)        0.045    92.244 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_n_i_2/O
                         net (fo=2, routed)           0.379    92.623    debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_reg_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I3_O)        0.045    92.668 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_1/O
                         net (fo=1, routed)           0.000    92.668    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_1
    SLICE_X47Y90         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.836    91.737    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X47Y90         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.294    
                         clock uncertainty            0.174    92.468    
    SLICE_X47Y90         FDCE (Hold_fdce_C_D)         0.099    92.567    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg
  -------------------------------------------------------------------
                         required time                        -92.567    
                         arrival time                          92.668    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.116ns (6.958%)  route 1.551ns (93.042%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.756    -0.407    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.045    -0.362 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_8__0/O
                         net (fo=1, routed)           0.089    -0.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_8__0_n_2
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.045    -0.228 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_1/O
                         net (fo=18, routed)          0.207    -0.022    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address0
    SLICE_X50Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X50Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.174    -0.114    
    SLICE_X50Y84         FDCE (Hold_fdce_C_CE)       -0.016    -0.130    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.116ns (6.958%)  route 1.551ns (93.042%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.756    -0.407    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.045    -0.362 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_8__0/O
                         net (fo=1, routed)           0.089    -0.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_8__0_n_2
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.045    -0.228 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_1/O
                         net (fo=18, routed)          0.207    -0.022    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address0
    SLICE_X50Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X50Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.174    -0.114    
    SLICE_X50Y84         FDCE (Hold_fdce_C_CE)       -0.016    -0.130    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.116ns (6.958%)  route 1.551ns (93.042%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.756    -0.407    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.045    -0.362 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_8__0/O
                         net (fo=1, routed)           0.089    -0.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_8__0_n_2
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.045    -0.228 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_1/O
                         net (fo=18, routed)          0.207    -0.022    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address0
    SLICE_X50Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X50Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.174    -0.114    
    SLICE_X50Y84         FDCE (Hold_fdce_C_CE)       -0.016    -0.130    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.161ns (9.073%)  route 1.613ns (90.927%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.760    -0.404    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X51Y84         LUT4 (Prop_lut4_I0_O)        0.045    -0.359 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.208    -0.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[4]
    SLICE_X53Y84         LUT5 (Prop_lut5_I2_O)        0.045    -0.106 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2/O
                         net (fo=3, routed)           0.147     0.041    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2_n_2
    SLICE_X53Y84         LUT3 (Prop_lut3_I2_O)        0.045     0.086 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_1/O
                         net (fo=1, routed)           0.000     0.086    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[3]
    SLICE_X53Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.828    -0.845    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X53Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.174    -0.115    
    SLICE_X53Y84         FDCE (Hold_fdce_C_D)         0.091    -0.024    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.786ns  (logic 0.116ns (6.496%)  route 1.670ns (93.505%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 91.728 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.752    92.162    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X56Y84         LUT4 (Prop_lut4_I0_O)        0.045    92.207 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[4]_i_2/O
                         net (fo=5, routed)           0.419    92.626    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[4]
    SLICE_X59Y80         LUT4 (Prop_lut4_I0_O)        0.045    92.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[4]_i_1/O
                         net (fo=1, routed)           0.000    92.671    debuggerTop/profiler/r_sample_data_write_reg[31]_0[4]
    SLICE_X59Y80         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.827    91.728    debuggerTop/profiler/o_clk_5mhz
    SLICE_X59Y80         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.285    
                         clock uncertainty            0.174    92.459    
    SLICE_X59Y80         FDRE (Hold_fdre_C_D)         0.099    92.558    debuggerTop/profiler/r_sample_data_write_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.558    
                         arrival time                          92.671    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.116ns (6.530%)  route 1.661ns (93.471%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.760    -0.404    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X51Y84         LUT4 (Prop_lut4_I0_O)        0.045    -0.359 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.258    -0.102    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X56Y85         LUT5 (Prop_lut5_I1_O)        0.045    -0.057 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=5, routed)           0.144     0.088    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]_0
    SLICE_X56Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X56Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.174    -0.114    
    SLICE_X56Y84         FDCE (Hold_fdce_C_D)         0.059    -0.055    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 92.574 }
Period(ns):         185.149
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y4      debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y11     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X3Y20     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y23     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y20     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y17     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y14     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y9      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X3Y10     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y5      debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       185.149     28.211     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X46Y80     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_57_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X46Y80     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_57_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X52Y102    debuggerTop/nes/ppu/r_oam_reg[97][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X52Y102    debuggerTop/nes/ppu/r_oam_reg[97][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X51Y103    debuggerTop/nes/ppu/r_oam_reg[98][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X45Y104    debuggerTop/nes/ppu/r_oam_reg[98][1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y113    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X51Y103    debuggerTop/nes/ppu/r_oam_reg[98][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X50Y106    debuggerTop/nes/ppu/r_oam_reg[98][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X48Y102    debuggerTop/nes/ppu/r_oam_reg[99][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X48Y102    debuggerTop/nes/ppu/r_oam_reg[99][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X49Y102    debuggerTop/nes/ppu/r_oam_reg[99][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X48Y102    debuggerTop/nes/ppu/r_oam_reg[99][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      183.817ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.817ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.114ns  (logic 0.419ns (37.607%)  route 0.695ns (62.393%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.695     1.114    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X14Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)       -0.218   184.931    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.931    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                183.817    

Slack (MET) :             183.911ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.191ns  (logic 0.456ns (38.277%)  route 0.735ns (61.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.735     1.191    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X14Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.191    
  -------------------------------------------------------------------
                         slack                                183.911    

Slack (MET) :             183.928ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.652%)  route 0.587ns (58.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.587     1.006    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X14Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)       -0.215   184.934    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.934    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                183.928    

Slack (MET) :             183.973ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.081ns  (logic 0.456ns (42.174%)  route 0.625ns (57.826%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.625     1.081    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X13Y114        FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                183.973    

Slack (MET) :             184.014ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.331%)  route 0.448ns (51.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.448     0.867    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X13Y114        FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                184.014    

Slack (MET) :             184.057ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.045ns  (logic 0.456ns (43.629%)  route 0.589ns (56.371%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.589     1.045    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X14Y113        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y113        FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                184.057    

Slack (MET) :             184.062ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.754%)  route 0.586ns (56.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.586     1.042    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X14Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)       -0.045   185.104    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.104    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                184.062    

Slack (MET) :             184.073ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.033ns  (logic 0.456ns (44.146%)  route 0.577ns (55.854%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X13Y112        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.577     1.033    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X14Y113        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y113        FDRE (Setup_fdre_C_D)       -0.043   185.106    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        185.106    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                184.073    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.641ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[53][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.680ns  (logic 2.454ns (13.137%)  route 16.226ns (86.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.089 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        16.226    17.808    debuggerTop/video_output/D[0]
    SLICE_X13Y139        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[53][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.506    38.089    debuggerTop/video_output/o_clk_25mhz
    SLICE_X13Y139        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[53][4]/C
                         clock pessimism              0.560    38.649    
                         clock uncertainty           -0.138    38.511    
    SLICE_X13Y139        FDCE (Setup_fdce_C_D)       -0.062    38.449    debuggerTop/video_output/r_linebuffer1_reg[53][4]
  -------------------------------------------------------------------
                         required time                         38.449    
                         arrival time                         -17.808    
  -------------------------------------------------------------------
                         slack                                 20.641    

Slack (MET) :             20.695ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[62][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.624ns  (logic 2.454ns (13.177%)  route 16.170ns (86.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        16.170    17.751    debuggerTop/video_output/D[0]
    SLICE_X9Y144         FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[62][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.508    38.091    debuggerTop/video_output/o_clk_25mhz
    SLICE_X9Y144         FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[62][4]/C
                         clock pessimism              0.560    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X9Y144         FDCE (Setup_fdce_C_D)       -0.067    38.446    debuggerTop/video_output/r_linebuffer1_reg[62][4]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                         -17.751    
  -------------------------------------------------------------------
                         slack                                 20.695    

Slack (MET) :             20.707ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[54][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.615ns  (logic 2.454ns (13.183%)  route 16.161ns (86.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        16.161    17.742    debuggerTop/video_output/D[0]
    SLICE_X11Y143        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[54][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y143        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[54][4]/C
                         clock pessimism              0.560    38.654    
                         clock uncertainty           -0.138    38.516    
    SLICE_X11Y143        FDCE (Setup_fdce_C_D)       -0.067    38.449    debuggerTop/video_output/r_linebuffer1_reg[54][4]
  -------------------------------------------------------------------
                         required time                         38.449    
                         arrival time                         -17.742    
  -------------------------------------------------------------------
                         slack                                 20.707    

Slack (MET) :             20.722ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[56][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.609ns  (logic 2.454ns (13.187%)  route 16.155ns (86.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        16.155    17.737    debuggerTop/video_output/D[0]
    SLICE_X11Y144        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[56][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y144        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[56][4]/C
                         clock pessimism              0.560    38.654    
                         clock uncertainty           -0.138    38.516    
    SLICE_X11Y144        FDCE (Setup_fdce_C_D)       -0.058    38.458    debuggerTop/video_output/r_linebuffer1_reg[56][4]
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                         -17.737    
  -------------------------------------------------------------------
                         slack                                 20.722    

Slack (MET) :             20.792ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[50][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.566ns  (logic 2.454ns (13.218%)  route 16.112ns (86.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        16.112    17.693    debuggerTop/video_output/D[0]
    SLICE_X10Y145        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[50][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X10Y145        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[50][4]/C
                         clock pessimism              0.560    38.654    
                         clock uncertainty           -0.138    38.516    
    SLICE_X10Y145        FDCE (Setup_fdce_C_D)       -0.031    38.485    debuggerTop/video_output/r_linebuffer1_reg[50][4]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                         -17.693    
  -------------------------------------------------------------------
                         slack                                 20.792    

Slack (MET) :             20.828ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[48][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.539ns  (logic 2.454ns (13.237%)  route 16.085ns (86.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.089 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        16.085    17.667    debuggerTop/video_output/D[0]
    SLICE_X12Y140        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[48][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.506    38.089    debuggerTop/video_output/o_clk_25mhz
    SLICE_X12Y140        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[48][4]/C
                         clock pessimism              0.560    38.649    
                         clock uncertainty           -0.138    38.511    
    SLICE_X12Y140        FDCE (Setup_fdce_C_D)       -0.016    38.495    debuggerTop/video_output/r_linebuffer1_reg[48][4]
  -------------------------------------------------------------------
                         required time                         38.495    
                         arrival time                         -17.667    
  -------------------------------------------------------------------
                         slack                                 20.828    

Slack (MET) :             20.918ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[60][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.426ns  (logic 2.454ns (13.318%)  route 15.972ns (86.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        15.972    17.553    debuggerTop/video_output/D[0]
    SLICE_X10Y143        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[60][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X10Y143        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[60][4]/C
                         clock pessimism              0.560    38.654    
                         clock uncertainty           -0.138    38.516    
    SLICE_X10Y143        FDCE (Setup_fdce_C_D)       -0.045    38.471    debuggerTop/video_output/r_linebuffer1_reg[60][4]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                         -17.553    
  -------------------------------------------------------------------
                         slack                                 20.918    

Slack (MET) :             20.920ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[58][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.434ns  (logic 2.454ns (13.312%)  route 15.980ns (86.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        15.980    17.562    debuggerTop/video_output/D[0]
    SLICE_X8Y144         FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[58][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.508    38.091    debuggerTop/video_output/o_clk_25mhz
    SLICE_X8Y144         FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[58][4]/C
                         clock pessimism              0.560    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X8Y144         FDCE (Setup_fdce_C_D)       -0.031    38.482    debuggerTop/video_output/r_linebuffer1_reg[58][4]
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                         -17.562    
  -------------------------------------------------------------------
                         slack                                 20.920    

Slack (MET) :             20.945ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[59][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.376ns  (logic 2.454ns (13.354%)  route 15.922ns (86.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        15.922    17.504    debuggerTop/video_output/D[0]
    SLICE_X11Y145        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[59][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y145        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[59][4]/C
                         clock pessimism              0.560    38.654    
                         clock uncertainty           -0.138    38.516    
    SLICE_X11Y145        FDCE (Setup_fdce_C_D)       -0.067    38.449    debuggerTop/video_output/r_linebuffer1_reg[59][4]
  -------------------------------------------------------------------
                         required time                         38.449    
                         arrival time                         -17.504    
  -------------------------------------------------------------------
                         slack                                 20.945    

Slack (MET) :             20.995ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[235][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.414ns  (logic 2.454ns (13.327%)  route 15.960ns (86.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.246 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        15.960    17.542    debuggerTop/video_output/D[8]
    SLICE_X36Y176        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[235][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.663    38.246    debuggerTop/video_output/o_clk_25mhz
    SLICE_X36Y176        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[235][20]/C
                         clock pessimism              0.488    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X36Y176        FDCE (Setup_fdce_C_D)       -0.061    38.536    debuggerTop/video_output/r_linebuffer0_reg[235][20]
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                         -17.542    
  -------------------------------------------------------------------
                         slack                                 20.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.369%)  route 0.151ns (51.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.151    -0.311    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X28Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.831    -0.842    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X28Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.253    -0.589    
                         clock uncertainty            0.138    -0.451    
    SLICE_X28Y114        FDRE (Hold_fdre_C_D)         0.070    -0.381    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.409%)  route 0.175ns (51.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X14Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.260    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X14Y117        SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.832    -0.841    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X14Y117        SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.138    -0.449    
    SLICE_X14Y117        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.332    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.933%)  route 0.319ns (66.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=4, routed)           0.319    -0.116    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.877    -0.796    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.521    
                         clock uncertainty            0.138    -0.383    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.200    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.773%)  route 0.322ns (66.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.322    -0.114    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[3]
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.877    -0.796    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.521    
                         clock uncertainty            0.138    -0.383    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.200    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X29Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.355    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X29Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.830    -0.843    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X29Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.241    -0.602    
                         clock uncertainty            0.138    -0.464    
    SLICE_X29Y115        FDRE (Hold_fdre_C_D)         0.017    -0.447    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.100    -0.371    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X13Y114        LUT3 (Prop_lut3_I2_O)        0.098    -0.273 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.835    -0.838    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.138    -0.461    
    SLICE_X13Y114        FDRE (Hold_fdre_C_D)         0.092    -0.369    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.100    -0.371    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X13Y114        LUT2 (Prop_lut2_I0_O)        0.098    -0.273 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[1]
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.835    -0.838    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.138    -0.461    
    SLICE_X13Y114        FDRE (Hold_fdre_C_D)         0.092    -0.369    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.141    -0.320    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X29Y114        LUT6 (Prop_lut6_I5_O)        0.045    -0.275 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X29Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.831    -0.842    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.240    -0.602    
                         clock uncertainty            0.138    -0.464    
    SLICE_X29Y114        FDRE (Hold_fdre_C_D)         0.092    -0.372    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.364%)  route 0.149ns (41.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.649    -0.515    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y152        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y152        FDCE (Prop_fdce_C_Q)         0.164    -0.351 r  debuggerTop/vga_generator/r_x_reg[9]/Q
                         net (fo=6, routed)           0.149    -0.202    debuggerTop/vga_generator/w_vga_x[9]
    SLICE_X30Y152        LUT6 (Prop_lut6_I5_O)        0.045    -0.157 r  debuggerTop/vga_generator/r_x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    debuggerTop/vga_generator/r_x[9]
    SLICE_X30Y152        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.923    -0.750    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y152        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.235    -0.515    
                         clock uncertainty            0.138    -0.377    
    SLICE_X30Y152        FDCE (Hold_fdce_C_D)         0.121    -0.256    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.561    -0.603    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.170    -0.292    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X31Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.830    -0.843    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.138    -0.465    
    SLICE_X31Y115        FDRE (Hold_fdre_C_D)         0.066    -0.399    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      183.817ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.817ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.114ns  (logic 0.419ns (37.607%)  route 0.695ns (62.393%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.695     1.114    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X14Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)       -0.218   184.931    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.931    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                183.817    

Slack (MET) :             183.911ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.191ns  (logic 0.456ns (38.277%)  route 0.735ns (61.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.735     1.191    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X14Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.191    
  -------------------------------------------------------------------
                         slack                                183.911    

Slack (MET) :             183.928ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.652%)  route 0.587ns (58.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.587     1.006    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X14Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)       -0.215   184.934    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.934    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                183.928    

Slack (MET) :             183.973ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.081ns  (logic 0.456ns (42.174%)  route 0.625ns (57.826%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.625     1.081    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X13Y114        FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                183.973    

Slack (MET) :             184.014ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.331%)  route 0.448ns (51.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.448     0.867    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X13Y114        FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                184.014    

Slack (MET) :             184.057ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.045ns  (logic 0.456ns (43.629%)  route 0.589ns (56.371%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.589     1.045    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X14Y113        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y113        FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                184.057    

Slack (MET) :             184.062ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.754%)  route 0.586ns (56.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.586     1.042    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X14Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)       -0.045   185.104    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.104    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                184.062    

Slack (MET) :             184.073ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.033ns  (logic 0.456ns (44.146%)  route 0.577ns (55.854%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X13Y112        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.577     1.033    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X14Y113        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y113        FDRE (Setup_fdre_C_D)       -0.043   185.106    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        185.106    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                184.073    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.661ns,  Total Violation       -1.661ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0 rise@555.445ns - o_clk_25mhz_clk_wiz_0 rise@554.456ns)
  Data Path Delay:        2.094ns  (logic 0.456ns (21.779%)  route 1.638ns (78.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 554.103 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 553.723 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807   553.723    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X37Y153        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDCE (Prop_fdce_C_Q)         0.456   554.179 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.638   555.817    debuggerTop/video_output_sync/r_data_0
    SLICE_X35Y153        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.678   554.103    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X35Y153        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.498    
                         clock uncertainty           -0.303   554.195    
    SLICE_X35Y153        FDCE (Setup_fdce_C_D)       -0.040   554.155    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        554.155    
                         arrival time                        -555.817    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (MET) :             38.194ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.145ns  (logic 0.419ns (36.606%)  route 0.726ns (63.394%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.726     1.145    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X28Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y110        FDRE (Setup_fdre_C_D)       -0.265    39.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.339    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                 38.194    

Slack (MET) :             38.230ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.110ns  (logic 0.478ns (43.045%)  route 0.632ns (56.955%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.632     1.110    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X28Y112        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y112        FDRE (Setup_fdre_C_D)       -0.264    39.340    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.340    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 38.230    

Slack (MET) :             38.245ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.264ns  (logic 0.518ns (40.978%)  route 0.746ns (59.022%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.746     1.264    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X28Y112        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y112        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.264    
  -------------------------------------------------------------------
                         slack                                 38.245    

Slack (MET) :             38.279ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.055ns  (logic 0.419ns (39.729%)  route 0.636ns (60.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.636     1.055    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X28Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y110        FDRE (Setup_fdre_C_D)       -0.270    39.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.334    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 38.279    

Slack (MET) :             38.472ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.965%)  route 0.581ns (56.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.581     1.037    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X15Y109        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X15Y109        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 38.472    

Slack (MET) :             38.489ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.022ns  (logic 0.456ns (44.612%)  route 0.566ns (55.388%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.566     1.022    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X28Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y110        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                 38.489    

Slack (MET) :             38.574ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.935ns  (logic 0.456ns (48.786%)  route 0.479ns (51.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.479     0.935    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X15Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X15Y111        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                 38.574    

Slack (MET) :             38.662ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.895ns  (logic 0.456ns (50.947%)  route 0.439ns (49.053%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.439     0.895    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X14Y109        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X14Y109        FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                 38.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.141ns (16.711%)  route 0.703ns (83.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.647    -0.517    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X37Y153        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.703     0.327    debuggerTop/video_output_sync/r_data_0
    SLICE_X35Y153        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.921    -0.752    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X35Y153        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.195    
                         clock uncertainty            0.303     0.108    
    SLICE_X35Y153        FDCE (Hold_fdce_C_D)         0.078     0.186    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.661ns,  Total Violation       -1.661ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0 rise@555.445ns - o_clk_25mhz_clk_wiz_0_1 rise@554.456ns)
  Data Path Delay:        2.094ns  (logic 0.456ns (21.779%)  route 1.638ns (78.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 554.103 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 553.723 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807   553.723    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X37Y153        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDCE (Prop_fdce_C_Q)         0.456   554.179 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.638   555.817    debuggerTop/video_output_sync/r_data_0
    SLICE_X35Y153        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.678   554.103    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X35Y153        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.498    
                         clock uncertainty           -0.303   554.195    
    SLICE_X35Y153        FDCE (Setup_fdce_C_D)       -0.040   554.155    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        554.155    
                         arrival time                        -555.817    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (MET) :             38.194ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.145ns  (logic 0.419ns (36.606%)  route 0.726ns (63.394%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.726     1.145    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X28Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y110        FDRE (Setup_fdre_C_D)       -0.265    39.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.339    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                 38.194    

Slack (MET) :             38.230ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.110ns  (logic 0.478ns (43.045%)  route 0.632ns (56.955%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.632     1.110    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X28Y112        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y112        FDRE (Setup_fdre_C_D)       -0.264    39.340    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.340    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 38.230    

Slack (MET) :             38.245ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.264ns  (logic 0.518ns (40.978%)  route 0.746ns (59.022%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.746     1.264    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X28Y112        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y112        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.264    
  -------------------------------------------------------------------
                         slack                                 38.245    

Slack (MET) :             38.279ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.055ns  (logic 0.419ns (39.729%)  route 0.636ns (60.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.636     1.055    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X28Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y110        FDRE (Setup_fdre_C_D)       -0.270    39.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.334    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 38.279    

Slack (MET) :             38.472ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.965%)  route 0.581ns (56.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.581     1.037    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X15Y109        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X15Y109        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 38.472    

Slack (MET) :             38.489ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.022ns  (logic 0.456ns (44.612%)  route 0.566ns (55.388%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.566     1.022    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X28Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y110        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                 38.489    

Slack (MET) :             38.574ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.935ns  (logic 0.456ns (48.786%)  route 0.479ns (51.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.479     0.935    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X15Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X15Y111        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                 38.574    

Slack (MET) :             38.662ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.895ns  (logic 0.456ns (50.947%)  route 0.439ns (49.053%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.439     0.895    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X14Y109        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X14Y109        FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                 38.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.141ns (16.711%)  route 0.703ns (83.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.647    -0.517    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X37Y153        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.703     0.327    debuggerTop/video_output_sync/r_data_0
    SLICE_X35Y153        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.921    -0.752    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X35Y153        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.195    
                         clock uncertainty            0.303     0.108    
    SLICE_X35Y153        FDCE (Hold_fdce_C_D)         0.078     0.186    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       40.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.484ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        51.269ns  (logic 10.106ns (19.712%)  route 41.163ns (80.288%))
  Logic Levels:           55  (LUT2=6 LUT3=2 LUT4=12 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 183.677 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.220   134.034    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y79         LUT6 (Prop_lut6_I5_O)        0.124   134.158 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.451   134.608    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X42Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.732 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.607   135.339    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.124   135.463 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           0.637   136.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X52Y87         LUT4 (Prop_lut4_I0_O)        0.124   136.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.578   136.802    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X57Y87         LUT5 (Prop_lut5_I1_O)        0.124   136.926 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.624   137.550    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X55Y84         LUT4 (Prop_lut4_I3_O)        0.118   137.668 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.641   138.309    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.326   138.635 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=1, routed)           0.774   139.409    debuggerTop/values/r_nes_read_data_reg[7]_7
    SLICE_X55Y75         LUT5 (Prop_lut5_I0_O)        0.124   139.533 r  debuggerTop/values/blockRam_i_15__0/O
                         net (fo=16, routed)          3.392   142.924    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.549   183.677    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.158    
                         clock uncertainty           -0.183   183.975    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.409    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.409    
                         arrival time                        -142.924    
  -------------------------------------------------------------------
                         slack                                 40.484    

Slack (MET) :             40.668ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        51.061ns  (logic 10.106ns (19.792%)  route 40.955ns (80.208%))
  Logic Levels:           55  (LUT2=6 LUT3=2 LUT4=12 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 183.653 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.220   134.034    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y79         LUT6 (Prop_lut6_I5_O)        0.124   134.158 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.451   134.608    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X42Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.732 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.607   135.339    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.124   135.463 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           0.637   136.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X52Y87         LUT4 (Prop_lut4_I0_O)        0.124   136.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.578   136.802    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X57Y87         LUT5 (Prop_lut5_I1_O)        0.124   136.926 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.624   137.550    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X55Y84         LUT4 (Prop_lut4_I3_O)        0.118   137.668 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.641   138.309    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.326   138.635 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=1, routed)           0.774   139.409    debuggerTop/values/r_nes_read_data_reg[7]_7
    SLICE_X55Y75         LUT5 (Prop_lut5_I0_O)        0.124   139.533 r  debuggerTop/values/blockRam_i_15__0/O
                         net (fo=16, routed)          3.184   142.716    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y25         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.525   183.653    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.134    
                         clock uncertainty           -0.183   183.951    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.385    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.385    
                         arrival time                        -142.716    
  -------------------------------------------------------------------
                         slack                                 40.668    

Slack (MET) :             40.810ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.943ns  (logic 10.034ns (19.697%)  route 40.909ns (80.303%))
  Logic Levels:           56  (LUT2=7 LUT3=2 LUT4=12 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 183.677 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          0.895   133.709    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I5_O)        0.124   133.833 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.404   134.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.361 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.312   134.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   134.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.608   135.405    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   135.529 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.332   135.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.124   135.985 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.447   136.431    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X50Y87         LUT6 (Prop_lut6_I0_O)        0.124   136.555 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.490   137.045    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.124   137.169 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           1.100   138.269    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y79         LUT6 (Prop_lut6_I4_O)        0.124   138.393 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.456   138.849    debuggerTop/values/r_nes_read_data_reg[7]_13
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.124   138.973 r  debuggerTop/values/blockRam_i_16/O
                         net (fo=16, routed)          3.625   142.598    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.549   183.677    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.158    
                         clock uncertainty           -0.183   183.975    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   183.409    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.409    
                         arrival time                        -142.598    
  -------------------------------------------------------------------
                         slack                                 40.810    

Slack (MET) :             40.823ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.931ns  (logic 10.106ns (19.843%)  route 40.825ns (80.157%))
  Logic Levels:           55  (LUT2=6 LUT3=2 LUT4=12 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 183.678 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.220   134.034    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y79         LUT6 (Prop_lut6_I5_O)        0.124   134.158 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.451   134.608    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X42Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.732 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.607   135.339    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.124   135.463 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           0.637   136.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X52Y87         LUT4 (Prop_lut4_I0_O)        0.124   136.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.578   136.802    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X57Y87         LUT5 (Prop_lut5_I1_O)        0.124   136.926 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.624   137.550    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X55Y84         LUT4 (Prop_lut4_I3_O)        0.118   137.668 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.641   138.309    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.326   138.635 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=1, routed)           0.774   139.409    debuggerTop/values/r_nes_read_data_reg[7]_7
    SLICE_X55Y75         LUT5 (Prop_lut5_I0_O)        0.124   139.533 r  debuggerTop/values/blockRam_i_15__0/O
                         net (fo=16, routed)          3.054   142.586    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.550   183.678    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.410    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -142.586    
  -------------------------------------------------------------------
                         slack                                 40.823    

Slack (MET) :             40.908ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.943ns  (logic 10.034ns (19.697%)  route 40.909ns (80.303%))
  Logic Levels:           56  (LUT2=7 LUT3=2 LUT4=12 LUT5=13 LUT6=22)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 183.696 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          0.895   133.709    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I5_O)        0.124   133.833 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.404   134.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.361 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.312   134.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   134.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.608   135.405    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   135.529 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.332   135.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.124   135.985 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.447   136.431    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X50Y87         LUT6 (Prop_lut6_I0_O)        0.124   136.555 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.490   137.045    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.124   137.169 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           1.100   138.269    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y79         LUT6 (Prop_lut6_I4_O)        0.124   138.393 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.456   138.849    debuggerTop/values/r_nes_read_data_reg[7]_13
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.124   138.973 r  debuggerTop/values/blockRam_i_16/O
                         net (fo=16, routed)          3.625   142.598    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.568   183.696    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559   184.255    
                         clock uncertainty           -0.183   184.072    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   183.506    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.506    
                         arrival time                        -142.598    
  -------------------------------------------------------------------
                         slack                                 40.908    

Slack (MET) :             41.002ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.751ns  (logic 10.034ns (19.771%)  route 40.717ns (80.229%))
  Logic Levels:           56  (LUT2=6 LUT3=3 LUT4=11 LUT5=14 LUT6=22)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 183.677 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          0.895   133.709    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I5_O)        0.124   133.833 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.404   134.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.361 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.312   134.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   134.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.608   135.405    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   135.529 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.891   136.420    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124   136.544 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.589   137.133    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X50Y85         LUT5 (Prop_lut5_I1_O)        0.124   137.257 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.481   137.739    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.124   137.863 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.526   138.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X55Y79         LUT6 (Prop_lut6_I4_O)        0.124   138.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.475   138.987    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X54Y78         LUT5 (Prop_lut5_I0_O)        0.124   139.111 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.296   142.406    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.549   183.677    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.158    
                         clock uncertainty           -0.183   183.975    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.409    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.409    
                         arrival time                        -142.406    
  -------------------------------------------------------------------
                         slack                                 41.002    

Slack (MET) :             41.003ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.723ns  (logic 10.106ns (19.924%)  route 40.617ns (80.076%))
  Logic Levels:           55  (LUT2=6 LUT3=2 LUT4=12 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 183.650 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.220   134.034    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y79         LUT6 (Prop_lut6_I5_O)        0.124   134.158 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.451   134.608    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X42Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.732 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.607   135.339    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.124   135.463 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           0.637   136.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X52Y87         LUT4 (Prop_lut4_I0_O)        0.124   136.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.578   136.802    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X57Y87         LUT5 (Prop_lut5_I1_O)        0.124   136.926 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.624   137.550    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X55Y84         LUT4 (Prop_lut4_I3_O)        0.118   137.668 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.641   138.309    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.326   138.635 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=1, routed)           0.774   139.409    debuggerTop/values/r_nes_read_data_reg[7]_7
    SLICE_X55Y75         LUT5 (Prop_lut5_I0_O)        0.124   139.533 r  debuggerTop/values/blockRam_i_15__0/O
                         net (fo=16, routed)          2.846   142.378    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y24         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.522   183.650    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.131    
                         clock uncertainty           -0.183   183.948    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.382    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.382    
                         arrival time                        -142.378    
  -------------------------------------------------------------------
                         slack                                 41.003    

Slack (MET) :             41.080ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.842ns  (logic 10.034ns (19.736%)  route 40.808ns (80.264%))
  Logic Levels:           56  (LUT2=6 LUT3=3 LUT4=11 LUT5=13 LUT6=23)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 183.839 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          0.895   133.709    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I5_O)        0.124   133.833 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.404   134.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.361 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.312   134.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   134.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.608   135.405    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   135.529 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.891   136.420    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124   136.544 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.589   137.133    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X50Y85         LUT5 (Prop_lut5_I1_O)        0.124   137.257 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.481   137.739    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.124   137.863 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.865   138.728    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.124   138.852 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.449   139.301    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X61Y77         LUT6 (Prop_lut6_I1_O)        0.124   139.425 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.072   142.497    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y6          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.711   183.839    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.327    
                         clock uncertainty           -0.183   184.144    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.578    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.578    
                         arrival time                        -142.498    
  -------------------------------------------------------------------
                         slack                                 41.080    

Slack (MET) :             41.149ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.605ns  (logic 10.034ns (19.828%)  route 40.571ns (80.172%))
  Logic Levels:           56  (LUT2=7 LUT3=2 LUT4=12 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 183.678 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          0.895   133.709    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I5_O)        0.124   133.833 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.404   134.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.361 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.312   134.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   134.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.608   135.405    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   135.529 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.332   135.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.124   135.985 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.447   136.431    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X50Y87         LUT6 (Prop_lut6_I0_O)        0.124   136.555 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.490   137.045    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.124   137.169 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           1.100   138.269    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y79         LUT6 (Prop_lut6_I4_O)        0.124   138.393 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.456   138.849    debuggerTop/values/r_nes_read_data_reg[7]_13
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.124   138.973 r  debuggerTop/values/blockRam_i_16/O
                         net (fo=16, routed)          3.287   142.260    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.550   183.678    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   183.410    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -142.260    
  -------------------------------------------------------------------
                         slack                                 41.149    

Slack (MET) :             41.199ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.555ns  (logic 10.034ns (19.848%)  route 40.521ns (80.152%))
  Logic Levels:           56  (LUT2=6 LUT3=3 LUT4=11 LUT5=14 LUT6=22)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 183.678 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          0.895   133.709    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I5_O)        0.124   133.833 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.404   134.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.361 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.312   134.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   134.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.608   135.405    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   135.529 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.891   136.420    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124   136.544 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.589   137.133    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X50Y85         LUT5 (Prop_lut5_I1_O)        0.124   137.257 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.481   137.739    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.124   137.863 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.526   138.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X55Y79         LUT6 (Prop_lut6_I4_O)        0.124   138.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.475   138.987    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X54Y78         LUT5 (Prop_lut5_I0_O)        0.124   139.111 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.100   142.210    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.550   183.678    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.410    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -142.210    
  -------------------------------------------------------------------
                         slack                                 41.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.838%)  route 0.130ns (44.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.553    -0.611    debuggerTop/debugger/o_clk_5mhz
    SLICE_X58Y75         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.447 r  debuggerTop/debugger/r_value_data_reg[9]/Q
                         net (fo=3, routed)           0.130    -0.318    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[8]
    SLICE_X59Y75         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.821    -0.852    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y75         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[9]/C
                         clock pessimism              0.254    -0.598    
                         clock uncertainty            0.183    -0.415    
    SLICE_X59Y75         FDRE (Hold_fdre_C_D)         0.072    -0.343    debuggerTop/values/r_profiler_sample_index_reg[9]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.716ns  (logic 0.179ns (10.434%)  route 1.537ns (89.567%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 91.729 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.697    92.108    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X55Y84         LUT4 (Prop_lut4_I0_O)        0.046    92.154 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.340    92.494    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.107    92.601 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[3]_i_1/O
                         net (fo=1, routed)           0.000    92.601    debuggerTop/profiler/r_sample_data_write_reg[31]_0[3]
    SLICE_X59Y81         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.828    91.729    debuggerTop/profiler/o_clk_5mhz
    SLICE_X59Y81         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.286    
                         clock uncertainty            0.183    92.469    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.099    92.568    debuggerTop/profiler/r_sample_data_write_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.568    
                         arrival time                          92.601    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_t_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_v_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.357ns  (logic 0.191ns (53.561%)  route 0.166ns (46.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 91.728 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 91.970 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.560    91.970    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X37Y77         FDCE                                         r  debuggerTop/nes/ppu/r_t_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDCE (Prop_fdce_C_Q)         0.146    92.116 r  debuggerTop/nes/ppu/r_t_reg[11]/Q
                         net (fo=3, routed)           0.166    92.282    debuggerTop/nes/ppu/ppuIncrementX/r_v_reg[11]
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.045    92.327 r  debuggerTop/nes/ppu/ppuIncrementX/r_v[11]_i_1/O
                         net (fo=1, routed)           0.000    92.327    debuggerTop/nes/ppu/p_1_in[11]
    SLICE_X41Y77         FDCE                                         r  debuggerTop/nes/ppu/r_v_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.827    91.728    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X41Y77         FDCE                                         r  debuggerTop/nes/ppu/r_v_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.275    92.003    
                         clock uncertainty            0.183    92.186    
    SLICE_X41Y77         FDCE (Hold_fdce_C_D)         0.099    92.285    debuggerTop/nes/ppu/r_v_reg[11]
  -------------------------------------------------------------------
                         required time                        -92.285    
                         arrival time                          92.327    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.148ns (53.268%)  route 0.130ns (46.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.561    -0.603    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y113        FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDSE (Prop_fdse_C_Q)         0.148    -0.455 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           0.130    -0.325    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus1[0]
    SLICE_X28Y113        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.831    -0.842    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X28Y113        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.183    -0.384    
    SLICE_X28Y113        FDRE (Hold_fdre_C_D)         0.017    -0.367    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.725ns  (logic 0.161ns (9.333%)  route 1.564ns (90.667%))
  Logic Levels:           4  (BUFG=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 91.728 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.697    92.108    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X55Y84         LUT5 (Prop_lut5_I0_O)        0.045    92.153 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_6/O
                         net (fo=2, routed)           0.151    92.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_6_n_2
    SLICE_X57Y83         LUT6 (Prop_lut6_I2_O)        0.045    92.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_3/O
                         net (fo=1, routed)           0.217    92.565    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_3_n_2
    SLICE_X57Y82         LUT6 (Prop_lut6_I3_O)        0.045    92.610 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_1/O
                         net (fo=1, routed)           0.000    92.610    debuggerTop/nes/cpu2A03/cpu6502_n_265
    SLICE_X57Y82         FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.827    91.728    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X57Y82         FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.285    
                         clock uncertainty            0.183    92.468    
    SLICE_X57Y82         FDCE (Hold_fdce_C_D)         0.098    92.566    debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.566    
                         arrival time                          92.610    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_tx_byte_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/spi/r_tx_byte_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.984%)  route 0.171ns (45.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.556    -0.608    debuggerTop/debugger/o_clk_5mhz
    SLICE_X58Y77         FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  debuggerTop/debugger/r_tx_byte_reg[7]/Q
                         net (fo=1, routed)           0.171    -0.273    debuggerTop/debugger/r_tx_byte_reg_n_2_[7]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.045    -0.228 r  debuggerTop/debugger/r_tx_byte[7]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.228    debuggerTop/spi/r_tx_byte_reg[7]_1[7]
    SLICE_X56Y77         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.822    -0.851    debuggerTop/spi/o_clk_5mhz
    SLICE_X56Y77         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[7]/C
                         clock pessimism              0.275    -0.576    
                         clock uncertainty            0.183    -0.393    
    SLICE_X56Y77         FDCE (Hold_fdce_C_D)         0.120    -0.273    debuggerTop/spi/r_tx_byte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.561    -0.603    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X31Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.356    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[1]
    SLICE_X31Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.831    -0.842    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X31Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2]/C
                         clock pessimism              0.239    -0.603    
                         clock uncertainty            0.183    -0.420    
    SLICE_X31Y114        FDRE (Hold_fdre_C_D)         0.017    -0.403    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.561    -0.603    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X32Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.356    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[1]
    SLICE_X32Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.831    -0.842    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X32Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C
                         clock pessimism              0.239    -0.603    
                         clock uncertainty            0.183    -0.420    
    SLICE_X32Y114        FDRE (Hold_fdre_C_D)         0.017    -0.403    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/backgroundShiftAttributeTableHigh/r_data_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftAttributeTableHigh/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.327ns  (logic 0.146ns (44.596%)  route 0.181ns (55.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 91.729 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 91.970 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.560    91.970    debuggerTop/nes/ppu/backgroundShiftAttributeTableHigh/o_clk_5mhz
    SLICE_X37Y72         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftAttributeTableHigh/r_data_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDCE (Prop_fdce_C_Q)         0.146    92.116 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableHigh/r_data_reg[5]/Q
                         net (fo=2, routed)           0.181    92.297    debuggerTop/nes/ppu/backgroundShiftAttributeTableHigh/r_data_reg_n_2_[5]
    SLICE_X36Y72         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftAttributeTableHigh/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.828    91.729    debuggerTop/nes/ppu/backgroundShiftAttributeTableHigh/o_clk_5mhz
    SLICE_X36Y72         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftAttributeTableHigh/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.254    91.983    
                         clock uncertainty            0.183    92.166    
    SLICE_X36Y72         FDCE (Hold_fdce_C_D)         0.083    92.249    debuggerTop/nes/ppu/backgroundShiftAttributeTableHigh/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.249    
                         arrival time                          92.297    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.349ns  (logic 0.167ns (47.869%)  route 0.182ns (52.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 91.729 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.608ns = ( 91.966 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.556    91.966    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X42Y73         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.167    92.133 r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[7]/Q
                         net (fo=2, routed)           0.182    92.315    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg_n_2_[7]
    SLICE_X41Y71         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.828    91.729    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X41Y71         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.275    92.004    
                         clock uncertainty            0.183    92.187    
    SLICE_X41Y71         FDCE (Hold_fdce_C_D)         0.079    92.266    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[8]
  -------------------------------------------------------------------
                         required time                        -92.266    
                         arrival time                          92.315    
  -------------------------------------------------------------------
                         slack                                  0.049    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       20.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.641ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[53][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.680ns  (logic 2.454ns (13.137%)  route 16.226ns (86.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.089 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        16.226    17.808    debuggerTop/video_output/D[0]
    SLICE_X13Y139        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[53][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.506    38.089    debuggerTop/video_output/o_clk_25mhz
    SLICE_X13Y139        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[53][4]/C
                         clock pessimism              0.560    38.649    
                         clock uncertainty           -0.138    38.511    
    SLICE_X13Y139        FDCE (Setup_fdce_C_D)       -0.062    38.449    debuggerTop/video_output/r_linebuffer1_reg[53][4]
  -------------------------------------------------------------------
                         required time                         38.449    
                         arrival time                         -17.808    
  -------------------------------------------------------------------
                         slack                                 20.641    

Slack (MET) :             20.695ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[62][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.624ns  (logic 2.454ns (13.177%)  route 16.170ns (86.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        16.170    17.751    debuggerTop/video_output/D[0]
    SLICE_X9Y144         FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[62][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.508    38.091    debuggerTop/video_output/o_clk_25mhz
    SLICE_X9Y144         FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[62][4]/C
                         clock pessimism              0.560    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X9Y144         FDCE (Setup_fdce_C_D)       -0.067    38.446    debuggerTop/video_output/r_linebuffer1_reg[62][4]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                         -17.751    
  -------------------------------------------------------------------
                         slack                                 20.695    

Slack (MET) :             20.707ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[54][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.615ns  (logic 2.454ns (13.183%)  route 16.161ns (86.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        16.161    17.742    debuggerTop/video_output/D[0]
    SLICE_X11Y143        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[54][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y143        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[54][4]/C
                         clock pessimism              0.560    38.654    
                         clock uncertainty           -0.138    38.516    
    SLICE_X11Y143        FDCE (Setup_fdce_C_D)       -0.067    38.449    debuggerTop/video_output/r_linebuffer1_reg[54][4]
  -------------------------------------------------------------------
                         required time                         38.449    
                         arrival time                         -17.742    
  -------------------------------------------------------------------
                         slack                                 20.707    

Slack (MET) :             20.722ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[56][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.609ns  (logic 2.454ns (13.187%)  route 16.155ns (86.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        16.155    17.737    debuggerTop/video_output/D[0]
    SLICE_X11Y144        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[56][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y144        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[56][4]/C
                         clock pessimism              0.560    38.654    
                         clock uncertainty           -0.138    38.516    
    SLICE_X11Y144        FDCE (Setup_fdce_C_D)       -0.058    38.458    debuggerTop/video_output/r_linebuffer1_reg[56][4]
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                         -17.737    
  -------------------------------------------------------------------
                         slack                                 20.722    

Slack (MET) :             20.792ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[50][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.566ns  (logic 2.454ns (13.218%)  route 16.112ns (86.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        16.112    17.693    debuggerTop/video_output/D[0]
    SLICE_X10Y145        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[50][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X10Y145        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[50][4]/C
                         clock pessimism              0.560    38.654    
                         clock uncertainty           -0.138    38.516    
    SLICE_X10Y145        FDCE (Setup_fdce_C_D)       -0.031    38.485    debuggerTop/video_output/r_linebuffer1_reg[50][4]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                         -17.693    
  -------------------------------------------------------------------
                         slack                                 20.792    

Slack (MET) :             20.828ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[48][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.539ns  (logic 2.454ns (13.237%)  route 16.085ns (86.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.089 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        16.085    17.667    debuggerTop/video_output/D[0]
    SLICE_X12Y140        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[48][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.506    38.089    debuggerTop/video_output/o_clk_25mhz
    SLICE_X12Y140        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[48][4]/C
                         clock pessimism              0.560    38.649    
                         clock uncertainty           -0.138    38.511    
    SLICE_X12Y140        FDCE (Setup_fdce_C_D)       -0.016    38.495    debuggerTop/video_output/r_linebuffer1_reg[48][4]
  -------------------------------------------------------------------
                         required time                         38.495    
                         arrival time                         -17.667    
  -------------------------------------------------------------------
                         slack                                 20.828    

Slack (MET) :             20.918ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[60][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.426ns  (logic 2.454ns (13.318%)  route 15.972ns (86.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        15.972    17.553    debuggerTop/video_output/D[0]
    SLICE_X10Y143        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[60][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X10Y143        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[60][4]/C
                         clock pessimism              0.560    38.654    
                         clock uncertainty           -0.138    38.516    
    SLICE_X10Y143        FDCE (Setup_fdce_C_D)       -0.045    38.471    debuggerTop/video_output/r_linebuffer1_reg[60][4]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                         -17.553    
  -------------------------------------------------------------------
                         slack                                 20.918    

Slack (MET) :             20.920ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[58][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.434ns  (logic 2.454ns (13.312%)  route 15.980ns (86.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        15.980    17.562    debuggerTop/video_output/D[0]
    SLICE_X8Y144         FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[58][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.508    38.091    debuggerTop/video_output/o_clk_25mhz
    SLICE_X8Y144         FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[58][4]/C
                         clock pessimism              0.560    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X8Y144         FDCE (Setup_fdce_C_D)       -0.031    38.482    debuggerTop/video_output/r_linebuffer1_reg[58][4]
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                         -17.562    
  -------------------------------------------------------------------
                         slack                                 20.920    

Slack (MET) :             20.945ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[59][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.376ns  (logic 2.454ns (13.354%)  route 15.922ns (86.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=510, routed)        15.922    17.504    debuggerTop/video_output/D[0]
    SLICE_X11Y145        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[59][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.511    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X11Y145        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[59][4]/C
                         clock pessimism              0.560    38.654    
                         clock uncertainty           -0.138    38.516    
    SLICE_X11Y145        FDCE (Setup_fdce_C_D)       -0.067    38.449    debuggerTop/video_output/r_linebuffer1_reg[59][4]
  -------------------------------------------------------------------
                         required time                         38.449    
                         arrival time                         -17.504    
  -------------------------------------------------------------------
                         slack                                 20.945    

Slack (MET) :             20.995ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[235][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.414ns  (logic 2.454ns (13.327%)  route 15.960ns (86.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.246 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.667    -0.873    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     1.581 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=510, routed)        15.960    17.542    debuggerTop/video_output/D[8]
    SLICE_X36Y176        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[235][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.663    38.246    debuggerTop/video_output/o_clk_25mhz
    SLICE_X36Y176        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[235][20]/C
                         clock pessimism              0.488    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X36Y176        FDCE (Setup_fdce_C_D)       -0.061    38.536    debuggerTop/video_output/r_linebuffer0_reg[235][20]
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                         -17.542    
  -------------------------------------------------------------------
                         slack                                 20.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.369%)  route 0.151ns (51.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.151    -0.311    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X28Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.831    -0.842    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X28Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.253    -0.589    
                         clock uncertainty            0.138    -0.451    
    SLICE_X28Y114        FDRE (Hold_fdre_C_D)         0.070    -0.381    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.409%)  route 0.175ns (51.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X14Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.260    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X14Y117        SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.832    -0.841    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X14Y117        SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.138    -0.449    
    SLICE_X14Y117        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.332    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.933%)  route 0.319ns (66.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=4, routed)           0.319    -0.116    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.877    -0.796    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.521    
                         clock uncertainty            0.138    -0.383    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.200    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.773%)  route 0.322ns (66.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.322    -0.114    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[3]
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.877    -0.796    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y44         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.521    
                         clock uncertainty            0.138    -0.383    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.200    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X29Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.355    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X29Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.830    -0.843    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X29Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.241    -0.602    
                         clock uncertainty            0.138    -0.464    
    SLICE_X29Y115        FDRE (Hold_fdre_C_D)         0.017    -0.447    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.100    -0.371    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X13Y114        LUT3 (Prop_lut3_I2_O)        0.098    -0.273 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.835    -0.838    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.138    -0.461    
    SLICE_X13Y114        FDRE (Hold_fdre_C_D)         0.092    -0.369    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.100    -0.371    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X13Y114        LUT2 (Prop_lut2_I0_O)        0.098    -0.273 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[1]
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.835    -0.838    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.138    -0.461    
    SLICE_X13Y114        FDRE (Hold_fdre_C_D)         0.092    -0.369    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.141    -0.320    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X29Y114        LUT6 (Prop_lut6_I5_O)        0.045    -0.275 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X29Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.831    -0.842    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.240    -0.602    
                         clock uncertainty            0.138    -0.464    
    SLICE_X29Y114        FDRE (Hold_fdre_C_D)         0.092    -0.372    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.364%)  route 0.149ns (41.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.649    -0.515    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y152        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y152        FDCE (Prop_fdce_C_Q)         0.164    -0.351 r  debuggerTop/vga_generator/r_x_reg[9]/Q
                         net (fo=6, routed)           0.149    -0.202    debuggerTop/vga_generator/w_vga_x[9]
    SLICE_X30Y152        LUT6 (Prop_lut6_I5_O)        0.045    -0.157 r  debuggerTop/vga_generator/r_x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    debuggerTop/vga_generator/r_x[9]
    SLICE_X30Y152        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.923    -0.750    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y152        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.235    -0.515    
                         clock uncertainty            0.138    -0.377    
    SLICE_X30Y152        FDCE (Hold_fdce_C_D)         0.121    -0.256    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.561    -0.603    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.170    -0.292    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X31Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.830    -0.843    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y115        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.138    -0.465    
    SLICE_X31Y115        FDRE (Hold_fdre_C_D)         0.066    -0.399    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      183.817ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.817ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.114ns  (logic 0.419ns (37.607%)  route 0.695ns (62.393%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.695     1.114    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X14Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)       -0.218   184.931    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.931    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                183.817    

Slack (MET) :             183.911ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.191ns  (logic 0.456ns (38.277%)  route 0.735ns (61.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.735     1.191    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X14Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.191    
  -------------------------------------------------------------------
                         slack                                183.911    

Slack (MET) :             183.928ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.652%)  route 0.587ns (58.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.587     1.006    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X14Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)       -0.215   184.934    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.934    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                183.928    

Slack (MET) :             183.973ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.081ns  (logic 0.456ns (42.174%)  route 0.625ns (57.826%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.625     1.081    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X13Y114        FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                183.973    

Slack (MET) :             184.014ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.331%)  route 0.448ns (51.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.448     0.867    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X13Y114        FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                184.014    

Slack (MET) :             184.057ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.045ns  (logic 0.456ns (43.629%)  route 0.589ns (56.371%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.589     1.045    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X14Y113        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y113        FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                184.057    

Slack (MET) :             184.062ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.754%)  route 0.586ns (56.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.586     1.042    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X14Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)       -0.045   185.104    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.104    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                184.062    

Slack (MET) :             184.073ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.033ns  (logic 0.456ns (44.146%)  route 0.577ns (55.854%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X13Y112        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.577     1.033    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X14Y113        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y113        FDRE (Setup_fdre_C_D)       -0.043   185.106    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        185.106    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                184.073    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      183.817ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.817ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.114ns  (logic 0.419ns (37.607%)  route 0.695ns (62.393%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.695     1.114    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X14Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)       -0.218   184.931    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.931    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                183.817    

Slack (MET) :             183.911ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.191ns  (logic 0.456ns (38.277%)  route 0.735ns (61.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.735     1.191    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X14Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.191    
  -------------------------------------------------------------------
                         slack                                183.911    

Slack (MET) :             183.928ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.652%)  route 0.587ns (58.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.587     1.006    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X14Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)       -0.215   184.934    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.934    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                183.928    

Slack (MET) :             183.973ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.081ns  (logic 0.456ns (42.174%)  route 0.625ns (57.826%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.625     1.081    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X13Y114        FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                183.973    

Slack (MET) :             184.014ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.331%)  route 0.448ns (51.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.448     0.867    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X13Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X13Y114        FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                184.014    

Slack (MET) :             184.057ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.045ns  (logic 0.456ns (43.629%)  route 0.589ns (56.371%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.589     1.045    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X14Y113        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y113        FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                184.057    

Slack (MET) :             184.062ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.754%)  route 0.586ns (56.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.586     1.042    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X14Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y111        FDRE (Setup_fdre_C_D)       -0.045   185.104    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.104    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                184.062    

Slack (MET) :             184.073ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.033ns  (logic 0.456ns (44.146%)  route 0.577ns (55.854%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X13Y112        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.577     1.033    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X14Y113        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X14Y113        FDRE (Setup_fdre_C_D)       -0.043   185.106    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        185.106    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                184.073    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.652ns,  Total Violation       -1.652ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.652ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0_1 rise@555.445ns - o_clk_25mhz_clk_wiz_0 rise@554.456ns)
  Data Path Delay:        2.094ns  (logic 0.456ns (21.779%)  route 1.638ns (78.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 554.103 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 553.723 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807   553.723    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X37Y153        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDCE (Prop_fdce_C_Q)         0.456   554.179 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.638   555.817    debuggerTop/video_output_sync/r_data_0
    SLICE_X35Y153        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.678   554.103    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X35Y153        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.498    
                         clock uncertainty           -0.294   554.204    
    SLICE_X35Y153        FDCE (Setup_fdce_C_D)       -0.040   554.164    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        554.164    
                         arrival time                        -555.817    
  -------------------------------------------------------------------
                         slack                                 -1.652    

Slack (MET) :             38.194ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.145ns  (logic 0.419ns (36.606%)  route 0.726ns (63.394%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.726     1.145    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X28Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y110        FDRE (Setup_fdre_C_D)       -0.265    39.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.339    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                 38.194    

Slack (MET) :             38.230ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.110ns  (logic 0.478ns (43.045%)  route 0.632ns (56.955%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.632     1.110    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X28Y112        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y112        FDRE (Setup_fdre_C_D)       -0.264    39.340    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.340    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 38.230    

Slack (MET) :             38.245ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.264ns  (logic 0.518ns (40.978%)  route 0.746ns (59.022%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.746     1.264    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X28Y112        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y112        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.264    
  -------------------------------------------------------------------
                         slack                                 38.245    

Slack (MET) :             38.279ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.055ns  (logic 0.419ns (39.729%)  route 0.636ns (60.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.636     1.055    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X28Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y110        FDRE (Setup_fdre_C_D)       -0.270    39.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.334    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 38.279    

Slack (MET) :             38.472ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.965%)  route 0.581ns (56.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.581     1.037    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X15Y109        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X15Y109        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 38.472    

Slack (MET) :             38.489ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.022ns  (logic 0.456ns (44.612%)  route 0.566ns (55.388%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.566     1.022    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X28Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y110        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                 38.489    

Slack (MET) :             38.574ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.935ns  (logic 0.456ns (48.786%)  route 0.479ns (51.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.479     0.935    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X15Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X15Y111        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                 38.574    

Slack (MET) :             38.662ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.895ns  (logic 0.456ns (50.947%)  route 0.439ns (49.053%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.439     0.895    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X14Y109        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X14Y109        FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                 38.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.141ns (16.711%)  route 0.703ns (83.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.647    -0.517    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X37Y153        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.703     0.327    debuggerTop/video_output_sync/r_data_0
    SLICE_X35Y153        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.921    -0.752    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X35Y153        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.195    
                         clock uncertainty            0.294     0.099    
    SLICE_X35Y153        FDCE (Hold_fdce_C_D)         0.078     0.177    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.177    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       40.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.484ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        51.269ns  (logic 10.106ns (19.712%)  route 41.163ns (80.288%))
  Logic Levels:           55  (LUT2=6 LUT3=2 LUT4=12 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 183.677 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.220   134.034    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y79         LUT6 (Prop_lut6_I5_O)        0.124   134.158 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.451   134.608    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X42Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.732 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.607   135.339    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.124   135.463 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           0.637   136.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X52Y87         LUT4 (Prop_lut4_I0_O)        0.124   136.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.578   136.802    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X57Y87         LUT5 (Prop_lut5_I1_O)        0.124   136.926 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.624   137.550    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X55Y84         LUT4 (Prop_lut4_I3_O)        0.118   137.668 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.641   138.309    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.326   138.635 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=1, routed)           0.774   139.409    debuggerTop/values/r_nes_read_data_reg[7]_7
    SLICE_X55Y75         LUT5 (Prop_lut5_I0_O)        0.124   139.533 r  debuggerTop/values/blockRam_i_15__0/O
                         net (fo=16, routed)          3.392   142.924    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.549   183.677    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.158    
                         clock uncertainty           -0.183   183.975    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.409    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.409    
                         arrival time                        -142.924    
  -------------------------------------------------------------------
                         slack                                 40.484    

Slack (MET) :             40.668ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        51.061ns  (logic 10.106ns (19.792%)  route 40.955ns (80.208%))
  Logic Levels:           55  (LUT2=6 LUT3=2 LUT4=12 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 183.653 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.220   134.034    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y79         LUT6 (Prop_lut6_I5_O)        0.124   134.158 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.451   134.608    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X42Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.732 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.607   135.339    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.124   135.463 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           0.637   136.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X52Y87         LUT4 (Prop_lut4_I0_O)        0.124   136.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.578   136.802    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X57Y87         LUT5 (Prop_lut5_I1_O)        0.124   136.926 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.624   137.550    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X55Y84         LUT4 (Prop_lut4_I3_O)        0.118   137.668 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.641   138.309    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.326   138.635 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=1, routed)           0.774   139.409    debuggerTop/values/r_nes_read_data_reg[7]_7
    SLICE_X55Y75         LUT5 (Prop_lut5_I0_O)        0.124   139.533 r  debuggerTop/values/blockRam_i_15__0/O
                         net (fo=16, routed)          3.184   142.716    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y25         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.525   183.653    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.134    
                         clock uncertainty           -0.183   183.951    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.385    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.385    
                         arrival time                        -142.716    
  -------------------------------------------------------------------
                         slack                                 40.668    

Slack (MET) :             40.810ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.943ns  (logic 10.034ns (19.697%)  route 40.909ns (80.303%))
  Logic Levels:           56  (LUT2=7 LUT3=2 LUT4=12 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 183.677 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          0.895   133.709    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I5_O)        0.124   133.833 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.404   134.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.361 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.312   134.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   134.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.608   135.405    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   135.529 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.332   135.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.124   135.985 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.447   136.431    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X50Y87         LUT6 (Prop_lut6_I0_O)        0.124   136.555 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.490   137.045    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.124   137.169 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           1.100   138.269    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y79         LUT6 (Prop_lut6_I4_O)        0.124   138.393 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.456   138.849    debuggerTop/values/r_nes_read_data_reg[7]_13
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.124   138.973 r  debuggerTop/values/blockRam_i_16/O
                         net (fo=16, routed)          3.625   142.598    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.549   183.677    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.158    
                         clock uncertainty           -0.183   183.975    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   183.409    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.409    
                         arrival time                        -142.598    
  -------------------------------------------------------------------
                         slack                                 40.810    

Slack (MET) :             40.823ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.931ns  (logic 10.106ns (19.843%)  route 40.825ns (80.157%))
  Logic Levels:           55  (LUT2=6 LUT3=2 LUT4=12 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 183.678 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.220   134.034    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y79         LUT6 (Prop_lut6_I5_O)        0.124   134.158 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.451   134.608    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X42Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.732 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.607   135.339    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.124   135.463 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           0.637   136.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X52Y87         LUT4 (Prop_lut4_I0_O)        0.124   136.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.578   136.802    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X57Y87         LUT5 (Prop_lut5_I1_O)        0.124   136.926 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.624   137.550    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X55Y84         LUT4 (Prop_lut4_I3_O)        0.118   137.668 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.641   138.309    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.326   138.635 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=1, routed)           0.774   139.409    debuggerTop/values/r_nes_read_data_reg[7]_7
    SLICE_X55Y75         LUT5 (Prop_lut5_I0_O)        0.124   139.533 r  debuggerTop/values/blockRam_i_15__0/O
                         net (fo=16, routed)          3.054   142.586    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.550   183.678    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.410    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -142.586    
  -------------------------------------------------------------------
                         slack                                 40.823    

Slack (MET) :             40.908ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.943ns  (logic 10.034ns (19.697%)  route 40.909ns (80.303%))
  Logic Levels:           56  (LUT2=7 LUT3=2 LUT4=12 LUT5=13 LUT6=22)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 183.696 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          0.895   133.709    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I5_O)        0.124   133.833 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.404   134.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.361 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.312   134.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   134.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.608   135.405    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   135.529 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.332   135.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.124   135.985 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.447   136.431    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X50Y87         LUT6 (Prop_lut6_I0_O)        0.124   136.555 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.490   137.045    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.124   137.169 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           1.100   138.269    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y79         LUT6 (Prop_lut6_I4_O)        0.124   138.393 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.456   138.849    debuggerTop/values/r_nes_read_data_reg[7]_13
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.124   138.973 r  debuggerTop/values/blockRam_i_16/O
                         net (fo=16, routed)          3.625   142.598    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.568   183.696    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559   184.255    
                         clock uncertainty           -0.183   184.072    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   183.506    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.506    
                         arrival time                        -142.598    
  -------------------------------------------------------------------
                         slack                                 40.908    

Slack (MET) :             41.002ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.751ns  (logic 10.034ns (19.771%)  route 40.717ns (80.229%))
  Logic Levels:           56  (LUT2=6 LUT3=3 LUT4=11 LUT5=14 LUT6=22)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 183.677 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          0.895   133.709    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I5_O)        0.124   133.833 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.404   134.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.361 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.312   134.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   134.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.608   135.405    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   135.529 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.891   136.420    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124   136.544 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.589   137.133    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X50Y85         LUT5 (Prop_lut5_I1_O)        0.124   137.257 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.481   137.739    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.124   137.863 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.526   138.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X55Y79         LUT6 (Prop_lut6_I4_O)        0.124   138.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.475   138.987    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X54Y78         LUT5 (Prop_lut5_I0_O)        0.124   139.111 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.296   142.406    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.549   183.677    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.158    
                         clock uncertainty           -0.183   183.975    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.409    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.409    
                         arrival time                        -142.406    
  -------------------------------------------------------------------
                         slack                                 41.002    

Slack (MET) :             41.003ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.723ns  (logic 10.106ns (19.924%)  route 40.617ns (80.076%))
  Logic Levels:           55  (LUT2=6 LUT3=2 LUT4=12 LUT5=14 LUT6=21)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 183.650 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.220   134.034    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X39Y79         LUT6 (Prop_lut6_I5_O)        0.124   134.158 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.451   134.608    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X42Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.732 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.607   135.339    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.124   135.463 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           0.637   136.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X52Y87         LUT4 (Prop_lut4_I0_O)        0.124   136.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.578   136.802    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X57Y87         LUT5 (Prop_lut5_I1_O)        0.124   136.926 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.624   137.550    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X55Y84         LUT4 (Prop_lut4_I3_O)        0.118   137.668 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.641   138.309    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.326   138.635 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=1, routed)           0.774   139.409    debuggerTop/values/r_nes_read_data_reg[7]_7
    SLICE_X55Y75         LUT5 (Prop_lut5_I0_O)        0.124   139.533 r  debuggerTop/values/blockRam_i_15__0/O
                         net (fo=16, routed)          2.846   142.378    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y24         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.522   183.650    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.131    
                         clock uncertainty           -0.183   183.948    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.382    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.382    
                         arrival time                        -142.378    
  -------------------------------------------------------------------
                         slack                                 41.003    

Slack (MET) :             41.080ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.842ns  (logic 10.034ns (19.736%)  route 40.808ns (80.264%))
  Logic Levels:           56  (LUT2=6 LUT3=3 LUT4=11 LUT5=13 LUT6=23)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 183.839 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          0.895   133.709    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I5_O)        0.124   133.833 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.404   134.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.361 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.312   134.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   134.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.608   135.405    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   135.529 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.891   136.420    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124   136.544 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.589   137.133    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X50Y85         LUT5 (Prop_lut5_I1_O)        0.124   137.257 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.481   137.739    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.124   137.863 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.865   138.728    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.124   138.852 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.449   139.301    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X61Y77         LUT6 (Prop_lut6_I1_O)        0.124   139.425 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.072   142.497    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y6          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.711   183.839    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.327    
                         clock uncertainty           -0.183   184.144    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.578    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.578    
                         arrival time                        -142.498    
  -------------------------------------------------------------------
                         slack                                 41.080    

Slack (MET) :             41.149ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.605ns  (logic 10.034ns (19.828%)  route 40.571ns (80.172%))
  Logic Levels:           56  (LUT2=7 LUT3=2 LUT4=12 LUT5=13 LUT6=22)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 183.678 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          0.895   133.709    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I5_O)        0.124   133.833 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.404   134.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.361 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.312   134.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   134.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.608   135.405    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   135.529 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.332   135.861    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.124   135.985 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.447   136.431    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X50Y87         LUT6 (Prop_lut6_I0_O)        0.124   136.555 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.490   137.045    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.124   137.169 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           1.100   138.269    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X58Y79         LUT6 (Prop_lut6_I4_O)        0.124   138.393 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.456   138.849    debuggerTop/values/r_nes_read_data_reg[7]_13
    SLICE_X58Y76         LUT5 (Prop_lut5_I0_O)        0.124   138.973 r  debuggerTop/values/blockRam_i_16/O
                         net (fo=16, routed)          3.287   142.260    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.550   183.678    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   183.410    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -142.260    
  -------------------------------------------------------------------
                         slack                                 41.149    

Slack (MET) :             41.199ns  (required time - arrival time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.555ns  (logic 10.034ns (19.848%)  route 40.521ns (80.152%))
  Logic Levels:           56  (LUT2=6 LUT3=3 LUT4=11 LUT5=14 LUT6=22)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 183.678 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 91.656 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.621    91.656    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X38Y73         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.484    92.140 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.988    93.127    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/Q[3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.295    93.422 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4/O
                         net (fo=1, routed)           0.602    94.024    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_4_n_2
    SLICE_X37Y72         LUT4 (Prop_lut4_I1_O)        0.124    94.148 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_video_x[8]_i_1/O
                         net (fo=34, routed)          1.191    95.339    debuggerTop/nes/clockEnable/E[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.150    95.489 r  debuggerTop/nes/clockEnable/r_nmi_n_i_4/O
                         net (fo=26, routed)          1.186    96.675    debuggerTop/nes/cpu2A03/r_nes_read_data_reg[7]
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.326    97.001 r  debuggerTop/nes/cpu2A03/r_nes_read_data[7]_i_2/O
                         net (fo=13, routed)          0.677    97.678    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[2]
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.124    97.802 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1/O
                         net (fo=10, routed)          0.656    98.458    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1][0]
    SLICE_X59Y78         LUT2 (Prop_lut2_I0_O)        0.124    98.582 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_28__1/O
                         net (fo=35, routed)          0.877    99.459    debuggerTop/memory_ram/r_ir_reg[7]
    SLICE_X55Y78         LUT3 (Prop_lut3_I1_O)        0.119    99.578 f  debuggerTop/memory_ram/r_ir[7]_i_8/O
                         net (fo=1, routed)           0.574   100.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[7]
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.332   100.483 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_2/O
                         net (fo=5, routed)           0.766   101.249    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[6]
    SLICE_X55Y86         LUT4 (Prop_lut4_I0_O)        0.118   101.367 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           1.134   102.501    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I2_O)        0.326   102.827 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.993   103.820    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I1_O)        0.152   103.972 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.670   104.643    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X59Y82         LUT2 (Prop_lut2_I1_O)        0.332   104.975 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.719   105.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X60Y83         LUT6 (Prop_lut6_I2_O)        0.124   105.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.171   105.989    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X60Y83         LUT2 (Prop_lut2_I0_O)        0.124   106.113 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           1.085   107.197    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.124   107.321 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.635   107.957    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.124   108.081 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.662   108.743    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   108.867 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   109.300    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.150   109.450 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.879   110.329    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.354   110.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.841   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.326   111.850 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.185   112.035    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124   112.159 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.902   113.061    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   113.185 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.679   113.864    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.124   113.988 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.505   114.493    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.124   114.617 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.686   115.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.153   115.456 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.657   116.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.331   116.444 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         0.811   117.255    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X45Y81         LUT5 (Prop_lut5_I1_O)        0.124   117.379 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.588   117.967    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   118.091 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.473   118.564    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   118.688 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.625   119.313    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124   119.437 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.433   119.870    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y86         LUT5 (Prop_lut5_I0_O)        0.124   119.994 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.850   120.845    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I1_O)        0.152   120.997 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          0.706   121.703    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.332   122.035 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.313   122.348    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124   122.472 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          0.797   123.270    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I3_O)        0.124   123.394 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.557   123.951    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124   124.075 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.679   124.754    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.124   124.878 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.646   125.524    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X55Y86         LUT6 (Prop_lut6_I5_O)        0.124   125.648 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.443   126.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.124   126.215 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.718   126.933    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I1_O)        0.118   127.051 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.815   127.866    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.326   128.192 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.490   128.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124   128.805 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.611   129.416    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   129.540 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.580   130.121    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.118   130.239 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.296   130.534    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.326   130.860 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.787   131.647    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X50Y84         LUT4 (Prop_lut4_I2_O)        0.150   131.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.669   132.466    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.348   132.814 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          0.895   133.709    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X46Y80         LUT6 (Prop_lut6_I5_O)        0.124   133.833 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.404   134.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X47Y80         LUT5 (Prop_lut5_I0_O)        0.124   134.361 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.312   134.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124   134.797 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.608   135.405    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X50Y83         LUT4 (Prop_lut4_I3_O)        0.124   135.529 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.891   136.420    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.124   136.544 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.589   137.133    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X50Y85         LUT5 (Prop_lut5_I1_O)        0.124   137.257 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.481   137.739    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.124   137.863 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.526   138.388    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X55Y79         LUT6 (Prop_lut6_I4_O)        0.124   138.512 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.475   138.987    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X54Y78         LUT5 (Prop_lut5_I0_O)        0.124   139.111 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          3.100   142.210    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.550   183.678    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.410    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -142.210    
  -------------------------------------------------------------------
                         slack                                 41.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.838%)  route 0.130ns (44.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.553    -0.611    debuggerTop/debugger/o_clk_5mhz
    SLICE_X58Y75         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.447 r  debuggerTop/debugger/r_value_data_reg[9]/Q
                         net (fo=3, routed)           0.130    -0.318    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[8]
    SLICE_X59Y75         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.821    -0.852    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y75         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[9]/C
                         clock pessimism              0.254    -0.598    
                         clock uncertainty            0.183    -0.415    
    SLICE_X59Y75         FDRE (Hold_fdre_C_D)         0.072    -0.343    debuggerTop/values/r_profiler_sample_index_reg[9]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.716ns  (logic 0.179ns (10.434%)  route 1.537ns (89.567%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 91.729 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.697    92.108    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X55Y84         LUT4 (Prop_lut4_I0_O)        0.046    92.154 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.340    92.494    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.107    92.601 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[3]_i_1/O
                         net (fo=1, routed)           0.000    92.601    debuggerTop/profiler/r_sample_data_write_reg[31]_0[3]
    SLICE_X59Y81         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.828    91.729    debuggerTop/profiler/o_clk_5mhz
    SLICE_X59Y81         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.286    
                         clock uncertainty            0.183    92.469    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.099    92.568    debuggerTop/profiler/r_sample_data_write_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.568    
                         arrival time                          92.601    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_t_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_v_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.357ns  (logic 0.191ns (53.561%)  route 0.166ns (46.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 91.728 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 91.970 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.560    91.970    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X37Y77         FDCE                                         r  debuggerTop/nes/ppu/r_t_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDCE (Prop_fdce_C_Q)         0.146    92.116 r  debuggerTop/nes/ppu/r_t_reg[11]/Q
                         net (fo=3, routed)           0.166    92.282    debuggerTop/nes/ppu/ppuIncrementX/r_v_reg[11]
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.045    92.327 r  debuggerTop/nes/ppu/ppuIncrementX/r_v[11]_i_1/O
                         net (fo=1, routed)           0.000    92.327    debuggerTop/nes/ppu/p_1_in[11]
    SLICE_X41Y77         FDCE                                         r  debuggerTop/nes/ppu/r_v_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.827    91.728    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X41Y77         FDCE                                         r  debuggerTop/nes/ppu/r_v_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.275    92.003    
                         clock uncertainty            0.183    92.186    
    SLICE_X41Y77         FDCE (Hold_fdce_C_D)         0.099    92.285    debuggerTop/nes/ppu/r_v_reg[11]
  -------------------------------------------------------------------
                         required time                        -92.285    
                         arrival time                          92.327    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.148ns (53.268%)  route 0.130ns (46.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.561    -0.603    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y113        FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDSE (Prop_fdse_C_Q)         0.148    -0.455 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           0.130    -0.325    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus1[0]
    SLICE_X28Y113        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.831    -0.842    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X28Y113        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.183    -0.384    
    SLICE_X28Y113        FDRE (Hold_fdre_C_D)         0.017    -0.367    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.725ns  (logic 0.161ns (9.333%)  route 1.564ns (90.667%))
  Logic Levels:           4  (BUFG=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 91.728 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.697    92.108    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X55Y84         LUT5 (Prop_lut5_I0_O)        0.045    92.153 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_6/O
                         net (fo=2, routed)           0.151    92.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_6_n_2
    SLICE_X57Y83         LUT6 (Prop_lut6_I2_O)        0.045    92.348 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_3/O
                         net (fo=1, routed)           0.217    92.565    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_3_n_2
    SLICE_X57Y82         LUT6 (Prop_lut6_I3_O)        0.045    92.610 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_1/O
                         net (fo=1, routed)           0.000    92.610    debuggerTop/nes/cpu2A03/cpu6502_n_265
    SLICE_X57Y82         FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.827    91.728    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X57Y82         FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.285    
                         clock uncertainty            0.183    92.468    
    SLICE_X57Y82         FDCE (Hold_fdce_C_D)         0.098    92.566    debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.566    
                         arrival time                          92.610    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_tx_byte_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/spi/r_tx_byte_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.984%)  route 0.171ns (45.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.556    -0.608    debuggerTop/debugger/o_clk_5mhz
    SLICE_X58Y77         FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  debuggerTop/debugger/r_tx_byte_reg[7]/Q
                         net (fo=1, routed)           0.171    -0.273    debuggerTop/debugger/r_tx_byte_reg_n_2_[7]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.045    -0.228 r  debuggerTop/debugger/r_tx_byte[7]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.228    debuggerTop/spi/r_tx_byte_reg[7]_1[7]
    SLICE_X56Y77         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.822    -0.851    debuggerTop/spi/o_clk_5mhz
    SLICE_X56Y77         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[7]/C
                         clock pessimism              0.275    -0.576    
                         clock uncertainty            0.183    -0.393    
    SLICE_X56Y77         FDCE (Hold_fdce_C_D)         0.120    -0.273    debuggerTop/spi/r_tx_byte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.561    -0.603    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X31Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.356    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[1]
    SLICE_X31Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.831    -0.842    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X31Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2]/C
                         clock pessimism              0.239    -0.603    
                         clock uncertainty            0.183    -0.420    
    SLICE_X31Y114        FDRE (Hold_fdre_C_D)         0.017    -0.403    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.561    -0.603    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X32Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.356    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[1]
    SLICE_X32Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.831    -0.842    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X32Y114        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C
                         clock pessimism              0.239    -0.603    
                         clock uncertainty            0.183    -0.420    
    SLICE_X32Y114        FDRE (Hold_fdre_C_D)         0.017    -0.403    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/backgroundShiftAttributeTableHigh/r_data_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftAttributeTableHigh/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.327ns  (logic 0.146ns (44.596%)  route 0.181ns (55.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 91.729 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 91.970 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.560    91.970    debuggerTop/nes/ppu/backgroundShiftAttributeTableHigh/o_clk_5mhz
    SLICE_X37Y72         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftAttributeTableHigh/r_data_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDCE (Prop_fdce_C_Q)         0.146    92.116 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableHigh/r_data_reg[5]/Q
                         net (fo=2, routed)           0.181    92.297    debuggerTop/nes/ppu/backgroundShiftAttributeTableHigh/r_data_reg_n_2_[5]
    SLICE_X36Y72         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftAttributeTableHigh/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.828    91.729    debuggerTop/nes/ppu/backgroundShiftAttributeTableHigh/o_clk_5mhz
    SLICE_X36Y72         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftAttributeTableHigh/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.254    91.983    
                         clock uncertainty            0.183    92.166    
    SLICE_X36Y72         FDCE (Hold_fdce_C_D)         0.083    92.249    debuggerTop/nes/ppu/backgroundShiftAttributeTableHigh/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.249    
                         arrival time                          92.297    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.349ns  (logic 0.167ns (47.869%)  route 0.182ns (52.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 91.729 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.608ns = ( 91.966 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.556    91.966    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X42Y73         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.167    92.133 r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[7]/Q
                         net (fo=2, routed)           0.182    92.315    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg_n_2_[7]
    SLICE_X41Y71         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.828    91.729    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X41Y71         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.275    92.004    
                         clock uncertainty            0.183    92.187    
    SLICE_X41Y71         FDCE (Hold_fdce_C_D)         0.079    92.266    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[8]
  -------------------------------------------------------------------
                         required time                        -92.266    
                         arrival time                          92.315    
  -------------------------------------------------------------------
                         slack                                  0.049    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.652ns,  Total Violation       -1.652ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.652ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0_1 rise@555.445ns - o_clk_25mhz_clk_wiz_0_1 rise@554.456ns)
  Data Path Delay:        2.094ns  (logic 0.456ns (21.779%)  route 1.638ns (78.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 554.103 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 553.723 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807   553.723    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X37Y153        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDCE (Prop_fdce_C_Q)         0.456   554.179 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.638   555.817    debuggerTop/video_output_sync/r_data_0
    SLICE_X35Y153        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.678   554.103    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X35Y153        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.498    
                         clock uncertainty           -0.294   554.204    
    SLICE_X35Y153        FDCE (Setup_fdce_C_D)       -0.040   554.164    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        554.164    
                         arrival time                        -555.817    
  -------------------------------------------------------------------
                         slack                                 -1.652    

Slack (MET) :             38.194ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.145ns  (logic 0.419ns (36.606%)  route 0.726ns (63.394%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.726     1.145    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X28Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y110        FDRE (Setup_fdre_C_D)       -0.265    39.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.339    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                 38.194    

Slack (MET) :             38.230ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.110ns  (logic 0.478ns (43.045%)  route 0.632ns (56.955%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.632     1.110    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X28Y112        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y112        FDRE (Setup_fdre_C_D)       -0.264    39.340    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.340    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 38.230    

Slack (MET) :             38.245ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.264ns  (logic 0.518ns (40.978%)  route 0.746ns (59.022%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.746     1.264    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X28Y112        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y112        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.264    
  -------------------------------------------------------------------
                         slack                                 38.245    

Slack (MET) :             38.279ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.055ns  (logic 0.419ns (39.729%)  route 0.636ns (60.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.636     1.055    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X28Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y110        FDRE (Setup_fdre_C_D)       -0.270    39.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.334    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 38.279    

Slack (MET) :             38.472ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.965%)  route 0.581ns (56.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.581     1.037    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X15Y109        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X15Y109        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 38.472    

Slack (MET) :             38.489ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.022ns  (logic 0.456ns (44.612%)  route 0.566ns (55.388%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.566     1.022    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X28Y110        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X28Y110        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                 38.489    

Slack (MET) :             38.574ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.935ns  (logic 0.456ns (48.786%)  route 0.479ns (51.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.479     0.935    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X15Y111        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X15Y111        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                 38.574    

Slack (MET) :             38.662ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.895ns  (logic 0.456ns (50.947%)  route 0.439ns (49.053%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.439     0.895    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X14Y109        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X14Y109        FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                 38.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.141ns (16.711%)  route 0.703ns (83.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.647    -0.517    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X37Y153        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDCE (Prop_fdce_C_Q)         0.141    -0.376 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.703     0.327    debuggerTop/video_output_sync/r_data_0
    SLICE_X35Y153        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.921    -0.752    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X35Y153        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.195    
                         clock uncertainty            0.294     0.099    
    SLICE_X35Y153        FDCE (Hold_fdce_C_D)         0.078     0.177    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.177    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.585ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.384ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.642ns (18.558%)  route 2.817ns (81.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          2.234     2.727    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X38Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.496    38.079    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X38Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__6/C
                         clock pessimism              0.488    38.568    
                         clock uncertainty           -0.138    38.430    
    SLICE_X38Y134        FDCE (Recov_fdce_C_CLR)     -0.319    38.111    debuggerTop/vga_generator/r_x_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                         38.111    
                         arrival time                          -2.727    
  -------------------------------------------------------------------
                         slack                                 35.384    

Slack (MET) :             35.403ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.642ns (19.135%)  route 2.713ns (80.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          2.130     2.622    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.497    38.080    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__7/C
                         clock pessimism              0.488    38.569    
                         clock uncertainty           -0.138    38.431    
    SLICE_X36Y134        FDCE (Recov_fdce_C_CLR)     -0.405    38.026    debuggerTop/vga_generator/r_x_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         38.026    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                 35.403    

Slack (MET) :             35.403ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.642ns (19.135%)  route 2.713ns (80.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          2.130     2.622    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.497    38.080    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__10/C
                         clock pessimism              0.488    38.569    
                         clock uncertainty           -0.138    38.431    
    SLICE_X36Y134        FDCE (Recov_fdce_C_CLR)     -0.405    38.026    debuggerTop/vga_generator/r_x_reg[2]_rep__10
  -------------------------------------------------------------------
                         required time                         38.026    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                 35.403    

Slack (MET) :             35.403ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.642ns (19.135%)  route 2.713ns (80.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          2.130     2.622    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.497    38.080    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__11/C
                         clock pessimism              0.488    38.569    
                         clock uncertainty           -0.138    38.431    
    SLICE_X36Y134        FDCE (Recov_fdce_C_CLR)     -0.405    38.026    debuggerTop/vga_generator/r_x_reg[2]_rep__11
  -------------------------------------------------------------------
                         required time                         38.026    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                 35.403    

Slack (MET) :             35.403ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.642ns (19.135%)  route 2.713ns (80.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          2.130     2.622    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.497    38.080    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep/C
                         clock pessimism              0.488    38.569    
                         clock uncertainty           -0.138    38.431    
    SLICE_X36Y134        FDCE (Recov_fdce_C_CLR)     -0.405    38.026    debuggerTop/vga_generator/r_x_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         38.026    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                 35.403    

Slack (MET) :             35.536ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.642ns (19.332%)  route 2.679ns (80.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.092 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          2.095     2.588    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X14Y147        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.509    38.092    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X14Y147        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.488    38.581    
                         clock uncertainty           -0.138    38.443    
    SLICE_X14Y147        FDCE (Recov_fdce_C_CLR)     -0.319    38.124    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         38.124    
                         arrival time                          -2.588    
  -------------------------------------------------------------------
                         slack                                 35.536    

Slack (MET) :             36.020ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.642ns (21.389%)  route 2.360ns (78.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 38.262 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          1.776     2.269    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.679    38.262    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
                         clock pessimism              0.569    38.831    
                         clock uncertainty           -0.138    38.693    
    SLICE_X36Y152        FDCE (Recov_fdce_C_CLR)     -0.405    38.288    debuggerTop/vga_generator/r_y_reg[1]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                 36.020    

Slack (MET) :             36.020ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.642ns (21.389%)  route 2.360ns (78.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 38.262 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          1.776     2.269    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.679    38.262    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.569    38.831    
                         clock uncertainty           -0.138    38.693    
    SLICE_X36Y152        FDCE (Recov_fdce_C_CLR)     -0.405    38.288    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                 36.020    

Slack (MET) :             36.020ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.642ns (21.389%)  route 2.360ns (78.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 38.262 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          1.776     2.269    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.679    38.262    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/C
                         clock pessimism              0.569    38.831    
                         clock uncertainty           -0.138    38.693    
    SLICE_X36Y152        FDCE (Recov_fdce_C_CLR)     -0.405    38.288    debuggerTop/vga_generator/r_y_reg[3]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                 36.020    

Slack (MET) :             36.020ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.642ns (21.389%)  route 2.360ns (78.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 38.262 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          1.776     2.269    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.679    38.262    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
                         clock pessimism              0.569    38.831    
                         clock uncertainty           -0.138    38.693    
    SLICE_X36Y152        FDCE (Recov_fdce_C_CLR)     -0.405    38.288    debuggerTop/vga_generator/r_y_reg[4]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                 36.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.209ns (37.474%)  route 0.349ns (62.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.126     0.039    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y152        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.923    -0.750    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y152        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.271    -0.479    
    SLICE_X30Y152        FDCE (Remov_fdce_C_CLR)     -0.067    -0.546    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.209ns (37.474%)  route 0.349ns (62.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.126     0.039    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y152        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.923    -0.750    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y152        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.271    -0.479    
    SLICE_X30Y152        FDCE (Remov_fdce_C_CLR)     -0.067    -0.546    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.398%)  route 0.365ns (63.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.143     0.055    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X35Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
                         clock pessimism              0.271    -0.480    
    SLICE_X35Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    debuggerTop/vga_generator/r_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.398%)  route 0.365ns (63.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.143     0.055    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X35Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.271    -0.480    
    SLICE_X35Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.398%)  route 0.365ns (63.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.143     0.055    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X35Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.271    -0.480    
    SLICE_X35Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.398%)  route 0.365ns (63.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.143     0.055    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X35Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/C
                         clock pessimism              0.271    -0.480    
    SLICE_X35Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    debuggerTop/vga_generator/r_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.398%)  route 0.365ns (63.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.143     0.055    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X35Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
                         clock pessimism              0.271    -0.480    
    SLICE_X35Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    debuggerTop/vga_generator/r_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__1/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.300%)  route 0.419ns (66.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.196     0.109    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X34Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.921    -0.752    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__1/C
                         clock pessimism              0.271    -0.481    
    SLICE_X34Y153        FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    debuggerTop/vga_generator/r_x_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.300%)  route 0.419ns (66.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.196     0.109    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X34Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.921    -0.752    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__2/C
                         clock pessimism              0.271    -0.481    
    SLICE_X34Y153        FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    debuggerTop/vga_generator/r_x_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.300%)  route 0.419ns (66.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.196     0.109    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X34Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.921    -0.752    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__3/C
                         clock pessimism              0.271    -0.481    
    SLICE_X34Y153        FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    debuggerTop/vga_generator/r_x_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.657    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.384ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.642ns (18.558%)  route 2.817ns (81.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          2.234     2.727    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X38Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.496    38.079    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X38Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__6/C
                         clock pessimism              0.488    38.568    
                         clock uncertainty           -0.138    38.430    
    SLICE_X38Y134        FDCE (Recov_fdce_C_CLR)     -0.319    38.111    debuggerTop/vga_generator/r_x_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                         38.111    
                         arrival time                          -2.727    
  -------------------------------------------------------------------
                         slack                                 35.384    

Slack (MET) :             35.403ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.642ns (19.135%)  route 2.713ns (80.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          2.130     2.622    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.497    38.080    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__7/C
                         clock pessimism              0.488    38.569    
                         clock uncertainty           -0.138    38.431    
    SLICE_X36Y134        FDCE (Recov_fdce_C_CLR)     -0.405    38.026    debuggerTop/vga_generator/r_x_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         38.026    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                 35.403    

Slack (MET) :             35.403ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.642ns (19.135%)  route 2.713ns (80.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          2.130     2.622    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.497    38.080    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__10/C
                         clock pessimism              0.488    38.569    
                         clock uncertainty           -0.138    38.431    
    SLICE_X36Y134        FDCE (Recov_fdce_C_CLR)     -0.405    38.026    debuggerTop/vga_generator/r_x_reg[2]_rep__10
  -------------------------------------------------------------------
                         required time                         38.026    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                 35.403    

Slack (MET) :             35.403ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.642ns (19.135%)  route 2.713ns (80.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          2.130     2.622    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.497    38.080    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__11/C
                         clock pessimism              0.488    38.569    
                         clock uncertainty           -0.138    38.431    
    SLICE_X36Y134        FDCE (Recov_fdce_C_CLR)     -0.405    38.026    debuggerTop/vga_generator/r_x_reg[2]_rep__11
  -------------------------------------------------------------------
                         required time                         38.026    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                 35.403    

Slack (MET) :             35.403ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.642ns (19.135%)  route 2.713ns (80.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          2.130     2.622    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.497    38.080    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep/C
                         clock pessimism              0.488    38.569    
                         clock uncertainty           -0.138    38.431    
    SLICE_X36Y134        FDCE (Recov_fdce_C_CLR)     -0.405    38.026    debuggerTop/vga_generator/r_x_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         38.026    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                 35.403    

Slack (MET) :             35.536ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.642ns (19.332%)  route 2.679ns (80.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.092 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          2.095     2.588    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X14Y147        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.509    38.092    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X14Y147        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.488    38.581    
                         clock uncertainty           -0.138    38.443    
    SLICE_X14Y147        FDCE (Recov_fdce_C_CLR)     -0.319    38.124    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         38.124    
                         arrival time                          -2.588    
  -------------------------------------------------------------------
                         slack                                 35.536    

Slack (MET) :             36.020ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.642ns (21.389%)  route 2.360ns (78.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 38.262 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          1.776     2.269    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.679    38.262    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
                         clock pessimism              0.569    38.831    
                         clock uncertainty           -0.138    38.693    
    SLICE_X36Y152        FDCE (Recov_fdce_C_CLR)     -0.405    38.288    debuggerTop/vga_generator/r_y_reg[1]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                 36.020    

Slack (MET) :             36.020ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.642ns (21.389%)  route 2.360ns (78.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 38.262 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          1.776     2.269    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.679    38.262    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.569    38.831    
                         clock uncertainty           -0.138    38.693    
    SLICE_X36Y152        FDCE (Recov_fdce_C_CLR)     -0.405    38.288    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                 36.020    

Slack (MET) :             36.020ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.642ns (21.389%)  route 2.360ns (78.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 38.262 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          1.776     2.269    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.679    38.262    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/C
                         clock pessimism              0.569    38.831    
                         clock uncertainty           -0.138    38.693    
    SLICE_X36Y152        FDCE (Recov_fdce_C_CLR)     -0.405    38.288    debuggerTop/vga_generator/r_y_reg[3]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                 36.020    

Slack (MET) :             36.020ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.642ns (21.389%)  route 2.360ns (78.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 38.262 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          1.776     2.269    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.679    38.262    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
                         clock pessimism              0.569    38.831    
                         clock uncertainty           -0.138    38.693    
    SLICE_X36Y152        FDCE (Recov_fdce_C_CLR)     -0.405    38.288    debuggerTop/vga_generator/r_y_reg[4]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                 36.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.209ns (37.474%)  route 0.349ns (62.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.126     0.039    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y152        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.923    -0.750    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y152        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.271    -0.479    
                         clock uncertainty            0.138    -0.341    
    SLICE_X30Y152        FDCE (Remov_fdce_C_CLR)     -0.067    -0.408    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.209ns (37.474%)  route 0.349ns (62.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.126     0.039    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y152        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.923    -0.750    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y152        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.271    -0.479    
                         clock uncertainty            0.138    -0.341    
    SLICE_X30Y152        FDCE (Remov_fdce_C_CLR)     -0.067    -0.408    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.398%)  route 0.365ns (63.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.143     0.055    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X35Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
                         clock pessimism              0.271    -0.480    
                         clock uncertainty            0.138    -0.342    
    SLICE_X35Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.434    debuggerTop/vga_generator/r_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.398%)  route 0.365ns (63.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.143     0.055    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X35Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.271    -0.480    
                         clock uncertainty            0.138    -0.342    
    SLICE_X35Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.434    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.398%)  route 0.365ns (63.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.143     0.055    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X35Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.271    -0.480    
                         clock uncertainty            0.138    -0.342    
    SLICE_X35Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.434    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.398%)  route 0.365ns (63.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.143     0.055    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X35Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/C
                         clock pessimism              0.271    -0.480    
                         clock uncertainty            0.138    -0.342    
    SLICE_X35Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.434    debuggerTop/vga_generator/r_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.398%)  route 0.365ns (63.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.143     0.055    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X35Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
                         clock pessimism              0.271    -0.480    
                         clock uncertainty            0.138    -0.342    
    SLICE_X35Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.434    debuggerTop/vga_generator/r_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__1/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.300%)  route 0.419ns (66.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.196     0.109    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X34Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.921    -0.752    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__1/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.138    -0.343    
    SLICE_X34Y153        FDCE (Remov_fdce_C_CLR)     -0.067    -0.410    debuggerTop/vga_generator/r_x_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.300%)  route 0.419ns (66.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.196     0.109    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X34Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.921    -0.752    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__2/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.138    -0.343    
    SLICE_X34Y153        FDCE (Remov_fdce_C_CLR)     -0.067    -0.410    debuggerTop/vga_generator/r_x_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.300%)  route 0.419ns (66.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.196     0.109    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X34Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.921    -0.752    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__3/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.138    -0.343    
    SLICE_X34Y153        FDCE (Remov_fdce_C_CLR)     -0.067    -0.410    debuggerTop/vga_generator/r_x_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.519    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.384ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.642ns (18.558%)  route 2.817ns (81.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          2.234     2.727    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X38Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.496    38.079    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X38Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__6/C
                         clock pessimism              0.488    38.568    
                         clock uncertainty           -0.138    38.430    
    SLICE_X38Y134        FDCE (Recov_fdce_C_CLR)     -0.319    38.111    debuggerTop/vga_generator/r_x_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                         38.111    
                         arrival time                          -2.727    
  -------------------------------------------------------------------
                         slack                                 35.384    

Slack (MET) :             35.403ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.642ns (19.135%)  route 2.713ns (80.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          2.130     2.622    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.497    38.080    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__7/C
                         clock pessimism              0.488    38.569    
                         clock uncertainty           -0.138    38.431    
    SLICE_X36Y134        FDCE (Recov_fdce_C_CLR)     -0.405    38.026    debuggerTop/vga_generator/r_x_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         38.026    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                 35.403    

Slack (MET) :             35.403ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.642ns (19.135%)  route 2.713ns (80.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          2.130     2.622    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.497    38.080    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__10/C
                         clock pessimism              0.488    38.569    
                         clock uncertainty           -0.138    38.431    
    SLICE_X36Y134        FDCE (Recov_fdce_C_CLR)     -0.405    38.026    debuggerTop/vga_generator/r_x_reg[2]_rep__10
  -------------------------------------------------------------------
                         required time                         38.026    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                 35.403    

Slack (MET) :             35.403ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.642ns (19.135%)  route 2.713ns (80.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          2.130     2.622    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.497    38.080    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__11/C
                         clock pessimism              0.488    38.569    
                         clock uncertainty           -0.138    38.431    
    SLICE_X36Y134        FDCE (Recov_fdce_C_CLR)     -0.405    38.026    debuggerTop/vga_generator/r_x_reg[2]_rep__11
  -------------------------------------------------------------------
                         required time                         38.026    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                 35.403    

Slack (MET) :             35.403ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.642ns (19.135%)  route 2.713ns (80.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          2.130     2.622    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.497    38.080    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep/C
                         clock pessimism              0.488    38.569    
                         clock uncertainty           -0.138    38.431    
    SLICE_X36Y134        FDCE (Recov_fdce_C_CLR)     -0.405    38.026    debuggerTop/vga_generator/r_x_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         38.026    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                 35.403    

Slack (MET) :             35.536ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.642ns (19.332%)  route 2.679ns (80.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.092 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          2.095     2.588    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X14Y147        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.509    38.092    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X14Y147        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.488    38.581    
                         clock uncertainty           -0.138    38.443    
    SLICE_X14Y147        FDCE (Recov_fdce_C_CLR)     -0.319    38.124    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         38.124    
                         arrival time                          -2.588    
  -------------------------------------------------------------------
                         slack                                 35.536    

Slack (MET) :             36.020ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.642ns (21.389%)  route 2.360ns (78.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 38.262 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          1.776     2.269    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.679    38.262    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
                         clock pessimism              0.569    38.831    
                         clock uncertainty           -0.138    38.693    
    SLICE_X36Y152        FDCE (Recov_fdce_C_CLR)     -0.405    38.288    debuggerTop/vga_generator/r_y_reg[1]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                 36.020    

Slack (MET) :             36.020ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.642ns (21.389%)  route 2.360ns (78.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 38.262 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          1.776     2.269    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.679    38.262    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.569    38.831    
                         clock uncertainty           -0.138    38.693    
    SLICE_X36Y152        FDCE (Recov_fdce_C_CLR)     -0.405    38.288    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                 36.020    

Slack (MET) :             36.020ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.642ns (21.389%)  route 2.360ns (78.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 38.262 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          1.776     2.269    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.679    38.262    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/C
                         clock pessimism              0.569    38.831    
                         clock uncertainty           -0.138    38.693    
    SLICE_X36Y152        FDCE (Recov_fdce_C_CLR)     -0.405    38.288    debuggerTop/vga_generator/r_y_reg[3]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                 36.020    

Slack (MET) :             36.020ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.642ns (21.389%)  route 2.360ns (78.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 38.262 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          1.776     2.269    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.679    38.262    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
                         clock pessimism              0.569    38.831    
                         clock uncertainty           -0.138    38.693    
    SLICE_X36Y152        FDCE (Recov_fdce_C_CLR)     -0.405    38.288    debuggerTop/vga_generator/r_y_reg[4]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                 36.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.209ns (37.474%)  route 0.349ns (62.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.126     0.039    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y152        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.923    -0.750    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y152        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.271    -0.479    
                         clock uncertainty            0.138    -0.341    
    SLICE_X30Y152        FDCE (Remov_fdce_C_CLR)     -0.067    -0.408    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.209ns (37.474%)  route 0.349ns (62.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.126     0.039    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y152        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.923    -0.750    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y152        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.271    -0.479    
                         clock uncertainty            0.138    -0.341    
    SLICE_X30Y152        FDCE (Remov_fdce_C_CLR)     -0.067    -0.408    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.398%)  route 0.365ns (63.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.143     0.055    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X35Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
                         clock pessimism              0.271    -0.480    
                         clock uncertainty            0.138    -0.342    
    SLICE_X35Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.434    debuggerTop/vga_generator/r_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.398%)  route 0.365ns (63.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.143     0.055    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X35Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.271    -0.480    
                         clock uncertainty            0.138    -0.342    
    SLICE_X35Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.434    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.398%)  route 0.365ns (63.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.143     0.055    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X35Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.271    -0.480    
                         clock uncertainty            0.138    -0.342    
    SLICE_X35Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.434    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.398%)  route 0.365ns (63.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.143     0.055    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X35Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/C
                         clock pessimism              0.271    -0.480    
                         clock uncertainty            0.138    -0.342    
    SLICE_X35Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.434    debuggerTop/vga_generator/r_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.398%)  route 0.365ns (63.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.143     0.055    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X35Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
                         clock pessimism              0.271    -0.480    
                         clock uncertainty            0.138    -0.342    
    SLICE_X35Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.434    debuggerTop/vga_generator/r_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__1/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.300%)  route 0.419ns (66.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.196     0.109    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X34Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.921    -0.752    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__1/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.138    -0.343    
    SLICE_X34Y153        FDCE (Remov_fdce_C_CLR)     -0.067    -0.410    debuggerTop/vga_generator/r_x_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.300%)  route 0.419ns (66.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.196     0.109    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X34Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.921    -0.752    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__2/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.138    -0.343    
    SLICE_X34Y153        FDCE (Remov_fdce_C_CLR)     -0.067    -0.410    debuggerTop/vga_generator/r_x_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.300%)  route 0.419ns (66.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.196     0.109    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X34Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.921    -0.752    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__3/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.138    -0.343    
    SLICE_X34Y153        FDCE (Remov_fdce_C_CLR)     -0.067    -0.410    debuggerTop/vga_generator/r_x_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.519    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.585ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.390ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.642ns (18.558%)  route 2.817ns (81.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.079 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          2.234     2.727    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X38Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.496    38.079    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X38Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__6/C
                         clock pessimism              0.488    38.568    
                         clock uncertainty           -0.132    38.435    
    SLICE_X38Y134        FDCE (Recov_fdce_C_CLR)     -0.319    38.116    debuggerTop/vga_generator/r_x_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                         38.116    
                         arrival time                          -2.727    
  -------------------------------------------------------------------
                         slack                                 35.390    

Slack (MET) :             35.409ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.642ns (19.135%)  route 2.713ns (80.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          2.130     2.622    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.497    38.080    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__7/C
                         clock pessimism              0.488    38.569    
                         clock uncertainty           -0.132    38.436    
    SLICE_X36Y134        FDCE (Recov_fdce_C_CLR)     -0.405    38.031    debuggerTop/vga_generator/r_x_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         38.031    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                 35.409    

Slack (MET) :             35.409ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.642ns (19.135%)  route 2.713ns (80.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          2.130     2.622    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.497    38.080    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__10/C
                         clock pessimism              0.488    38.569    
                         clock uncertainty           -0.132    38.436    
    SLICE_X36Y134        FDCE (Recov_fdce_C_CLR)     -0.405    38.031    debuggerTop/vga_generator/r_x_reg[2]_rep__10
  -------------------------------------------------------------------
                         required time                         38.031    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                 35.409    

Slack (MET) :             35.409ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.642ns (19.135%)  route 2.713ns (80.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          2.130     2.622    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.497    38.080    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__11/C
                         clock pessimism              0.488    38.569    
                         clock uncertainty           -0.132    38.436    
    SLICE_X36Y134        FDCE (Recov_fdce_C_CLR)     -0.405    38.031    debuggerTop/vga_generator/r_x_reg[2]_rep__11
  -------------------------------------------------------------------
                         required time                         38.031    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                 35.409    

Slack (MET) :             35.409ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.642ns (19.135%)  route 2.713ns (80.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.080 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          2.130     2.622    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.497    38.080    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep/C
                         clock pessimism              0.488    38.569    
                         clock uncertainty           -0.132    38.436    
    SLICE_X36Y134        FDCE (Recov_fdce_C_CLR)     -0.405    38.031    debuggerTop/vga_generator/r_x_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         38.031    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                 35.409    

Slack (MET) :             35.541ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.642ns (19.332%)  route 2.679ns (80.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.092 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          2.095     2.588    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X14Y147        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.509    38.092    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X14Y147        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.488    38.581    
                         clock uncertainty           -0.132    38.448    
    SLICE_X14Y147        FDCE (Recov_fdce_C_CLR)     -0.319    38.129    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         38.129    
                         arrival time                          -2.588    
  -------------------------------------------------------------------
                         slack                                 35.541    

Slack (MET) :             36.025ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.642ns (21.389%)  route 2.360ns (78.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 38.262 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          1.776     2.269    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.679    38.262    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
                         clock pessimism              0.569    38.831    
                         clock uncertainty           -0.132    38.699    
    SLICE_X36Y152        FDCE (Recov_fdce_C_CLR)     -0.405    38.294    debuggerTop/vga_generator/r_y_reg[1]
  -------------------------------------------------------------------
                         required time                         38.294    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                 36.025    

Slack (MET) :             36.025ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.642ns (21.389%)  route 2.360ns (78.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 38.262 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          1.776     2.269    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.679    38.262    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.569    38.831    
                         clock uncertainty           -0.132    38.699    
    SLICE_X36Y152        FDCE (Recov_fdce_C_CLR)     -0.405    38.294    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                         38.294    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                 36.025    

Slack (MET) :             36.025ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.642ns (21.389%)  route 2.360ns (78.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 38.262 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          1.776     2.269    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.679    38.262    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/C
                         clock pessimism              0.569    38.831    
                         clock uncertainty           -0.132    38.699    
    SLICE_X36Y152        FDCE (Recov_fdce_C_CLR)     -0.405    38.294    debuggerTop/vga_generator/r_y_reg[3]
  -------------------------------------------------------------------
                         required time                         38.294    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                 36.025    

Slack (MET) :             36.025ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.642ns (21.389%)  route 2.360ns (78.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 38.262 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.807    -0.733    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.518    -0.215 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.584     0.369    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.124     0.493 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          1.776     2.269    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X36Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        1.679    38.262    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X36Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
                         clock pessimism              0.569    38.831    
                         clock uncertainty           -0.132    38.699    
    SLICE_X36Y152        FDCE (Recov_fdce_C_CLR)     -0.405    38.294    debuggerTop/vga_generator/r_y_reg[4]
  -------------------------------------------------------------------
                         required time                         38.294    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                 36.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.209ns (37.474%)  route 0.349ns (62.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.126     0.039    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y152        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.923    -0.750    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y152        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.271    -0.479    
    SLICE_X30Y152        FDCE (Remov_fdce_C_CLR)     -0.067    -0.546    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.209ns (37.474%)  route 0.349ns (62.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.126     0.039    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y152        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.923    -0.750    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y152        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.271    -0.479    
    SLICE_X30Y152        FDCE (Remov_fdce_C_CLR)     -0.067    -0.546    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.398%)  route 0.365ns (63.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.143     0.055    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X35Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
                         clock pessimism              0.271    -0.480    
    SLICE_X35Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    debuggerTop/vga_generator/r_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.398%)  route 0.365ns (63.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.143     0.055    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X35Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.271    -0.480    
    SLICE_X35Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.398%)  route 0.365ns (63.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.143     0.055    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X35Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.271    -0.480    
    SLICE_X35Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.398%)  route 0.365ns (63.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.143     0.055    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X35Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/C
                         clock pessimism              0.271    -0.480    
    SLICE_X35Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    debuggerTop/vga_generator/r_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.398%)  route 0.365ns (63.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.143     0.055    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X35Y152        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X35Y152        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
                         clock pessimism              0.271    -0.480    
    SLICE_X35Y152        FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    debuggerTop/vga_generator/r_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__1/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.300%)  route 0.419ns (66.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.196     0.109    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X34Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.921    -0.752    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__1/C
                         clock pessimism              0.271    -0.481    
    SLICE_X34Y153        FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    debuggerTop/vga_generator/r_x_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.300%)  route 0.419ns (66.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.196     0.109    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X34Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.921    -0.752    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__2/C
                         clock pessimism              0.271    -0.481    
    SLICE_X34Y153        FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    debuggerTop/vga_generator/r_x_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.300%)  route 0.419ns (66.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.645    -0.519    debuggerTop/video_output/o_clk_25mhz
    SLICE_X38Y151        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y151        FDCE (Prop_fdce_C_Q)         0.164    -0.355 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=2, routed)           0.223    -0.132    debuggerTop/video_output/w_vga_reset_n
    SLICE_X32Y152        LUT1 (Prop_lut1_I0_O)        0.045    -0.087 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=56, routed)          0.196     0.109    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X34Y153        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6265, routed)        0.921    -0.752    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y153        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__3/C
                         clock pessimism              0.271    -0.481    
    SLICE_X34Y153        FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    debuggerTop/vga_generator/r_x_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.657    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       86.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             86.115ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 0.667ns (11.961%)  route 4.910ns (88.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.900     4.649    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X44Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X44Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.183    91.374    
    SLICE_X44Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.764    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         90.764    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                 86.115    

Slack (MET) :             86.115ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 0.667ns (11.961%)  route 4.910ns (88.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.900     4.649    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X44Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X44Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.183    91.374    
    SLICE_X44Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.764    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         90.764    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                 86.115    

Slack (MET) :             86.115ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 0.667ns (11.961%)  route 4.910ns (88.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.900     4.649    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X44Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X44Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.183    91.374    
    SLICE_X44Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.764    debuggerTop/nes/ppu/r_oamaddr_reg[7]
  -------------------------------------------------------------------
                         required time                         90.764    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                 86.115    

Slack (MET) :             86.119ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.667ns (11.970%)  route 4.905ns (88.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.895     4.645    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X45Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X45Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__1/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.183    91.374    
    SLICE_X45Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.764    debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         90.764    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                 86.119    

Slack (MET) :             86.119ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.667ns (11.970%)  route 4.905ns (88.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.895     4.645    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X45Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X45Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.183    91.374    
    SLICE_X45Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.764    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         90.764    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                 86.119    

Slack (MET) :             86.119ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[2]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.667ns (11.970%)  route 4.905ns (88.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.895     4.645    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X45Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X45Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[2]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.183    91.374    
    SLICE_X45Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.764    debuggerTop/nes/ppu/r_oamaddr_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         90.764    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                 86.119    

Slack (MET) :             86.119ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.667ns (11.970%)  route 4.905ns (88.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.895     4.645    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X45Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X45Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.183    91.374    
    SLICE_X45Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.764    debuggerTop/nes/ppu/r_oamaddr_reg[4]
  -------------------------------------------------------------------
                         required time                         90.764    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                 86.119    

Slack (MET) :             86.136ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 0.667ns (12.013%)  route 4.886ns (87.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.876     4.625    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_7
    SLICE_X45Y88         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X45Y88         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X45Y88         FDCE (Recov_fdce_C_CLR)     -0.610    90.761    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg
  -------------------------------------------------------------------
                         required time                         90.761    
                         arrival time                          -4.625    
  -------------------------------------------------------------------
                         slack                                 86.136    

Slack (MET) :             86.167ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 0.667ns (12.082%)  route 4.854ns (87.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.065 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.844     4.593    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg_2
    SLICE_X49Y90         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.511    91.065    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X49Y90         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/C  (IS_INVERTED)
                         clock pessimism              0.487    91.553    
                         clock uncertainty           -0.183    91.370    
    SLICE_X49Y90         FDCE (Recov_fdce_C_CLR)     -0.610    90.760    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg
  -------------------------------------------------------------------
                         required time                         90.760    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                 86.167    

Slack (MET) :             86.304ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 0.667ns (12.396%)  route 4.714ns (87.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 91.062 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.704     4.453    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[7]_1
    SLICE_X47Y86         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.508    91.062    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X47Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.550    
                         clock uncertainty           -0.183    91.367    
    SLICE_X47Y86         FDCE (Recov_fdce_C_CLR)     -0.610    90.757    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         90.757    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                 86.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.445ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.206ns (15.539%)  route 1.120ns (84.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.723     0.715    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X57Y83         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.828    -0.845    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X57Y83         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X57Y83         FDCE (Remov_fdce_C_CLR)     -0.159    -0.729    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.483ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.206ns (14.820%)  route 1.184ns (85.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.787     0.780    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X56Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X56Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.134    -0.703    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.483ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.206ns (14.820%)  route 1.184ns (85.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.787     0.780    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X56Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X56Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.134    -0.703    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.483ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.206ns (14.820%)  route 1.184ns (85.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.787     0.780    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X56Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X56Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.134    -0.703    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.613ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.206ns (13.781%)  route 1.289ns (86.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.892     0.885    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X55Y85         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X55Y85         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X55Y85         FDCE (Remov_fdce_C_CLR)     -0.159    -0.728    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.206ns (13.781%)  route 1.289ns (86.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.892     0.885    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X55Y85         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X55Y85         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X55Y85         FDCE (Remov_fdce_C_CLR)     -0.159    -0.728    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.206ns (13.781%)  route 1.289ns (86.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.892     0.885    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X55Y85         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X55Y85         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X55Y85         FDCE (Remov_fdce_C_CLR)     -0.159    -0.728    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.629ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.206ns (13.663%)  route 1.302ns (86.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.905     0.897    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X55Y82         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X55Y82         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.275    -0.572    
    SLICE_X55Y82         FDCE (Remov_fdce_C_CLR)     -0.159    -0.731    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.635ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.206ns (13.344%)  route 1.338ns (86.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.941     0.934    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X56Y87         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X56Y87         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X56Y87         FDCE (Remov_fdce_C_CLR)     -0.134    -0.701    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.665ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.206ns (13.092%)  route 1.367ns (86.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.971     0.963    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X54Y87         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X54Y87         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X54Y87         FDCE (Remov_fdce_C_CLR)     -0.134    -0.702    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  1.665    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       86.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             86.115ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 0.667ns (11.961%)  route 4.910ns (88.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.900     4.649    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X44Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X44Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.183    91.374    
    SLICE_X44Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.764    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         90.764    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                 86.115    

Slack (MET) :             86.115ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 0.667ns (11.961%)  route 4.910ns (88.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.900     4.649    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X44Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X44Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.183    91.374    
    SLICE_X44Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.764    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         90.764    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                 86.115    

Slack (MET) :             86.115ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 0.667ns (11.961%)  route 4.910ns (88.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.900     4.649    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X44Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X44Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.183    91.374    
    SLICE_X44Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.764    debuggerTop/nes/ppu/r_oamaddr_reg[7]
  -------------------------------------------------------------------
                         required time                         90.764    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                 86.115    

Slack (MET) :             86.119ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.667ns (11.970%)  route 4.905ns (88.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.895     4.645    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X45Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X45Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__1/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.183    91.374    
    SLICE_X45Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.764    debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         90.764    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                 86.119    

Slack (MET) :             86.119ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.667ns (11.970%)  route 4.905ns (88.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.895     4.645    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X45Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X45Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.183    91.374    
    SLICE_X45Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.764    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         90.764    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                 86.119    

Slack (MET) :             86.119ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[2]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.667ns (11.970%)  route 4.905ns (88.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.895     4.645    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X45Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X45Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[2]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.183    91.374    
    SLICE_X45Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.764    debuggerTop/nes/ppu/r_oamaddr_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         90.764    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                 86.119    

Slack (MET) :             86.119ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.667ns (11.970%)  route 4.905ns (88.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.895     4.645    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X45Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X45Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.183    91.374    
    SLICE_X45Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.764    debuggerTop/nes/ppu/r_oamaddr_reg[4]
  -------------------------------------------------------------------
                         required time                         90.764    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                 86.119    

Slack (MET) :             86.136ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 0.667ns (12.013%)  route 4.886ns (87.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.876     4.625    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_7
    SLICE_X45Y88         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X45Y88         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X45Y88         FDCE (Recov_fdce_C_CLR)     -0.610    90.761    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg
  -------------------------------------------------------------------
                         required time                         90.761    
                         arrival time                          -4.625    
  -------------------------------------------------------------------
                         slack                                 86.136    

Slack (MET) :             86.167ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 0.667ns (12.082%)  route 4.854ns (87.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.065 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.844     4.593    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg_2
    SLICE_X49Y90         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.511    91.065    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X49Y90         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/C  (IS_INVERTED)
                         clock pessimism              0.487    91.553    
                         clock uncertainty           -0.183    91.370    
    SLICE_X49Y90         FDCE (Recov_fdce_C_CLR)     -0.610    90.760    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg
  -------------------------------------------------------------------
                         required time                         90.760    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                 86.167    

Slack (MET) :             86.304ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 0.667ns (12.396%)  route 4.714ns (87.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 91.062 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.704     4.453    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[7]_1
    SLICE_X47Y86         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.508    91.062    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X47Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.550    
                         clock uncertainty           -0.183    91.367    
    SLICE_X47Y86         FDCE (Recov_fdce_C_CLR)     -0.610    90.757    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         90.757    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                 86.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.206ns (15.539%)  route 1.120ns (84.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.723     0.715    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X57Y83         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.828    -0.845    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X57Y83         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.275    -0.570    
                         clock uncertainty            0.183    -0.387    
    SLICE_X57Y83         FDCE (Remov_fdce_C_CLR)     -0.159    -0.546    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.300ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.206ns (14.820%)  route 1.184ns (85.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.787     0.780    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X56Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X56Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.183    -0.386    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.134    -0.520    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.300ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.206ns (14.820%)  route 1.184ns (85.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.787     0.780    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X56Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X56Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.183    -0.386    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.134    -0.520    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.300ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.206ns (14.820%)  route 1.184ns (85.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.787     0.780    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X56Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X56Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.183    -0.386    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.134    -0.520    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.430ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.206ns (13.781%)  route 1.289ns (86.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.892     0.885    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X55Y85         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X55Y85         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.183    -0.386    
    SLICE_X55Y85         FDCE (Remov_fdce_C_CLR)     -0.159    -0.545    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.206ns (13.781%)  route 1.289ns (86.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.892     0.885    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X55Y85         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X55Y85         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.183    -0.386    
    SLICE_X55Y85         FDCE (Remov_fdce_C_CLR)     -0.159    -0.545    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.206ns (13.781%)  route 1.289ns (86.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.892     0.885    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X55Y85         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X55Y85         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.183    -0.386    
    SLICE_X55Y85         FDCE (Remov_fdce_C_CLR)     -0.159    -0.545    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.446ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.206ns (13.663%)  route 1.302ns (86.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.905     0.897    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X55Y82         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X55Y82         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.183    -0.389    
    SLICE_X55Y82         FDCE (Remov_fdce_C_CLR)     -0.159    -0.548    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.206ns (13.344%)  route 1.338ns (86.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.941     0.934    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X56Y87         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X56Y87         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.183    -0.384    
    SLICE_X56Y87         FDCE (Remov_fdce_C_CLR)     -0.134    -0.518    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.483ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.206ns (13.092%)  route 1.367ns (86.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.971     0.963    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X54Y87         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X54Y87         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.183    -0.385    
    SLICE_X54Y87         FDCE (Remov_fdce_C_CLR)     -0.134    -0.519    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  1.483    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       86.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             86.115ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 0.667ns (11.961%)  route 4.910ns (88.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.900     4.649    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X44Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X44Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.183    91.374    
    SLICE_X44Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.764    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         90.764    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                 86.115    

Slack (MET) :             86.115ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 0.667ns (11.961%)  route 4.910ns (88.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.900     4.649    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X44Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X44Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.183    91.374    
    SLICE_X44Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.764    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         90.764    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                 86.115    

Slack (MET) :             86.115ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 0.667ns (11.961%)  route 4.910ns (88.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.900     4.649    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X44Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X44Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.183    91.374    
    SLICE_X44Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.764    debuggerTop/nes/ppu/r_oamaddr_reg[7]
  -------------------------------------------------------------------
                         required time                         90.764    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                 86.115    

Slack (MET) :             86.119ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.667ns (11.970%)  route 4.905ns (88.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.895     4.645    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X45Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X45Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__1/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.183    91.374    
    SLICE_X45Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.764    debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         90.764    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                 86.119    

Slack (MET) :             86.119ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.667ns (11.970%)  route 4.905ns (88.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.895     4.645    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X45Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X45Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.183    91.374    
    SLICE_X45Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.764    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         90.764    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                 86.119    

Slack (MET) :             86.119ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[2]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.667ns (11.970%)  route 4.905ns (88.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.895     4.645    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X45Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X45Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[2]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.183    91.374    
    SLICE_X45Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.764    debuggerTop/nes/ppu/r_oamaddr_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         90.764    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                 86.119    

Slack (MET) :             86.119ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.667ns (11.970%)  route 4.905ns (88.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.895     4.645    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X45Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X45Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.183    91.374    
    SLICE_X45Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.764    debuggerTop/nes/ppu/r_oamaddr_reg[4]
  -------------------------------------------------------------------
                         required time                         90.764    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                 86.119    

Slack (MET) :             86.136ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 0.667ns (12.013%)  route 4.886ns (87.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.876     4.625    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_7
    SLICE_X45Y88         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X45Y88         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.183    91.371    
    SLICE_X45Y88         FDCE (Recov_fdce_C_CLR)     -0.610    90.761    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg
  -------------------------------------------------------------------
                         required time                         90.761    
                         arrival time                          -4.625    
  -------------------------------------------------------------------
                         slack                                 86.136    

Slack (MET) :             86.167ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 0.667ns (12.082%)  route 4.854ns (87.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.065 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.844     4.593    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg_2
    SLICE_X49Y90         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.511    91.065    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X49Y90         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/C  (IS_INVERTED)
                         clock pessimism              0.487    91.553    
                         clock uncertainty           -0.183    91.370    
    SLICE_X49Y90         FDCE (Recov_fdce_C_CLR)     -0.610    90.760    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg
  -------------------------------------------------------------------
                         required time                         90.760    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                 86.167    

Slack (MET) :             86.304ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 0.667ns (12.396%)  route 4.714ns (87.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 91.062 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.704     4.453    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[7]_1
    SLICE_X47Y86         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.508    91.062    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X47Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.550    
                         clock uncertainty           -0.183    91.367    
    SLICE_X47Y86         FDCE (Recov_fdce_C_CLR)     -0.610    90.757    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         90.757    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                 86.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.206ns (15.539%)  route 1.120ns (84.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.723     0.715    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X57Y83         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.828    -0.845    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X57Y83         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.275    -0.570    
                         clock uncertainty            0.183    -0.387    
    SLICE_X57Y83         FDCE (Remov_fdce_C_CLR)     -0.159    -0.546    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.300ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.206ns (14.820%)  route 1.184ns (85.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.787     0.780    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X56Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X56Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.183    -0.386    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.134    -0.520    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.300ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.206ns (14.820%)  route 1.184ns (85.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.787     0.780    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X56Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X56Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.183    -0.386    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.134    -0.520    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.300ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.206ns (14.820%)  route 1.184ns (85.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.787     0.780    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X56Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X56Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.183    -0.386    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.134    -0.520    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.430ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.206ns (13.781%)  route 1.289ns (86.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.892     0.885    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X55Y85         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X55Y85         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.183    -0.386    
    SLICE_X55Y85         FDCE (Remov_fdce_C_CLR)     -0.159    -0.545    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.206ns (13.781%)  route 1.289ns (86.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.892     0.885    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X55Y85         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X55Y85         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.183    -0.386    
    SLICE_X55Y85         FDCE (Remov_fdce_C_CLR)     -0.159    -0.545    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.206ns (13.781%)  route 1.289ns (86.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.892     0.885    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X55Y85         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X55Y85         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.183    -0.386    
    SLICE_X55Y85         FDCE (Remov_fdce_C_CLR)     -0.159    -0.545    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.446ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.206ns (13.663%)  route 1.302ns (86.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.905     0.897    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X55Y82         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X55Y82         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.183    -0.389    
    SLICE_X55Y82         FDCE (Remov_fdce_C_CLR)     -0.159    -0.548    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.206ns (13.344%)  route 1.338ns (86.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.941     0.934    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X56Y87         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X56Y87         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.183    -0.384    
    SLICE_X56Y87         FDCE (Remov_fdce_C_CLR)     -0.134    -0.518    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.483ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.206ns (13.092%)  route 1.367ns (86.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.971     0.963    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X54Y87         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X54Y87         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.183    -0.385    
    SLICE_X54Y87         FDCE (Remov_fdce_C_CLR)     -0.134    -0.519    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  1.483    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       86.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             86.124ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 0.667ns (11.961%)  route 4.910ns (88.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.900     4.649    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X44Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X44Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.174    91.383    
    SLICE_X44Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.773    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         90.773    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                 86.124    

Slack (MET) :             86.124ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 0.667ns (11.961%)  route 4.910ns (88.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.900     4.649    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X44Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X44Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.174    91.383    
    SLICE_X44Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.773    debuggerTop/nes/ppu/r_oamaddr_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         90.773    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                 86.124    

Slack (MET) :             86.124ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 0.667ns (11.961%)  route 4.910ns (88.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.900     4.649    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X44Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X44Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.174    91.383    
    SLICE_X44Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.773    debuggerTop/nes/ppu/r_oamaddr_reg[7]
  -------------------------------------------------------------------
                         required time                         90.773    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                 86.124    

Slack (MET) :             86.128ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.667ns (11.970%)  route 4.905ns (88.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.895     4.645    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X45Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X45Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__1/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.174    91.383    
    SLICE_X45Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.773    debuggerTop/nes/ppu/r_oamaddr_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         90.773    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                 86.128    

Slack (MET) :             86.128ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.667ns (11.970%)  route 4.905ns (88.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.895     4.645    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X45Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X45Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.174    91.383    
    SLICE_X45Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.773    debuggerTop/nes/ppu/r_oamaddr_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         90.773    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                 86.128    

Slack (MET) :             86.128ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[2]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.667ns (11.970%)  route 4.905ns (88.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.895     4.645    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X45Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X45Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[2]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.174    91.383    
    SLICE_X45Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.773    debuggerTop/nes/ppu/r_oamaddr_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         90.773    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                 86.128    

Slack (MET) :             86.128ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_oamaddr_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.667ns (11.970%)  route 4.905ns (88.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 91.069 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.895     4.645    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X45Y94         FDCE                                         f  debuggerTop/nes/ppu/r_oamaddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.515    91.069    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X45Y94         FDCE                                         r  debuggerTop/nes/ppu/r_oamaddr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.557    
                         clock uncertainty           -0.174    91.383    
    SLICE_X45Y94         FDCE (Recov_fdce_C_CLR)     -0.610    90.773    debuggerTop/nes/ppu/r_oamaddr_reg[4]
  -------------------------------------------------------------------
                         required time                         90.773    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                 86.128    

Slack (MET) :             86.145ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 0.667ns (12.013%)  route 4.886ns (87.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 91.066 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.876     4.625    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_7
    SLICE_X45Y88         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.512    91.066    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X45Y88         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.487    91.554    
                         clock uncertainty           -0.174    91.380    
    SLICE_X45Y88         FDCE (Recov_fdce_C_CLR)     -0.610    90.770    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg
  -------------------------------------------------------------------
                         required time                         90.770    
                         arrival time                          -4.625    
  -------------------------------------------------------------------
                         slack                                 86.145    

Slack (MET) :             86.175ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 0.667ns (12.082%)  route 4.854ns (87.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 91.065 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.844     4.593    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg_2
    SLICE_X49Y90         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.511    91.065    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X49Y90         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/C  (IS_INVERTED)
                         clock pessimism              0.487    91.553    
                         clock uncertainty           -0.174    91.379    
    SLICE_X49Y90         FDCE (Recov_fdce_C_CLR)     -0.610    90.769    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg
  -------------------------------------------------------------------
                         required time                         90.769    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                 86.175    

Slack (MET) :             86.313ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 0.667ns (12.396%)  route 4.714ns (87.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 91.062 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.612    -0.928    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.410 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.010     0.600    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.149     0.749 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.704     4.453    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[7]_1
    SLICE_X47Y86         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.508    91.062    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X47Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.487    91.550    
                         clock uncertainty           -0.174    91.376    
    SLICE_X47Y86         FDCE (Recov_fdce_C_CLR)     -0.610    90.766    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         90.766    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                 86.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.445ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.206ns (15.539%)  route 1.120ns (84.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.723     0.715    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X57Y83         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.828    -0.845    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X57Y83         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X57Y83         FDCE (Remov_fdce_C_CLR)     -0.159    -0.729    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.483ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.206ns (14.820%)  route 1.184ns (85.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.787     0.780    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X56Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X56Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.134    -0.703    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.483ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.206ns (14.820%)  route 1.184ns (85.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.787     0.780    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X56Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X56Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.134    -0.703    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.483ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.206ns (14.820%)  route 1.184ns (85.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.787     0.780    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X56Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X56Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X56Y84         FDCE (Remov_fdce_C_CLR)     -0.134    -0.703    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.613ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.206ns (13.781%)  route 1.289ns (86.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.892     0.885    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X55Y85         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X55Y85         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X55Y85         FDCE (Remov_fdce_C_CLR)     -0.159    -0.728    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.206ns (13.781%)  route 1.289ns (86.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.892     0.885    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X55Y85         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X55Y85         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X55Y85         FDCE (Remov_fdce_C_CLR)     -0.159    -0.728    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.206ns (13.781%)  route 1.289ns (86.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.892     0.885    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X55Y85         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.829    -0.844    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X55Y85         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.275    -0.569    
    SLICE_X55Y85         FDCE (Remov_fdce_C_CLR)     -0.159    -0.728    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.629ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.206ns (13.663%)  route 1.302ns (86.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.905     0.897    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X55Y82         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X55Y82         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.275    -0.572    
    SLICE_X55Y82         FDCE (Remov_fdce_C_CLR)     -0.159    -0.731    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.635ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.206ns (13.344%)  route 1.338ns (86.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.941     0.934    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X56Y87         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X56Y87         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X56Y87         FDCE (Remov_fdce_C_CLR)     -0.134    -0.701    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.665ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.206ns (13.092%)  route 1.367ns (86.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.554    -0.610    debuggerTop/values/o_clk_5mhz
    SLICE_X58Y73         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.397    -0.049    debuggerTop/values/w_nes_reset_n
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.042    -0.007 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.971     0.963    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X54Y87         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X54Y87         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X54Y87         FDCE (Remov_fdce_C_CLR)     -0.134    -0.702    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  1.665    





