// seqAddTreeFlop
//;my $bW = $self->get_parent()->get_parent()->get_param('bitWidth');

module `mname` (
input logic [`2*$bW-1`:0] d,
input logic clk,
output logic [`2*$bW-1`:0] q
);

	always@(posedge clk)
	begin
		q<=d;
	end

// Empty module
endmodule: `mname`

