INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shreejal/Documents/Projects/Final_Project/Instruct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shreejal/Documents/Final_Project/Final_Project.srcs/sources_1/new/IntAlu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IntegerAlu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shreejal/Documents/Projects/Final_Project/MainMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shreejal/Documents/Final_Project/Final_Project.srcs/sources_1/new/MatrixALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MatrixAlu
WARNING: [VRFC 10-3824] variable 'bit_start' must explicitly be declared as automatic or static [/home/shreejal/Documents/Final_Project/Final_Project.srcs/sources_1/new/MatrixALU.sv:44]
WARNING: [VRFC 10-3824] variable 'bit_start' must explicitly be declared as automatic or static [/home/shreejal/Documents/Final_Project/Final_Project.srcs/sources_1/new/MatrixALU.sv:52]
WARNING: [VRFC 10-3824] variable 'op' must explicitly be declared as automatic or static [/home/shreejal/Documents/Final_Project/Final_Project.srcs/sources_1/new/MatrixALU.sv:58]
WARNING: [VRFC 10-3824] variable 'acc' must explicitly be declared as automatic or static [/home/shreejal/Documents/Final_Project/Final_Project.srcs/sources_1/new/MatrixALU.sv:65]
WARNING: [VRFC 10-3824] variable 'acc' must explicitly be declared as automatic or static [/home/shreejal/Documents/Final_Project/Final_Project.srcs/sources_1/new/MatrixALU.sv:76]
WARNING: [VRFC 10-3824] variable 'acc' must explicitly be declared as automatic or static [/home/shreejal/Documents/Final_Project/Final_Project.srcs/sources_1/new/MatrixALU.sv:87]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shreejal/Documents/Final_Project/Final_Project.srcs/sources_1/new/execution_state_machine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shreejal/Documents/Projects/Final_Project/testBench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestMatrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shreejal/Documents/Projects/Final_Project/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
