-- VHDL for IBM SMS ALD group ARBusGatedOutARChannel
-- Title: ARBusGatedOutARChannel
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 8/21/2020 1:30:44 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ARBusGatedOutARChannel is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		MS_ADDR_EXIT_0_INSERT: in STD_LOGIC;
		MS_RTC_BUSY_9_INSERT: in STD_LOGIC;
		PS_STORE_ADDR_REGS_OP_DOT_T_DOT_C_CY: in STD_LOGIC;
		MS_RTC_BUSY: in STD_LOGIC;
		MS_CONS_ADDR_REG_EXIT_GATE: in STD_LOGIC;
		MS_REAL_TIME_CLOCK_DIGIT_BUS: in STD_LOGIC_VECTOR (9 downTo 0);
		MS_AR_BUS_GTD_OUT_THP_BUS: in STD_LOGIC_VECTOR (4 downTo 0);
		MS_AR_BUS_GTD_OUT_HP_BUS: in STD_LOGIC_VECTOR (4 downTo 0);
		MS_AR_BUS_GTD_OUT_TTHP_BUS: in STD_LOGIC_VECTOR (4 downTo 0);
		MS_AR_BUS_GTD_OUT_TP_BUS: in STD_LOGIC_VECTOR (4 downTo 0);
		MS_AR_BUS_GTD_OUT_UP_BUS: in STD_LOGIC_VECTOR (4 downTo 0);
		PS_AR_CH_0_BIT_STAR_VAL_CHK: out STD_LOGIC;
		PS_GATE_REAL_TIME_CLOCK: out STD_LOGIC;
		PS_AR_CH_STAR_VAL_CHK_STAR_BUS: out STD_LOGIC_VECTOR (3 downTo 0);
		PS_AR_CH_STAR_TRANSLATOR_STAR_BUS: out STD_LOGIC_VECTOR (3 downTo 0));
end ARBusGatedOutARChannel;


ARCHITECTURE structural of ARBusGatedOutARChannel is

	 signal XX_PS_AR_CH_1_BIT_STAR_VAL_CHK_STAR: STD_LOGIC;
	 signal XX_PS_AR_CH_2_BIT_STAR_VAL_CHK_STAR: STD_LOGIC;
	 signal XX_PS_AR_CH_4_BIT_STAR_VAL_CHK_STAR: STD_LOGIC;
	 signal XX_PS_AR_CH_8_BIT_STAR_VAL_CHK_STAR: STD_LOGIC;
	 signal XX_PS_AR_CH_1_BIT_STAR_TRANSLATOR_STAR: STD_LOGIC;
	 signal XX_PS_AR_CH_2_BIT_STAR_TRANSLATOR_STAR: STD_LOGIC;
	 signal XX_PS_AR_CH_4_BIT_STAR_TRANSLATOR_STAR: STD_LOGIC;
	 signal XX_PS_AR_CH_8_BIT_STAR_TRANSLATOR_STAR: STD_LOGIC;

BEGIN


	PS_AR_CH_STAR_VAL_CHK_STAR_BUS <= (
		XX_PS_AR_CH_8_BIT_STAR_VAL_CHK_STAR,
		XX_PS_AR_CH_4_BIT_STAR_VAL_CHK_STAR,
		XX_PS_AR_CH_2_BIT_STAR_VAL_CHK_STAR,
		XX_PS_AR_CH_1_BIT_STAR_VAL_CHK_STAR);

	PS_AR_CH_STAR_TRANSLATOR_STAR_BUS <= (
		XX_PS_AR_CH_8_BIT_STAR_TRANSLATOR_STAR,
		XX_PS_AR_CH_4_BIT_STAR_TRANSLATOR_STAR,
		XX_PS_AR_CH_2_BIT_STAR_TRANSLATOR_STAR,
		XX_PS_AR_CH_1_BIT_STAR_TRANSLATOR_STAR);

Page_14_16_01_1: ENTITY ALD_14_16_01_1_AR_BUS_GATED_OUTPUT_TO_AR_CHANNEL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_AR_BUS_GTD_OUT_THP0B =>
		MS_AR_BUS_GTD_OUT_THP_BUS(0),
	MS_AR_BUS_GTD_OUT_HP0B =>
		MS_AR_BUS_GTD_OUT_HP_BUS(0),
	MS_AR_BUS_GTD_OUT_TTHP0B =>
		MS_AR_BUS_GTD_OUT_TTHP_BUS(0),
	MS_AR_BUS_GTD_OUT_TP0B =>
		MS_AR_BUS_GTD_OUT_TP_BUS(0),
	MS_AR_BUS_GTD_OUT_UP0B =>
		MS_AR_BUS_GTD_OUT_UP_BUS(0),
	MS_REAL_TIME_CLOCK_4_DIGIT =>
		MS_REAL_TIME_CLOCK_DIGIT_BUS(4),
	MS_REAL_TIME_CLOCK_8_DIGIT =>
		MS_REAL_TIME_CLOCK_DIGIT_BUS(8),
	MS_REAL_TIME_CLOCK_1_DIGIT =>
		MS_REAL_TIME_CLOCK_DIGIT_BUS(1),
	MS_AR_BUS_GTD_OUT_HP1B =>
		MS_AR_BUS_GTD_OUT_HP_BUS(1),
	MS_AR_BUS_GTD_OUT_THP1B =>
		MS_AR_BUS_GTD_OUT_THP_BUS(1),
	MS_AR_BUS_GTD_OUT_TTHP1B =>
		MS_AR_BUS_GTD_OUT_TTHP_BUS(1),
	MS_AR_BUS_GTD_OUT_UP1B =>
		MS_AR_BUS_GTD_OUT_UP_BUS(1),
	MS_AR_BUS_GTD_OUT_TP1B =>
		MS_AR_BUS_GTD_OUT_TP_BUS(1),
	MS_REAL_TIME_CLOCK_2_DIGIT =>
		MS_REAL_TIME_CLOCK_DIGIT_BUS(2),
	MS_REAL_TIME_CLOCK_5_DIGIT =>
		MS_REAL_TIME_CLOCK_DIGIT_BUS(5),
	MS_REAL_TIME_CLOCK_9_DIGIT =>
		MS_REAL_TIME_CLOCK_DIGIT_BUS(9),
	MS_RTC_BUSY_9_INSERT =>
		MS_RTC_BUSY_9_INSERT,
	MS_AR_BUS_GTD_OUT_TTHP2B =>
		MS_AR_BUS_GTD_OUT_TTHP_BUS(2),
	MS_AR_BUS_GTD_OUT_HP2B =>
		MS_AR_BUS_GTD_OUT_HP_BUS(2),
	MS_AR_BUS_GTD_OUT_THP2B =>
		MS_AR_BUS_GTD_OUT_THP_BUS(2),
	MS_REAL_TIME_CLOCK_3_DIGIT =>
		MS_REAL_TIME_CLOCK_DIGIT_BUS(3),
	MS_ADDR_EXIT_0_INSERT =>
		MS_ADDR_EXIT_0_INSERT,
	MS_AR_BUS_GTD_OUT_UP2B =>
		MS_AR_BUS_GTD_OUT_UP_BUS(2),
	MS_AR_BUS_GTD_OUT_TP2B =>
		MS_AR_BUS_GTD_OUT_TP_BUS(2),
	MS_REAL_TIME_CLOCK_6_DIGIT =>
		MS_REAL_TIME_CLOCK_DIGIT_BUS(6),
	PS_AR_CH_0_BIT_STAR_VAL_CHK =>
		PS_AR_CH_0_BIT_STAR_VAL_CHK,
	PS_AR_CH_1_BIT_STAR_VAL_CHK_STAR =>
		XX_PS_AR_CH_1_BIT_STAR_VAL_CHK_STAR,
	PS_AR_CH_1_BIT_STAR_TRANSLATOR_STAR =>
		XX_PS_AR_CH_1_BIT_STAR_TRANSLATOR_STAR,
	PS_AR_CH_2_BIT_STAR_VAL_CHK_STAR =>
		XX_PS_AR_CH_2_BIT_STAR_VAL_CHK_STAR,
	PS_AR_CH_2_BIT_STAR_TRANSLATOR_STAR =>
		XX_PS_AR_CH_2_BIT_STAR_TRANSLATOR_STAR
	);

Page_14_16_02_1: ENTITY ALD_14_16_02_1_AR_BUS_GATD_OUTPUT_TO_AR_CHAN_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_AR_BUS_GTD_OUT_THP4B =>
		MS_AR_BUS_GTD_OUT_THP_BUS(3),
	MS_AR_BUS_GTD_OUT_HP4B =>
		MS_AR_BUS_GTD_OUT_HP_BUS(3),
	MS_AR_BUS_GTD_OUT_TTHP4B =>
		MS_AR_BUS_GTD_OUT_TTHP_BUS(3),
	MS_REAL_TIME_CLOCK_4_DIGIT =>
		MS_REAL_TIME_CLOCK_DIGIT_BUS(4),
	MS_AR_BUS_GTD_OUT_UP4B =>
		MS_AR_BUS_GTD_OUT_UP_BUS(3),
	MS_AR_BUS_GTD_OUT_TP4B =>
		MS_AR_BUS_GTD_OUT_TP_BUS(3),
	MS_REAL_TIME_CLOCK_5_DIGIT =>
		MS_REAL_TIME_CLOCK_DIGIT_BUS(5),
	MS_REAL_TIME_CLOCK_6_DIGIT =>
		MS_REAL_TIME_CLOCK_DIGIT_BUS(6),
	MS_AR_BUS_GTD_OUT_HP8B =>
		MS_AR_BUS_GTD_OUT_HP_BUS(4),
	MS_AR_BUS_GTD_OUT_THP8B =>
		MS_AR_BUS_GTD_OUT_THP_BUS(4),
	MS_AR_BUS_GTD_OUT_TTHP8B =>
		MS_AR_BUS_GTD_OUT_TTHP_BUS(4),
	MS_REAL_TIME_CLOCK_7_DIGIT =>
		MS_REAL_TIME_CLOCK_DIGIT_BUS(7),
	MS_AR_BUS_GTD_OUT_TP8B =>
		MS_AR_BUS_GTD_OUT_TP_BUS(4),
	MS_AR_BUS_GTD_OUT_UP8B =>
		MS_AR_BUS_GTD_OUT_UP_BUS(4),
	MS_ADDR_EXIT_0_INSERT =>
		MS_ADDR_EXIT_0_INSERT,
	MS_REAL_TIME_CLOCK_8_DIGIT =>
		MS_REAL_TIME_CLOCK_DIGIT_BUS(8),
	MS_REAL_TIME_CLOCK_9_DIGIT =>
		MS_REAL_TIME_CLOCK_DIGIT_BUS(9),
	MS_RTC_BUSY_9_INSERT =>
		MS_RTC_BUSY_9_INSERT,
	MS_CONS_ADDR_REG_EXIT_GATE =>
		MS_CONS_ADDR_REG_EXIT_GATE,
	PS_STORE_ADDR_REGS_OP_DOT_T_DOT_C_CY =>
		PS_STORE_ADDR_REGS_OP_DOT_T_DOT_C_CY,
	MS_RTC_BUSY =>
		MS_RTC_BUSY,
	PS_AR_CH_4_BIT_STAR_VAL_CHK_STAR =>
		XX_PS_AR_CH_4_BIT_STAR_VAL_CHK_STAR,
	PS_AR_CH_4_BIT_STAR_TRANSLATOR_STAR =>
		XX_PS_AR_CH_4_BIT_STAR_TRANSLATOR_STAR,
	PS_AR_CH_8_BIT_STAR_VAL_CHK_STAR =>
		XX_PS_AR_CH_8_BIT_STAR_VAL_CHK_STAR,
	PS_AR_CH_8_BIT_STAR_TRANSLATOR_STAR =>
		XX_PS_AR_CH_8_BIT_STAR_TRANSLATOR_STAR,
	PS_GATE_REAL_TIME_CLOCK =>
		PS_GATE_REAL_TIME_CLOCK
	);


END;
